
OAGP_ANKU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d8d8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  0800da68  0800da68  0000ea68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db1c  0800db1c  0000f080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800db1c  0800db1c  0000eb1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db24  0800db24  0000f080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db24  0800db24  0000eb24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800db28  0800db28  0000eb28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800db2c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f080  2**0
                  CONTENTS
 10 .bss          00005ff8  20000080  20000080  0000f080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20006078  20006078  0000f080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002852c  00000000  00000000  0000f0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000626e  00000000  00000000  000375dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002000  00000000  00000000  0003d850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000018b6  00000000  00000000  0003f850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028905  00000000  00000000  00041106  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002bdef  00000000  00000000  00069a0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dff39  00000000  00000000  000957fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00175733  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000088b8  00000000  00000000  00175778  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0017e030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800da50 	.word	0x0800da50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800da50 	.word	0x0800da50

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000502:	2300      	movs	r3, #0
 8000504:	607b      	str	r3, [r7, #4]
 8000506:	4b10      	ldr	r3, [pc, #64]	@ (8000548 <MX_DMA_Init+0x4c>)
 8000508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800050a:	4a0f      	ldr	r2, [pc, #60]	@ (8000548 <MX_DMA_Init+0x4c>)
 800050c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000510:	6313      	str	r3, [r2, #48]	@ 0x30
 8000512:	4b0d      	ldr	r3, [pc, #52]	@ (8000548 <MX_DMA_Init+0x4c>)
 8000514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000516:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800051a:	607b      	str	r3, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800051e:	2200      	movs	r2, #0
 8000520:	2105      	movs	r1, #5
 8000522:	200c      	movs	r0, #12
 8000524:	f000 ff48 	bl	80013b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000528:	200c      	movs	r0, #12
 800052a:	f000 ff61 	bl	80013f0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 800052e:	2200      	movs	r2, #0
 8000530:	2105      	movs	r1, #5
 8000532:	200e      	movs	r0, #14
 8000534:	f000 ff40 	bl	80013b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000538:	200e      	movs	r0, #14
 800053a:	f000 ff59 	bl	80013f0 <HAL_NVIC_EnableIRQ>

}
 800053e:	bf00      	nop
 8000540:	3708      	adds	r7, #8
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	40023800 	.word	0x40023800

0800054c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
 8000552:	60f8      	str	r0, [r7, #12]
 8000554:	60b9      	str	r1, [r7, #8]
 8000556:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	4a07      	ldr	r2, [pc, #28]	@ (8000578 <vApplicationGetIdleTaskMemory+0x2c>)
 800055c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800055e:	68bb      	ldr	r3, [r7, #8]
 8000560:	4a06      	ldr	r2, [pc, #24]	@ (800057c <vApplicationGetIdleTaskMemory+0x30>)
 8000562:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	2280      	movs	r2, #128	@ 0x80
 8000568:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800056a:	bf00      	nop
 800056c:	3714      	adds	r7, #20
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	200000a4 	.word	0x200000a4
 800057c:	20000144 	.word	0x20000144

08000580 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000580:	b5b0      	push	{r4, r5, r7, lr}
 8000582:	b08e      	sub	sp, #56	@ 0x38
 8000584:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000586:	4b14      	ldr	r3, [pc, #80]	@ (80005d8 <MX_FREERTOS_Init+0x58>)
 8000588:	f107 041c 	add.w	r4, r7, #28
 800058c:	461d      	mov	r5, r3
 800058e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000590:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000592:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000596:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800059a:	f107 031c 	add.w	r3, r7, #28
 800059e:	2100      	movs	r1, #0
 80005a0:	4618      	mov	r0, r3
 80005a2:	f00a faae 	bl	800ab02 <osThreadCreate>
 80005a6:	4603      	mov	r3, r0
 80005a8:	4a0c      	ldr	r2, [pc, #48]	@ (80005dc <MX_FREERTOS_Init+0x5c>)
 80005aa:	6013      	str	r3, [r2, #0]

  /* definition and creation of myUartTask */
  osThreadDef(myUartTask, StartUartTask, osPriorityIdle, 0, 1024);
 80005ac:	4b0c      	ldr	r3, [pc, #48]	@ (80005e0 <MX_FREERTOS_Init+0x60>)
 80005ae:	463c      	mov	r4, r7
 80005b0:	461d      	mov	r5, r3
 80005b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myUartTaskHandle = osThreadCreate(osThread(myUartTask), NULL);
 80005be:	463b      	mov	r3, r7
 80005c0:	2100      	movs	r1, #0
 80005c2:	4618      	mov	r0, r3
 80005c4:	f00a fa9d 	bl	800ab02 <osThreadCreate>
 80005c8:	4603      	mov	r3, r0
 80005ca:	4a06      	ldr	r2, [pc, #24]	@ (80005e4 <MX_FREERTOS_Init+0x64>)
 80005cc:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80005ce:	bf00      	nop
 80005d0:	3738      	adds	r7, #56	@ 0x38
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bdb0      	pop	{r4, r5, r7, pc}
 80005d6:	bf00      	nop
 80005d8:	0800da74 	.word	0x0800da74
 80005dc:	2000009c 	.word	0x2000009c
 80005e0:	0800da9c 	.word	0x0800da9c
 80005e4:	200000a0 	.word	0x200000a0

080005e8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 80005f0:	f00c fd72 	bl	800d0d8 <MX_USB_HOST_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80005f4:	2001      	movs	r0, #1
 80005f6:	f00a fad0 	bl	800ab9a <osDelay>
 80005fa:	e7fb      	b.n	80005f4 <StartDefaultTask+0xc>

080005fc <StartUartTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUartTask */
void StartUartTask(void const * argument)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUartTask */
  /* Infinite loop */
  for(;;)
  {
	  uint8_t txBuf[1] = {0x55};
 8000604:	2355      	movs	r3, #85	@ 0x55
 8000606:	733b      	strb	r3, [r7, #12]
	  HAL_UART_Transmit(&huart3, txBuf, 1,10);
 8000608:	f107 010c 	add.w	r1, r7, #12
 800060c:	230a      	movs	r3, #10
 800060e:	2201      	movs	r2, #1
 8000610:	4803      	ldr	r0, [pc, #12]	@ (8000620 <StartUartTask+0x24>)
 8000612:	f005 fd4b 	bl	80060ac <HAL_UART_Transmit>
    osDelay(100);
 8000616:	2064      	movs	r0, #100	@ 0x64
 8000618:	f00a fabf 	bl	800ab9a <osDelay>
  {
 800061c:	bf00      	nop
 800061e:	e7f1      	b.n	8000604 <StartUartTask+0x8>
 8000620:	20000508 	.word	0x20000508

08000624 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PC3   ------> I2S2_SD
*/
void MX_GPIO_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b08c      	sub	sp, #48	@ 0x30
 8000628:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062a:	f107 031c 	add.w	r3, r7, #28
 800062e:	2200      	movs	r2, #0
 8000630:	601a      	str	r2, [r3, #0]
 8000632:	605a      	str	r2, [r3, #4]
 8000634:	609a      	str	r2, [r3, #8]
 8000636:	60da      	str	r2, [r3, #12]
 8000638:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800063a:	2300      	movs	r3, #0
 800063c:	61bb      	str	r3, [r7, #24]
 800063e:	4b69      	ldr	r3, [pc, #420]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000642:	4a68      	ldr	r2, [pc, #416]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 8000644:	f043 0310 	orr.w	r3, r3, #16
 8000648:	6313      	str	r3, [r2, #48]	@ 0x30
 800064a:	4b66      	ldr	r3, [pc, #408]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064e:	f003 0310 	and.w	r3, r3, #16
 8000652:	61bb      	str	r3, [r7, #24]
 8000654:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000656:	2300      	movs	r3, #0
 8000658:	617b      	str	r3, [r7, #20]
 800065a:	4b62      	ldr	r3, [pc, #392]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065e:	4a61      	ldr	r2, [pc, #388]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 8000660:	f043 0304 	orr.w	r3, r3, #4
 8000664:	6313      	str	r3, [r2, #48]	@ 0x30
 8000666:	4b5f      	ldr	r3, [pc, #380]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	f003 0304 	and.w	r3, r3, #4
 800066e:	617b      	str	r3, [r7, #20]
 8000670:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]
 8000676:	4b5b      	ldr	r3, [pc, #364]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067a:	4a5a      	ldr	r2, [pc, #360]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 800067c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000680:	6313      	str	r3, [r2, #48]	@ 0x30
 8000682:	4b58      	ldr	r3, [pc, #352]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800068a:	613b      	str	r3, [r7, #16]
 800068c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800068e:	2300      	movs	r3, #0
 8000690:	60fb      	str	r3, [r7, #12]
 8000692:	4b54      	ldr	r3, [pc, #336]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	4a53      	ldr	r2, [pc, #332]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	6313      	str	r3, [r2, #48]	@ 0x30
 800069e:	4b51      	ldr	r3, [pc, #324]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006aa:	2300      	movs	r3, #0
 80006ac:	60bb      	str	r3, [r7, #8]
 80006ae:	4b4d      	ldr	r3, [pc, #308]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b2:	4a4c      	ldr	r2, [pc, #304]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 80006b4:	f043 0302 	orr.w	r3, r3, #2
 80006b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ba:	4b4a      	ldr	r3, [pc, #296]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006be:	f003 0302 	and.w	r3, r3, #2
 80006c2:	60bb      	str	r3, [r7, #8]
 80006c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006c6:	2300      	movs	r3, #0
 80006c8:	607b      	str	r3, [r7, #4]
 80006ca:	4b46      	ldr	r3, [pc, #280]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ce:	4a45      	ldr	r2, [pc, #276]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 80006d0:	f043 0308 	orr.w	r3, r3, #8
 80006d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d6:	4b43      	ldr	r3, [pc, #268]	@ (80007e4 <MX_GPIO_Init+0x1c0>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006da:	f003 0308 	and.w	r3, r3, #8
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80006e2:	2200      	movs	r2, #0
 80006e4:	2108      	movs	r1, #8
 80006e6:	4840      	ldr	r0, [pc, #256]	@ (80007e8 <MX_GPIO_Init+0x1c4>)
 80006e8:	f001 fc2e 	bl	8001f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80006ec:	2201      	movs	r2, #1
 80006ee:	2101      	movs	r1, #1
 80006f0:	483e      	ldr	r0, [pc, #248]	@ (80007ec <MX_GPIO_Init+0x1c8>)
 80006f2:	f001 fc29 	bl	8001f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80006f6:	2200      	movs	r2, #0
 80006f8:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80006fc:	483c      	ldr	r0, [pc, #240]	@ (80007f0 <MX_GPIO_Init+0x1cc>)
 80006fe:	f001 fc23 	bl	8001f48 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000702:	2308      	movs	r3, #8
 8000704:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000706:	2301      	movs	r3, #1
 8000708:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070a:	2300      	movs	r3, #0
 800070c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800070e:	2300      	movs	r3, #0
 8000710:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000712:	f107 031c 	add.w	r3, r7, #28
 8000716:	4619      	mov	r1, r3
 8000718:	4833      	ldr	r0, [pc, #204]	@ (80007e8 <MX_GPIO_Init+0x1c4>)
 800071a:	f001 fa79 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800071e:	2301      	movs	r3, #1
 8000720:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000722:	2301      	movs	r3, #1
 8000724:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000726:	2300      	movs	r3, #0
 8000728:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800072a:	2300      	movs	r3, #0
 800072c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800072e:	f107 031c 	add.w	r3, r7, #28
 8000732:	4619      	mov	r1, r3
 8000734:	482d      	ldr	r0, [pc, #180]	@ (80007ec <MX_GPIO_Init+0x1c8>)
 8000736:	f001 fa6b 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800073a:	2308      	movs	r3, #8
 800073c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800073e:	2302      	movs	r3, #2
 8000740:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000742:	2300      	movs	r3, #0
 8000744:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000746:	2300      	movs	r3, #0
 8000748:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800074a:	2305      	movs	r3, #5
 800074c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800074e:	f107 031c 	add.w	r3, r7, #28
 8000752:	4619      	mov	r1, r3
 8000754:	4825      	ldr	r0, [pc, #148]	@ (80007ec <MX_GPIO_Init+0x1c8>)
 8000756:	f001 fa5b 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800075a:	2301      	movs	r3, #1
 800075c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800075e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000762:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	2300      	movs	r3, #0
 8000766:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000768:	f107 031c 	add.w	r3, r7, #28
 800076c:	4619      	mov	r1, r3
 800076e:	4821      	ldr	r0, [pc, #132]	@ (80007f4 <MX_GPIO_Init+0x1d0>)
 8000770:	f001 fa4e 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000774:	2304      	movs	r3, #4
 8000776:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000778:	2300      	movs	r3, #0
 800077a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000780:	f107 031c 	add.w	r3, r7, #28
 8000784:	4619      	mov	r1, r3
 8000786:	481c      	ldr	r0, [pc, #112]	@ (80007f8 <MX_GPIO_Init+0x1d4>)
 8000788:	f001 fa42 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800078c:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000790:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000792:	2301      	movs	r3, #1
 8000794:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000796:	2300      	movs	r3, #0
 8000798:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079a:	2300      	movs	r3, #0
 800079c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800079e:	f107 031c 	add.w	r3, r7, #28
 80007a2:	4619      	mov	r1, r3
 80007a4:	4812      	ldr	r0, [pc, #72]	@ (80007f0 <MX_GPIO_Init+0x1cc>)
 80007a6:	f001 fa33 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80007aa:	2320      	movs	r3, #32
 80007ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ae:	2300      	movs	r3, #0
 80007b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	2300      	movs	r3, #0
 80007b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007b6:	f107 031c 	add.w	r3, r7, #28
 80007ba:	4619      	mov	r1, r3
 80007bc:	480c      	ldr	r0, [pc, #48]	@ (80007f0 <MX_GPIO_Init+0x1cc>)
 80007be:	f001 fa27 	bl	8001c10 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80007c2:	2302      	movs	r3, #2
 80007c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007c6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80007ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007cc:	2300      	movs	r3, #0
 80007ce:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80007d0:	f107 031c 	add.w	r3, r7, #28
 80007d4:	4619      	mov	r1, r3
 80007d6:	4804      	ldr	r0, [pc, #16]	@ (80007e8 <MX_GPIO_Init+0x1c4>)
 80007d8:	f001 fa1a 	bl	8001c10 <HAL_GPIO_Init>

}
 80007dc:	bf00      	nop
 80007de:	3730      	adds	r7, #48	@ 0x30
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40021000 	.word	0x40021000
 80007ec:	40020800 	.word	0x40020800
 80007f0:	40020c00 	.word	0x40020c00
 80007f4:	40020000 	.word	0x40020000
 80007f8:	40020400 	.word	0x40020400

080007fc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000800:	4b12      	ldr	r3, [pc, #72]	@ (800084c <MX_I2C1_Init+0x50>)
 8000802:	4a13      	ldr	r2, [pc, #76]	@ (8000850 <MX_I2C1_Init+0x54>)
 8000804:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000806:	4b11      	ldr	r3, [pc, #68]	@ (800084c <MX_I2C1_Init+0x50>)
 8000808:	4a12      	ldr	r2, [pc, #72]	@ (8000854 <MX_I2C1_Init+0x58>)
 800080a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800080c:	4b0f      	ldr	r3, [pc, #60]	@ (800084c <MX_I2C1_Init+0x50>)
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000812:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <MX_I2C1_Init+0x50>)
 8000814:	2200      	movs	r2, #0
 8000816:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000818:	4b0c      	ldr	r3, [pc, #48]	@ (800084c <MX_I2C1_Init+0x50>)
 800081a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800081e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000820:	4b0a      	ldr	r3, [pc, #40]	@ (800084c <MX_I2C1_Init+0x50>)
 8000822:	2200      	movs	r2, #0
 8000824:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000826:	4b09      	ldr	r3, [pc, #36]	@ (800084c <MX_I2C1_Init+0x50>)
 8000828:	2200      	movs	r2, #0
 800082a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800082c:	4b07      	ldr	r3, [pc, #28]	@ (800084c <MX_I2C1_Init+0x50>)
 800082e:	2200      	movs	r2, #0
 8000830:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000832:	4b06      	ldr	r3, [pc, #24]	@ (800084c <MX_I2C1_Init+0x50>)
 8000834:	2200      	movs	r2, #0
 8000836:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000838:	4804      	ldr	r0, [pc, #16]	@ (800084c <MX_I2C1_Init+0x50>)
 800083a:	f003 fcd3 	bl	80041e4 <HAL_I2C_Init>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000844:	f000 f9ce 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}
 800084c:	20000344 	.word	0x20000344
 8000850:	40005400 	.word	0x40005400
 8000854:	000186a0 	.word	0x000186a0

08000858 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08a      	sub	sp, #40	@ 0x28
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000860:	f107 0314 	add.w	r3, r7, #20
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]
 800086c:	60da      	str	r2, [r3, #12]
 800086e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a19      	ldr	r2, [pc, #100]	@ (80008dc <HAL_I2C_MspInit+0x84>)
 8000876:	4293      	cmp	r3, r2
 8000878:	d12c      	bne.n	80008d4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	613b      	str	r3, [r7, #16]
 800087e:	4b18      	ldr	r3, [pc, #96]	@ (80008e0 <HAL_I2C_MspInit+0x88>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	4a17      	ldr	r2, [pc, #92]	@ (80008e0 <HAL_I2C_MspInit+0x88>)
 8000884:	f043 0302 	orr.w	r3, r3, #2
 8000888:	6313      	str	r3, [r2, #48]	@ 0x30
 800088a:	4b15      	ldr	r3, [pc, #84]	@ (80008e0 <HAL_I2C_MspInit+0x88>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	f003 0302 	and.w	r3, r3, #2
 8000892:	613b      	str	r3, [r7, #16]
 8000894:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000896:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800089a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800089c:	2312      	movs	r3, #18
 800089e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008a0:	2301      	movs	r3, #1
 80008a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a4:	2300      	movs	r3, #0
 80008a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008a8:	2304      	movs	r3, #4
 80008aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ac:	f107 0314 	add.w	r3, r7, #20
 80008b0:	4619      	mov	r1, r3
 80008b2:	480c      	ldr	r0, [pc, #48]	@ (80008e4 <HAL_I2C_MspInit+0x8c>)
 80008b4:	f001 f9ac 	bl	8001c10 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008b8:	2300      	movs	r3, #0
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	4b08      	ldr	r3, [pc, #32]	@ (80008e0 <HAL_I2C_MspInit+0x88>)
 80008be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c0:	4a07      	ldr	r2, [pc, #28]	@ (80008e0 <HAL_I2C_MspInit+0x88>)
 80008c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80008c8:	4b05      	ldr	r3, [pc, #20]	@ (80008e0 <HAL_I2C_MspInit+0x88>)
 80008ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80008d0:	60fb      	str	r3, [r7, #12]
 80008d2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80008d4:	bf00      	nop
 80008d6:	3728      	adds	r7, #40	@ 0x28
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	40005400 	.word	0x40005400
 80008e0:	40023800 	.word	0x40023800
 80008e4:	40020400 	.word	0x40020400

080008e8 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80008ec:	4b13      	ldr	r3, [pc, #76]	@ (800093c <MX_I2S3_Init+0x54>)
 80008ee:	4a14      	ldr	r2, [pc, #80]	@ (8000940 <MX_I2S3_Init+0x58>)
 80008f0:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80008f2:	4b12      	ldr	r3, [pc, #72]	@ (800093c <MX_I2S3_Init+0x54>)
 80008f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008f8:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80008fa:	4b10      	ldr	r3, [pc, #64]	@ (800093c <MX_I2S3_Init+0x54>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000900:	4b0e      	ldr	r3, [pc, #56]	@ (800093c <MX_I2S3_Init+0x54>)
 8000902:	2200      	movs	r2, #0
 8000904:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000906:	4b0d      	ldr	r3, [pc, #52]	@ (800093c <MX_I2S3_Init+0x54>)
 8000908:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800090c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800090e:	4b0b      	ldr	r3, [pc, #44]	@ (800093c <MX_I2S3_Init+0x54>)
 8000910:	4a0c      	ldr	r2, [pc, #48]	@ (8000944 <MX_I2S3_Init+0x5c>)
 8000912:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000914:	4b09      	ldr	r3, [pc, #36]	@ (800093c <MX_I2S3_Init+0x54>)
 8000916:	2200      	movs	r2, #0
 8000918:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800091a:	4b08      	ldr	r3, [pc, #32]	@ (800093c <MX_I2S3_Init+0x54>)
 800091c:	2200      	movs	r2, #0
 800091e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000920:	4b06      	ldr	r3, [pc, #24]	@ (800093c <MX_I2S3_Init+0x54>)
 8000922:	2200      	movs	r2, #0
 8000924:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000926:	4805      	ldr	r0, [pc, #20]	@ (800093c <MX_I2S3_Init+0x54>)
 8000928:	f003 fda0 	bl	800446c <HAL_I2S_Init>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000932:	f000 f957 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	20000398 	.word	0x20000398
 8000940:	40003c00 	.word	0x40003c00
 8000944:	00017700 	.word	0x00017700

08000948 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b08e      	sub	sp, #56	@ 0x38
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000950:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000954:	2200      	movs	r2, #0
 8000956:	601a      	str	r2, [r3, #0]
 8000958:	605a      	str	r2, [r3, #4]
 800095a:	609a      	str	r2, [r3, #8]
 800095c:	60da      	str	r2, [r3, #12]
 800095e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000960:	f107 0314 	add.w	r3, r7, #20
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4a31      	ldr	r2, [pc, #196]	@ (8000a38 <HAL_I2S_MspInit+0xf0>)
 8000974:	4293      	cmp	r3, r2
 8000976:	d15a      	bne.n	8000a2e <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000978:	2301      	movs	r3, #1
 800097a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800097c:	23c0      	movs	r3, #192	@ 0xc0
 800097e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000980:	2302      	movs	r3, #2
 8000982:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000984:	f107 0314 	add.w	r3, r7, #20
 8000988:	4618      	mov	r0, r3
 800098a:	f004 fed9 	bl	8005740 <HAL_RCCEx_PeriphCLKConfig>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000994:	f000 f926 	bl	8000be4 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000998:	2300      	movs	r3, #0
 800099a:	613b      	str	r3, [r7, #16]
 800099c:	4b27      	ldr	r3, [pc, #156]	@ (8000a3c <HAL_I2S_MspInit+0xf4>)
 800099e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a0:	4a26      	ldr	r2, [pc, #152]	@ (8000a3c <HAL_I2S_MspInit+0xf4>)
 80009a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80009a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80009a8:	4b24      	ldr	r3, [pc, #144]	@ (8000a3c <HAL_I2S_MspInit+0xf4>)
 80009aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80009b0:	613b      	str	r3, [r7, #16]
 80009b2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b4:	2300      	movs	r3, #0
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	4b20      	ldr	r3, [pc, #128]	@ (8000a3c <HAL_I2S_MspInit+0xf4>)
 80009ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009bc:	4a1f      	ldr	r2, [pc, #124]	@ (8000a3c <HAL_I2S_MspInit+0xf4>)
 80009be:	f043 0301 	orr.w	r3, r3, #1
 80009c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c4:	4b1d      	ldr	r3, [pc, #116]	@ (8000a3c <HAL_I2S_MspInit+0xf4>)
 80009c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c8:	f003 0301 	and.w	r3, r3, #1
 80009cc:	60fb      	str	r3, [r7, #12]
 80009ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d0:	2300      	movs	r3, #0
 80009d2:	60bb      	str	r3, [r7, #8]
 80009d4:	4b19      	ldr	r3, [pc, #100]	@ (8000a3c <HAL_I2S_MspInit+0xf4>)
 80009d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d8:	4a18      	ldr	r2, [pc, #96]	@ (8000a3c <HAL_I2S_MspInit+0xf4>)
 80009da:	f043 0304 	orr.w	r3, r3, #4
 80009de:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e0:	4b16      	ldr	r3, [pc, #88]	@ (8000a3c <HAL_I2S_MspInit+0xf4>)
 80009e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e4:	f003 0304 	and.w	r3, r3, #4
 80009e8:	60bb      	str	r3, [r7, #8]
 80009ea:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80009ec:	2310      	movs	r3, #16
 80009ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f0:	2302      	movs	r3, #2
 80009f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f8:	2300      	movs	r3, #0
 80009fa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009fc:	2306      	movs	r3, #6
 80009fe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000a00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a04:	4619      	mov	r1, r3
 8000a06:	480e      	ldr	r0, [pc, #56]	@ (8000a40 <HAL_I2S_MspInit+0xf8>)
 8000a08:	f001 f902 	bl	8001c10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000a0c:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000a10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a12:	2302      	movs	r3, #2
 8000a14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a16:	2300      	movs	r3, #0
 8000a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a1e:	2306      	movs	r3, #6
 8000a20:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a26:	4619      	mov	r1, r3
 8000a28:	4806      	ldr	r0, [pc, #24]	@ (8000a44 <HAL_I2S_MspInit+0xfc>)
 8000a2a:	f001 f8f1 	bl	8001c10 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000a2e:	bf00      	nop
 8000a30:	3738      	adds	r7, #56	@ 0x38
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	40003c00 	.word	0x40003c00
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	40020000 	.word	0x40020000
 8000a44:	40020800 	.word	0x40020800

08000a48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a4c:	f000 fb96 	bl	800117c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a50:	f000 f81c 	bl	8000a8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a54:	f7ff fde6 	bl	8000624 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a58:	f7ff fd50 	bl	80004fc <MX_DMA_Init>
  MX_I2C1_Init();
 8000a5c:	f7ff fece 	bl	80007fc <MX_I2C1_Init>
  MX_I2S3_Init();
 8000a60:	f7ff ff42 	bl	80008e8 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000a64:	f000 f8c4 	bl	8000bf0 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8000a68:	f000 fa7e 	bl	8000f68 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart3, &rxData, 1);
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	4905      	ldr	r1, [pc, #20]	@ (8000a84 <main+0x3c>)
 8000a70:	4805      	ldr	r0, [pc, #20]	@ (8000a88 <main+0x40>)
 8000a72:	f005 fba6 	bl	80061c2 <HAL_UART_Receive_DMA>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000a76:	f7ff fd83 	bl	8000580 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a7a:	f00a f83b 	bl	800aaf4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a7e:	bf00      	nop
 8000a80:	e7fd      	b.n	8000a7e <main+0x36>
 8000a82:	bf00      	nop
 8000a84:	20000462 	.word	0x20000462
 8000a88:	20000508 	.word	0x20000508

08000a8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b094      	sub	sp, #80	@ 0x50
 8000a90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a92:	f107 0320 	add.w	r3, r7, #32
 8000a96:	2230      	movs	r2, #48	@ 0x30
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f00c fede 	bl	800d85c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa0:	f107 030c 	add.w	r3, r7, #12
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
 8000aae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60bb      	str	r3, [r7, #8]
 8000ab4:	4b28      	ldr	r3, [pc, #160]	@ (8000b58 <SystemClock_Config+0xcc>)
 8000ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab8:	4a27      	ldr	r2, [pc, #156]	@ (8000b58 <SystemClock_Config+0xcc>)
 8000aba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000abe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ac0:	4b25      	ldr	r3, [pc, #148]	@ (8000b58 <SystemClock_Config+0xcc>)
 8000ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000acc:	2300      	movs	r3, #0
 8000ace:	607b      	str	r3, [r7, #4]
 8000ad0:	4b22      	ldr	r3, [pc, #136]	@ (8000b5c <SystemClock_Config+0xd0>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a21      	ldr	r2, [pc, #132]	@ (8000b5c <SystemClock_Config+0xd0>)
 8000ad6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ada:	6013      	str	r3, [r2, #0]
 8000adc:	4b1f      	ldr	r3, [pc, #124]	@ (8000b5c <SystemClock_Config+0xd0>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ae4:	607b      	str	r3, [r7, #4]
 8000ae6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000aec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000af0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000af2:	2302      	movs	r3, #2
 8000af4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000af6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000afc:	2308      	movs	r3, #8
 8000afe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b00:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000b04:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b06:	2302      	movs	r3, #2
 8000b08:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b0a:	2307      	movs	r3, #7
 8000b0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b0e:	f107 0320 	add.w	r3, r7, #32
 8000b12:	4618      	mov	r0, r3
 8000b14:	f004 f94a 	bl	8004dac <HAL_RCC_OscConfig>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b1e:	f000 f861 	bl	8000be4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b22:	230f      	movs	r3, #15
 8000b24:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b26:	2302      	movs	r3, #2
 8000b28:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b2e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b32:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b38:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b3a:	f107 030c 	add.w	r3, r7, #12
 8000b3e:	2105      	movs	r1, #5
 8000b40:	4618      	mov	r0, r3
 8000b42:	f004 fbab 	bl	800529c <HAL_RCC_ClockConfig>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000b4c:	f000 f84a 	bl	8000be4 <Error_Handler>
  }
}
 8000b50:	bf00      	nop
 8000b52:	3750      	adds	r7, #80	@ 0x50
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40023800 	.word	0x40023800
 8000b5c:	40007000 	.word	0x40007000

08000b60 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART3)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a0f      	ldr	r2, [pc, #60]	@ (8000bac <HAL_UART_RxCpltCallback+0x4c>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d118      	bne.n	8000ba4 <HAL_UART_RxCpltCallback+0x44>
    {
        // DMA ile gelen byte buffera yaz
        rxBuffer[rxIndex++] = rxData;
 8000b72:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb0 <HAL_UART_RxCpltCallback+0x50>)
 8000b74:	881b      	ldrh	r3, [r3, #0]
 8000b76:	b29b      	uxth	r3, r3
 8000b78:	1c5a      	adds	r2, r3, #1
 8000b7a:	b291      	uxth	r1, r2
 8000b7c:	4a0c      	ldr	r2, [pc, #48]	@ (8000bb0 <HAL_UART_RxCpltCallback+0x50>)
 8000b7e:	8011      	strh	r1, [r2, #0]
 8000b80:	461a      	mov	r2, r3
 8000b82:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb4 <HAL_UART_RxCpltCallback+0x54>)
 8000b84:	7819      	ldrb	r1, [r3, #0]
 8000b86:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb8 <HAL_UART_RxCpltCallback+0x58>)
 8000b88:	5499      	strb	r1, [r3, r2]
        if(rxIndex >= RX_BUFFER_SIZE) rxIndex = 0;
 8000b8a:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <HAL_UART_RxCpltCallback+0x50>)
 8000b8c:	881b      	ldrh	r3, [r3, #0]
 8000b8e:	b29b      	uxth	r3, r3
 8000b90:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b92:	d902      	bls.n	8000b9a <HAL_UART_RxCpltCallback+0x3a>
 8000b94:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <HAL_UART_RxCpltCallback+0x50>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	801a      	strh	r2, [r3, #0]

        // Tekrar DMA ile 1 byte al
        HAL_UART_Receive_DMA(&huart3, &rxData, 1);
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	4905      	ldr	r1, [pc, #20]	@ (8000bb4 <HAL_UART_RxCpltCallback+0x54>)
 8000b9e:	4807      	ldr	r0, [pc, #28]	@ (8000bbc <HAL_UART_RxCpltCallback+0x5c>)
 8000ba0:	f005 fb0f 	bl	80061c2 <HAL_UART_Receive_DMA>
    }
}
 8000ba4:	bf00      	nop
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40004800 	.word	0x40004800
 8000bb0:	20000460 	.word	0x20000460
 8000bb4:	20000462 	.word	0x20000462
 8000bb8:	200003e0 	.word	0x200003e0
 8000bbc:	20000508 	.word	0x20000508

08000bc0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a04      	ldr	r2, [pc, #16]	@ (8000be0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d101      	bne.n	8000bd6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000bd2:	f000 faf5 	bl	80011c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40001000 	.word	0x40001000

08000be4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be8:	b672      	cpsid	i
}
 8000bea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <Error_Handler+0x8>

08000bf0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000bf4:	4b17      	ldr	r3, [pc, #92]	@ (8000c54 <MX_SPI1_Init+0x64>)
 8000bf6:	4a18      	ldr	r2, [pc, #96]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000bf8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000bfa:	4b16      	ldr	r3, [pc, #88]	@ (8000c54 <MX_SPI1_Init+0x64>)
 8000bfc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c00:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c02:	4b14      	ldr	r3, [pc, #80]	@ (8000c54 <MX_SPI1_Init+0x64>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c08:	4b12      	ldr	r3, [pc, #72]	@ (8000c54 <MX_SPI1_Init+0x64>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c0e:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <MX_SPI1_Init+0x64>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c14:	4b0f      	ldr	r3, [pc, #60]	@ (8000c54 <MX_SPI1_Init+0x64>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <MX_SPI1_Init+0x64>)
 8000c1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c20:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c22:	4b0c      	ldr	r3, [pc, #48]	@ (8000c54 <MX_SPI1_Init+0x64>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c28:	4b0a      	ldr	r3, [pc, #40]	@ (8000c54 <MX_SPI1_Init+0x64>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c2e:	4b09      	ldr	r3, [pc, #36]	@ (8000c54 <MX_SPI1_Init+0x64>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c34:	4b07      	ldr	r3, [pc, #28]	@ (8000c54 <MX_SPI1_Init+0x64>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000c3a:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <MX_SPI1_Init+0x64>)
 8000c3c:	220a      	movs	r2, #10
 8000c3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c40:	4804      	ldr	r0, [pc, #16]	@ (8000c54 <MX_SPI1_Init+0x64>)
 8000c42:	f004 febf 	bl	80059c4 <HAL_SPI_Init>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000c4c:	f7ff ffca 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c50:	bf00      	nop
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20000464 	.word	0x20000464
 8000c58:	40013000 	.word	0x40013000

08000c5c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b08a      	sub	sp, #40	@ 0x28
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
 8000c72:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a19      	ldr	r2, [pc, #100]	@ (8000ce0 <HAL_SPI_MspInit+0x84>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d12b      	bne.n	8000cd6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	613b      	str	r3, [r7, #16]
 8000c82:	4b18      	ldr	r3, [pc, #96]	@ (8000ce4 <HAL_SPI_MspInit+0x88>)
 8000c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c86:	4a17      	ldr	r2, [pc, #92]	@ (8000ce4 <HAL_SPI_MspInit+0x88>)
 8000c88:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ce4 <HAL_SPI_MspInit+0x88>)
 8000c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c96:	613b      	str	r3, [r7, #16]
 8000c98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60fb      	str	r3, [r7, #12]
 8000c9e:	4b11      	ldr	r3, [pc, #68]	@ (8000ce4 <HAL_SPI_MspInit+0x88>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	4a10      	ldr	r2, [pc, #64]	@ (8000ce4 <HAL_SPI_MspInit+0x88>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000caa:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce4 <HAL_SPI_MspInit+0x88>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cae:	f003 0301 	and.w	r3, r3, #1
 8000cb2:	60fb      	str	r3, [r7, #12]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000cb6:	23e0      	movs	r3, #224	@ 0xe0
 8000cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cc6:	2305      	movs	r3, #5
 8000cc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cca:	f107 0314 	add.w	r3, r7, #20
 8000cce:	4619      	mov	r1, r3
 8000cd0:	4805      	ldr	r0, [pc, #20]	@ (8000ce8 <HAL_SPI_MspInit+0x8c>)
 8000cd2:	f000 ff9d 	bl	8001c10 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000cd6:	bf00      	nop
 8000cd8:	3728      	adds	r7, #40	@ 0x28
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40013000 	.word	0x40013000
 8000ce4:	40023800 	.word	0x40023800
 8000ce8:	40020000 	.word	0x40020000

08000cec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	607b      	str	r3, [r7, #4]
 8000cf6:	4b12      	ldr	r3, [pc, #72]	@ (8000d40 <HAL_MspInit+0x54>)
 8000cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cfa:	4a11      	ldr	r2, [pc, #68]	@ (8000d40 <HAL_MspInit+0x54>)
 8000cfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d00:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d02:	4b0f      	ldr	r3, [pc, #60]	@ (8000d40 <HAL_MspInit+0x54>)
 8000d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d0e:	2300      	movs	r3, #0
 8000d10:	603b      	str	r3, [r7, #0]
 8000d12:	4b0b      	ldr	r3, [pc, #44]	@ (8000d40 <HAL_MspInit+0x54>)
 8000d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d16:	4a0a      	ldr	r2, [pc, #40]	@ (8000d40 <HAL_MspInit+0x54>)
 8000d18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d1e:	4b08      	ldr	r3, [pc, #32]	@ (8000d40 <HAL_MspInit+0x54>)
 8000d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d26:	603b      	str	r3, [r7, #0]
 8000d28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	210f      	movs	r1, #15
 8000d2e:	f06f 0001 	mvn.w	r0, #1
 8000d32:	f000 fb41 	bl	80013b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d36:	bf00      	nop
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	40023800 	.word	0x40023800

08000d44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b08e      	sub	sp, #56	@ 0x38
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d50:	2300      	movs	r3, #0
 8000d52:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d54:	2300      	movs	r3, #0
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	4b33      	ldr	r3, [pc, #204]	@ (8000e28 <HAL_InitTick+0xe4>)
 8000d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5c:	4a32      	ldr	r2, [pc, #200]	@ (8000e28 <HAL_InitTick+0xe4>)
 8000d5e:	f043 0310 	orr.w	r3, r3, #16
 8000d62:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d64:	4b30      	ldr	r3, [pc, #192]	@ (8000e28 <HAL_InitTick+0xe4>)
 8000d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d68:	f003 0310 	and.w	r3, r3, #16
 8000d6c:	60fb      	str	r3, [r7, #12]
 8000d6e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d70:	f107 0210 	add.w	r2, r7, #16
 8000d74:	f107 0314 	add.w	r3, r7, #20
 8000d78:	4611      	mov	r1, r2
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f004 fcae 	bl	80056dc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d80:	6a3b      	ldr	r3, [r7, #32]
 8000d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d103      	bne.n	8000d92 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d8a:	f004 fc7f 	bl	800568c <HAL_RCC_GetPCLK1Freq>
 8000d8e:	6378      	str	r0, [r7, #52]	@ 0x34
 8000d90:	e004      	b.n	8000d9c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d92:	f004 fc7b 	bl	800568c <HAL_RCC_GetPCLK1Freq>
 8000d96:	4603      	mov	r3, r0
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d9e:	4a23      	ldr	r2, [pc, #140]	@ (8000e2c <HAL_InitTick+0xe8>)
 8000da0:	fba2 2303 	umull	r2, r3, r2, r3
 8000da4:	0c9b      	lsrs	r3, r3, #18
 8000da6:	3b01      	subs	r3, #1
 8000da8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000daa:	4b21      	ldr	r3, [pc, #132]	@ (8000e30 <HAL_InitTick+0xec>)
 8000dac:	4a21      	ldr	r2, [pc, #132]	@ (8000e34 <HAL_InitTick+0xf0>)
 8000dae:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000db0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e30 <HAL_InitTick+0xec>)
 8000db2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000db6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000db8:	4a1d      	ldr	r2, [pc, #116]	@ (8000e30 <HAL_InitTick+0xec>)
 8000dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dbc:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8000e30 <HAL_InitTick+0xec>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e30 <HAL_InitTick+0xec>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dca:	4b19      	ldr	r3, [pc, #100]	@ (8000e30 <HAL_InitTick+0xec>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000dd0:	4817      	ldr	r0, [pc, #92]	@ (8000e30 <HAL_InitTick+0xec>)
 8000dd2:	f004 fe80 	bl	8005ad6 <HAL_TIM_Base_Init>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000ddc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d11b      	bne.n	8000e1c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000de4:	4812      	ldr	r0, [pc, #72]	@ (8000e30 <HAL_InitTick+0xec>)
 8000de6:	f004 fecf 	bl	8005b88 <HAL_TIM_Base_Start_IT>
 8000dea:	4603      	mov	r3, r0
 8000dec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000df0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d111      	bne.n	8000e1c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000df8:	2036      	movs	r0, #54	@ 0x36
 8000dfa:	f000 faf9 	bl	80013f0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2b0f      	cmp	r3, #15
 8000e02:	d808      	bhi.n	8000e16 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000e04:	2200      	movs	r2, #0
 8000e06:	6879      	ldr	r1, [r7, #4]
 8000e08:	2036      	movs	r0, #54	@ 0x36
 8000e0a:	f000 fad5 	bl	80013b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e38 <HAL_InitTick+0xf4>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6013      	str	r3, [r2, #0]
 8000e14:	e002      	b.n	8000e1c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000e16:	2301      	movs	r3, #1
 8000e18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000e1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3738      	adds	r7, #56	@ 0x38
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40023800 	.word	0x40023800
 8000e2c:	431bde83 	.word	0x431bde83
 8000e30:	200004bc 	.word	0x200004bc
 8000e34:	40001000 	.word	0x40001000
 8000e38:	20000004 	.word	0x20000004

08000e3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <NMI_Handler+0x4>

08000e44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <HardFault_Handler+0x4>

08000e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e50:	bf00      	nop
 8000e52:	e7fd      	b.n	8000e50 <MemManage_Handler+0x4>

08000e54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <BusFault_Handler+0x4>

08000e5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e60:	bf00      	nop
 8000e62:	e7fd      	b.n	8000e60 <UsageFault_Handler+0x4>

08000e64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
	...

08000e74 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000e78:	4802      	ldr	r0, [pc, #8]	@ (8000e84 <DMA1_Stream1_IRQHandler+0x10>)
 8000e7a:	f000 fc5f 	bl	800173c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	20000550 	.word	0x20000550

08000e88 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8000e8c:	4802      	ldr	r0, [pc, #8]	@ (8000e98 <DMA1_Stream3_IRQHandler+0x10>)
 8000e8e:	f000 fc55 	bl	800173c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	200005b0 	.word	0x200005b0

08000e9c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000ea0:	4802      	ldr	r0, [pc, #8]	@ (8000eac <USART3_IRQHandler+0x10>)
 8000ea2:	f005 f9b3 	bl	800620c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	20000508 	.word	0x20000508

08000eb0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000eb4:	4802      	ldr	r0, [pc, #8]	@ (8000ec0 <TIM6_DAC_IRQHandler+0x10>)
 8000eb6:	f004 fed7 	bl	8005c68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	200004bc 	.word	0x200004bc

08000ec4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000ec8:	4802      	ldr	r0, [pc, #8]	@ (8000ed4 <OTG_FS_IRQHandler+0x10>)
 8000eca:	f001 fb37 	bl	800253c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20005b50 	.word	0x20005b50

08000ed8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee0:	4a14      	ldr	r2, [pc, #80]	@ (8000f34 <_sbrk+0x5c>)
 8000ee2:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <_sbrk+0x60>)
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eec:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <_sbrk+0x64>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d102      	bne.n	8000efa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ef4:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <_sbrk+0x64>)
 8000ef6:	4a12      	ldr	r2, [pc, #72]	@ (8000f40 <_sbrk+0x68>)
 8000ef8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000efa:	4b10      	ldr	r3, [pc, #64]	@ (8000f3c <_sbrk+0x64>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4413      	add	r3, r2
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d207      	bcs.n	8000f18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f08:	f00c fd1e 	bl	800d948 <__errno>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	220c      	movs	r2, #12
 8000f10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295
 8000f16:	e009      	b.n	8000f2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f18:	4b08      	ldr	r3, [pc, #32]	@ (8000f3c <_sbrk+0x64>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f1e:	4b07      	ldr	r3, [pc, #28]	@ (8000f3c <_sbrk+0x64>)
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4413      	add	r3, r2
 8000f26:	4a05      	ldr	r2, [pc, #20]	@ (8000f3c <_sbrk+0x64>)
 8000f28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3718      	adds	r7, #24
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	20020000 	.word	0x20020000
 8000f38:	00000400 	.word	0x00000400
 8000f3c:	20000504 	.word	0x20000504
 8000f40:	20006078 	.word	0x20006078

08000f44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f48:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <SystemInit+0x20>)
 8000f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f4e:	4a05      	ldr	r2, [pc, #20]	@ (8000f64 <SystemInit+0x20>)
 8000f50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	e000ed00 	.word	0xe000ed00

08000f68 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f6c:	4b11      	ldr	r3, [pc, #68]	@ (8000fb4 <MX_USART3_UART_Init+0x4c>)
 8000f6e:	4a12      	ldr	r2, [pc, #72]	@ (8000fb8 <MX_USART3_UART_Init+0x50>)
 8000f70:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000f72:	4b10      	ldr	r3, [pc, #64]	@ (8000fb4 <MX_USART3_UART_Init+0x4c>)
 8000f74:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f78:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb4 <MX_USART3_UART_Init+0x4c>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f80:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb4 <MX_USART3_UART_Init+0x4c>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f86:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb4 <MX_USART3_UART_Init+0x4c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f8c:	4b09      	ldr	r3, [pc, #36]	@ (8000fb4 <MX_USART3_UART_Init+0x4c>)
 8000f8e:	220c      	movs	r2, #12
 8000f90:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f92:	4b08      	ldr	r3, [pc, #32]	@ (8000fb4 <MX_USART3_UART_Init+0x4c>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f98:	4b06      	ldr	r3, [pc, #24]	@ (8000fb4 <MX_USART3_UART_Init+0x4c>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f9e:	4805      	ldr	r0, [pc, #20]	@ (8000fb4 <MX_USART3_UART_Init+0x4c>)
 8000fa0:	f005 f834 	bl	800600c <HAL_UART_Init>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000faa:	f7ff fe1b 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20000508 	.word	0x20000508
 8000fb8:	40004800 	.word	0x40004800

08000fbc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08a      	sub	sp, #40	@ 0x28
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc4:	f107 0314 	add.w	r3, r7, #20
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
 8000fd2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a4c      	ldr	r2, [pc, #304]	@ (800110c <HAL_UART_MspInit+0x150>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	f040 8092 	bne.w	8001104 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	4b4a      	ldr	r3, [pc, #296]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8000fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe8:	4a49      	ldr	r2, [pc, #292]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8000fea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fee:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff0:	4b47      	ldr	r3, [pc, #284]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8000ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ff8:	613b      	str	r3, [r7, #16]
 8000ffa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	4b43      	ldr	r3, [pc, #268]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8001002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001004:	4a42      	ldr	r2, [pc, #264]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8001006:	f043 0302 	orr.w	r3, r3, #2
 800100a:	6313      	str	r3, [r2, #48]	@ 0x30
 800100c:	4b40      	ldr	r3, [pc, #256]	@ (8001110 <HAL_UART_MspInit+0x154>)
 800100e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001010:	f003 0302 	and.w	r3, r3, #2
 8001014:	60fb      	str	r3, [r7, #12]
 8001016:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001018:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800101c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101e:	2302      	movs	r3, #2
 8001020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001026:	2303      	movs	r3, #3
 8001028:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800102a:	2307      	movs	r3, #7
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102e:	f107 0314 	add.w	r3, r7, #20
 8001032:	4619      	mov	r1, r3
 8001034:	4837      	ldr	r0, [pc, #220]	@ (8001114 <HAL_UART_MspInit+0x158>)
 8001036:	f000 fdeb 	bl	8001c10 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800103a:	4b37      	ldr	r3, [pc, #220]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800103c:	4a37      	ldr	r2, [pc, #220]	@ (800111c <HAL_UART_MspInit+0x160>)
 800103e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001040:	4b35      	ldr	r3, [pc, #212]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001042:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001046:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001048:	4b33      	ldr	r3, [pc, #204]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800104a:	2200      	movs	r2, #0
 800104c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800104e:	4b32      	ldr	r3, [pc, #200]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001050:	2200      	movs	r2, #0
 8001052:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001054:	4b30      	ldr	r3, [pc, #192]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001056:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800105a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800105c:	4b2e      	ldr	r3, [pc, #184]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800105e:	2200      	movs	r2, #0
 8001060:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001062:	4b2d      	ldr	r3, [pc, #180]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001064:	2200      	movs	r2, #0
 8001066:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8001068:	4b2b      	ldr	r3, [pc, #172]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800106a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800106e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001070:	4b29      	ldr	r3, [pc, #164]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001072:	2200      	movs	r2, #0
 8001074:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001076:	4b28      	ldr	r3, [pc, #160]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001078:	2200      	movs	r2, #0
 800107a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800107c:	4826      	ldr	r0, [pc, #152]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800107e:	f000 f9c5 	bl	800140c <HAL_DMA_Init>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8001088:	f7ff fdac 	bl	8000be4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a22      	ldr	r2, [pc, #136]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001090:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001092:	4a21      	ldr	r2, [pc, #132]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001098:	4b21      	ldr	r3, [pc, #132]	@ (8001120 <HAL_UART_MspInit+0x164>)
 800109a:	4a22      	ldr	r2, [pc, #136]	@ (8001124 <HAL_UART_MspInit+0x168>)
 800109c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800109e:	4b20      	ldr	r3, [pc, #128]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010a0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80010a4:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010a8:	2240      	movs	r2, #64	@ 0x40
 80010aa:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010b8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010ba:	4b19      	ldr	r3, [pc, #100]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010bc:	2200      	movs	r2, #0
 80010be:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010c0:	4b17      	ldr	r3, [pc, #92]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80010c6:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80010cc:	4b14      	ldr	r3, [pc, #80]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010d2:	4b13      	ldr	r3, [pc, #76]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80010d8:	4811      	ldr	r0, [pc, #68]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010da:	f000 f997 	bl	800140c <HAL_DMA_Init>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 80010e4:	f7ff fd7e 	bl	8000be4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a0d      	ldr	r2, [pc, #52]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010ec:	639a      	str	r2, [r3, #56]	@ 0x38
 80010ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80010f4:	2200      	movs	r2, #0
 80010f6:	2105      	movs	r1, #5
 80010f8:	2027      	movs	r0, #39	@ 0x27
 80010fa:	f000 f95d 	bl	80013b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80010fe:	2027      	movs	r0, #39	@ 0x27
 8001100:	f000 f976 	bl	80013f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001104:	bf00      	nop
 8001106:	3728      	adds	r7, #40	@ 0x28
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40004800 	.word	0x40004800
 8001110:	40023800 	.word	0x40023800
 8001114:	40020400 	.word	0x40020400
 8001118:	20000550 	.word	0x20000550
 800111c:	40026028 	.word	0x40026028
 8001120:	200005b0 	.word	0x200005b0
 8001124:	40026058 	.word	0x40026058

08001128 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001128:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001160 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800112c:	f7ff ff0a 	bl	8000f44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001130:	480c      	ldr	r0, [pc, #48]	@ (8001164 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001132:	490d      	ldr	r1, [pc, #52]	@ (8001168 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001134:	4a0d      	ldr	r2, [pc, #52]	@ (800116c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001136:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001138:	e002      	b.n	8001140 <LoopCopyDataInit>

0800113a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800113a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800113c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800113e:	3304      	adds	r3, #4

08001140 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001140:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001142:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001144:	d3f9      	bcc.n	800113a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001146:	4a0a      	ldr	r2, [pc, #40]	@ (8001170 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001148:	4c0a      	ldr	r4, [pc, #40]	@ (8001174 <LoopFillZerobss+0x22>)
  movs r3, #0
 800114a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800114c:	e001      	b.n	8001152 <LoopFillZerobss>

0800114e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800114e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001150:	3204      	adds	r2, #4

08001152 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001152:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001154:	d3fb      	bcc.n	800114e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001156:	f00c fbfd 	bl	800d954 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800115a:	f7ff fc75 	bl	8000a48 <main>
  bx  lr    
 800115e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001160:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001164:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001168:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 800116c:	0800db2c 	.word	0x0800db2c
  ldr r2, =_sbss
 8001170:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001174:	20006078 	.word	0x20006078

08001178 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001178:	e7fe      	b.n	8001178 <ADC_IRQHandler>
	...

0800117c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001180:	4b0e      	ldr	r3, [pc, #56]	@ (80011bc <HAL_Init+0x40>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a0d      	ldr	r2, [pc, #52]	@ (80011bc <HAL_Init+0x40>)
 8001186:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800118a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800118c:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <HAL_Init+0x40>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a0a      	ldr	r2, [pc, #40]	@ (80011bc <HAL_Init+0x40>)
 8001192:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001196:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001198:	4b08      	ldr	r3, [pc, #32]	@ (80011bc <HAL_Init+0x40>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a07      	ldr	r2, [pc, #28]	@ (80011bc <HAL_Init+0x40>)
 800119e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a4:	2003      	movs	r0, #3
 80011a6:	f000 f8fc 	bl	80013a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011aa:	200f      	movs	r0, #15
 80011ac:	f7ff fdca 	bl	8000d44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011b0:	f7ff fd9c 	bl	8000cec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40023c00 	.word	0x40023c00

080011c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <HAL_IncTick+0x20>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	461a      	mov	r2, r3
 80011ca:	4b06      	ldr	r3, [pc, #24]	@ (80011e4 <HAL_IncTick+0x24>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4413      	add	r3, r2
 80011d0:	4a04      	ldr	r2, [pc, #16]	@ (80011e4 <HAL_IncTick+0x24>)
 80011d2:	6013      	str	r3, [r2, #0]
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	20000008 	.word	0x20000008
 80011e4:	20000610 	.word	0x20000610

080011e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  return uwTick;
 80011ec:	4b03      	ldr	r3, [pc, #12]	@ (80011fc <HAL_GetTick+0x14>)
 80011ee:	681b      	ldr	r3, [r3, #0]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	20000610 	.word	0x20000610

08001200 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001208:	f7ff ffee 	bl	80011e8 <HAL_GetTick>
 800120c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001218:	d005      	beq.n	8001226 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800121a:	4b0a      	ldr	r3, [pc, #40]	@ (8001244 <HAL_Delay+0x44>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	461a      	mov	r2, r3
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	4413      	add	r3, r2
 8001224:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001226:	bf00      	nop
 8001228:	f7ff ffde 	bl	80011e8 <HAL_GetTick>
 800122c:	4602      	mov	r2, r0
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	68fa      	ldr	r2, [r7, #12]
 8001234:	429a      	cmp	r2, r3
 8001236:	d8f7      	bhi.n	8001228 <HAL_Delay+0x28>
  {
  }
}
 8001238:	bf00      	nop
 800123a:	bf00      	nop
 800123c:	3710      	adds	r7, #16
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20000008 	.word	0x20000008

08001248 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	f003 0307 	and.w	r3, r3, #7
 8001256:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001258:	4b0c      	ldr	r3, [pc, #48]	@ (800128c <__NVIC_SetPriorityGrouping+0x44>)
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800125e:	68ba      	ldr	r2, [r7, #8]
 8001260:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001264:	4013      	ands	r3, r2
 8001266:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001270:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001274:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001278:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800127a:	4a04      	ldr	r2, [pc, #16]	@ (800128c <__NVIC_SetPriorityGrouping+0x44>)
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	60d3      	str	r3, [r2, #12]
}
 8001280:	bf00      	nop
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	e000ed00 	.word	0xe000ed00

08001290 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001294:	4b04      	ldr	r3, [pc, #16]	@ (80012a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	0a1b      	lsrs	r3, r3, #8
 800129a:	f003 0307 	and.w	r3, r3, #7
}
 800129e:	4618      	mov	r0, r3
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	e000ed00 	.word	0xe000ed00

080012ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	db0b      	blt.n	80012d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	f003 021f 	and.w	r2, r3, #31
 80012c4:	4907      	ldr	r1, [pc, #28]	@ (80012e4 <__NVIC_EnableIRQ+0x38>)
 80012c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ca:	095b      	lsrs	r3, r3, #5
 80012cc:	2001      	movs	r0, #1
 80012ce:	fa00 f202 	lsl.w	r2, r0, r2
 80012d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000e100 	.word	0xe000e100

080012e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	6039      	str	r1, [r7, #0]
 80012f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	db0a      	blt.n	8001312 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	490c      	ldr	r1, [pc, #48]	@ (8001334 <__NVIC_SetPriority+0x4c>)
 8001302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001306:	0112      	lsls	r2, r2, #4
 8001308:	b2d2      	uxtb	r2, r2
 800130a:	440b      	add	r3, r1
 800130c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001310:	e00a      	b.n	8001328 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	b2da      	uxtb	r2, r3
 8001316:	4908      	ldr	r1, [pc, #32]	@ (8001338 <__NVIC_SetPriority+0x50>)
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	f003 030f 	and.w	r3, r3, #15
 800131e:	3b04      	subs	r3, #4
 8001320:	0112      	lsls	r2, r2, #4
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	440b      	add	r3, r1
 8001326:	761a      	strb	r2, [r3, #24]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	e000e100 	.word	0xe000e100
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800133c:	b480      	push	{r7}
 800133e:	b089      	sub	sp, #36	@ 0x24
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	f003 0307 	and.w	r3, r3, #7
 800134e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	f1c3 0307 	rsb	r3, r3, #7
 8001356:	2b04      	cmp	r3, #4
 8001358:	bf28      	it	cs
 800135a:	2304      	movcs	r3, #4
 800135c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	3304      	adds	r3, #4
 8001362:	2b06      	cmp	r3, #6
 8001364:	d902      	bls.n	800136c <NVIC_EncodePriority+0x30>
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	3b03      	subs	r3, #3
 800136a:	e000      	b.n	800136e <NVIC_EncodePriority+0x32>
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001370:	f04f 32ff 	mov.w	r2, #4294967295
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	43da      	mvns	r2, r3
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	401a      	ands	r2, r3
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001384:	f04f 31ff 	mov.w	r1, #4294967295
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	fa01 f303 	lsl.w	r3, r1, r3
 800138e:	43d9      	mvns	r1, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001394:	4313      	orrs	r3, r2
         );
}
 8001396:	4618      	mov	r0, r3
 8001398:	3724      	adds	r7, #36	@ 0x24
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b082      	sub	sp, #8
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f7ff ff4c 	bl	8001248 <__NVIC_SetPriorityGrouping>
}
 80013b0:	bf00      	nop
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b086      	sub	sp, #24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	60b9      	str	r1, [r7, #8]
 80013c2:	607a      	str	r2, [r7, #4]
 80013c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013ca:	f7ff ff61 	bl	8001290 <__NVIC_GetPriorityGrouping>
 80013ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	68b9      	ldr	r1, [r7, #8]
 80013d4:	6978      	ldr	r0, [r7, #20]
 80013d6:	f7ff ffb1 	bl	800133c <NVIC_EncodePriority>
 80013da:	4602      	mov	r2, r0
 80013dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013e0:	4611      	mov	r1, r2
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff ff80 	bl	80012e8 <__NVIC_SetPriority>
}
 80013e8:	bf00      	nop
 80013ea:	3718      	adds	r7, #24
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff ff54 	bl	80012ac <__NVIC_EnableIRQ>
}
 8001404:	bf00      	nop
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001414:	2300      	movs	r3, #0
 8001416:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001418:	f7ff fee6 	bl	80011e8 <HAL_GetTick>
 800141c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d101      	bne.n	8001428 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e099      	b.n	800155c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2202      	movs	r2, #2
 800142c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2200      	movs	r2, #0
 8001434:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f022 0201 	bic.w	r2, r2, #1
 8001446:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001448:	e00f      	b.n	800146a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800144a:	f7ff fecd 	bl	80011e8 <HAL_GetTick>
 800144e:	4602      	mov	r2, r0
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	2b05      	cmp	r3, #5
 8001456:	d908      	bls.n	800146a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2220      	movs	r2, #32
 800145c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2203      	movs	r2, #3
 8001462:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e078      	b.n	800155c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0301 	and.w	r3, r3, #1
 8001474:	2b00      	cmp	r3, #0
 8001476:	d1e8      	bne.n	800144a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001480:	697a      	ldr	r2, [r7, #20]
 8001482:	4b38      	ldr	r3, [pc, #224]	@ (8001564 <HAL_DMA_Init+0x158>)
 8001484:	4013      	ands	r3, r2
 8001486:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685a      	ldr	r2, [r3, #4]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001496:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	691b      	ldr	r3, [r3, #16]
 800149c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80014a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80014ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6a1b      	ldr	r3, [r3, #32]
 80014b4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80014b6:	697a      	ldr	r2, [r7, #20]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014c0:	2b04      	cmp	r3, #4
 80014c2:	d107      	bne.n	80014d4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014cc:	4313      	orrs	r3, r2
 80014ce:	697a      	ldr	r2, [r7, #20]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	697a      	ldr	r2, [r7, #20]
 80014da:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	695b      	ldr	r3, [r3, #20]
 80014e2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	f023 0307 	bic.w	r3, r3, #7
 80014ea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014f0:	697a      	ldr	r2, [r7, #20]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014fa:	2b04      	cmp	r3, #4
 80014fc:	d117      	bne.n	800152e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001502:	697a      	ldr	r2, [r7, #20]
 8001504:	4313      	orrs	r3, r2
 8001506:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800150c:	2b00      	cmp	r3, #0
 800150e:	d00e      	beq.n	800152e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f000 fb01 	bl	8001b18 <DMA_CheckFifoParam>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d008      	beq.n	800152e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2240      	movs	r2, #64	@ 0x40
 8001520:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2201      	movs	r2, #1
 8001526:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800152a:	2301      	movs	r3, #1
 800152c:	e016      	b.n	800155c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f000 fab8 	bl	8001aac <DMA_CalcBaseAndBitshift>
 800153c:	4603      	mov	r3, r0
 800153e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001544:	223f      	movs	r2, #63	@ 0x3f
 8001546:	409a      	lsls	r2, r3
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2200      	movs	r2, #0
 8001550:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2201      	movs	r2, #1
 8001556:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	3718      	adds	r7, #24
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	f010803f 	.word	0xf010803f

08001568 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
 8001574:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001576:	2300      	movs	r3, #0
 8001578:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800157e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001586:	2b01      	cmp	r3, #1
 8001588:	d101      	bne.n	800158e <HAL_DMA_Start_IT+0x26>
 800158a:	2302      	movs	r3, #2
 800158c:	e040      	b.n	8001610 <HAL_DMA_Start_IT+0xa8>
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	2201      	movs	r2, #1
 8001592:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d12f      	bne.n	8001602 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2202      	movs	r2, #2
 80015a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2200      	movs	r2, #0
 80015ae:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	687a      	ldr	r2, [r7, #4]
 80015b4:	68b9      	ldr	r1, [r7, #8]
 80015b6:	68f8      	ldr	r0, [r7, #12]
 80015b8:	f000 fa4a 	bl	8001a50 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015c0:	223f      	movs	r2, #63	@ 0x3f
 80015c2:	409a      	lsls	r2, r3
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f042 0216 	orr.w	r2, r2, #22
 80015d6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d007      	beq.n	80015f0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f042 0208 	orr.w	r2, r2, #8
 80015ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f042 0201 	orr.w	r2, r2, #1
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	e005      	b.n	800160e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	2200      	movs	r2, #0
 8001606:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800160a:	2302      	movs	r3, #2
 800160c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800160e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3718      	adds	r7, #24
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001624:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001626:	f7ff fddf 	bl	80011e8 <HAL_GetTick>
 800162a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001632:	b2db      	uxtb	r3, r3
 8001634:	2b02      	cmp	r3, #2
 8001636:	d008      	beq.n	800164a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2280      	movs	r2, #128	@ 0x80
 800163c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e052      	b.n	80016f0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f022 0216 	bic.w	r2, r2, #22
 8001658:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	695a      	ldr	r2, [r3, #20]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001668:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166e:	2b00      	cmp	r3, #0
 8001670:	d103      	bne.n	800167a <HAL_DMA_Abort+0x62>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001676:	2b00      	cmp	r3, #0
 8001678:	d007      	beq.n	800168a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f022 0208 	bic.w	r2, r2, #8
 8001688:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f022 0201 	bic.w	r2, r2, #1
 8001698:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800169a:	e013      	b.n	80016c4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800169c:	f7ff fda4 	bl	80011e8 <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	2b05      	cmp	r3, #5
 80016a8:	d90c      	bls.n	80016c4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2220      	movs	r2, #32
 80016ae:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2203      	movs	r2, #3
 80016b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e015      	b.n	80016f0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d1e4      	bne.n	800169c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016d6:	223f      	movs	r2, #63	@ 0x3f
 80016d8:	409a      	lsls	r2, r3
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2201      	movs	r2, #1
 80016e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80016ee:	2300      	movs	r3, #0
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3710      	adds	r7, #16
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001706:	b2db      	uxtb	r3, r3
 8001708:	2b02      	cmp	r3, #2
 800170a:	d004      	beq.n	8001716 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2280      	movs	r2, #128	@ 0x80
 8001710:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e00c      	b.n	8001730 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2205      	movs	r2, #5
 800171a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f022 0201 	bic.w	r2, r2, #1
 800172c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800172e:	2300      	movs	r3, #0
}
 8001730:	4618      	mov	r0, r3
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001744:	2300      	movs	r3, #0
 8001746:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001748:	4b8e      	ldr	r3, [pc, #568]	@ (8001984 <HAL_DMA_IRQHandler+0x248>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a8e      	ldr	r2, [pc, #568]	@ (8001988 <HAL_DMA_IRQHandler+0x24c>)
 800174e:	fba2 2303 	umull	r2, r3, r2, r3
 8001752:	0a9b      	lsrs	r3, r3, #10
 8001754:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001766:	2208      	movs	r2, #8
 8001768:	409a      	lsls	r2, r3
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	4013      	ands	r3, r2
 800176e:	2b00      	cmp	r3, #0
 8001770:	d01a      	beq.n	80017a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	2b00      	cmp	r3, #0
 800177e:	d013      	beq.n	80017a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f022 0204 	bic.w	r2, r2, #4
 800178e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001794:	2208      	movs	r2, #8
 8001796:	409a      	lsls	r2, r3
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017a0:	f043 0201 	orr.w	r2, r3, #1
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017ac:	2201      	movs	r2, #1
 80017ae:	409a      	lsls	r2, r3
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	4013      	ands	r3, r2
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d012      	beq.n	80017de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	695b      	ldr	r3, [r3, #20]
 80017be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d00b      	beq.n	80017de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017ca:	2201      	movs	r2, #1
 80017cc:	409a      	lsls	r2, r3
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017d6:	f043 0202 	orr.w	r2, r3, #2
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017e2:	2204      	movs	r2, #4
 80017e4:	409a      	lsls	r2, r3
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	4013      	ands	r3, r2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d012      	beq.n	8001814 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0302 	and.w	r3, r3, #2
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d00b      	beq.n	8001814 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001800:	2204      	movs	r2, #4
 8001802:	409a      	lsls	r2, r3
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800180c:	f043 0204 	orr.w	r2, r3, #4
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001818:	2210      	movs	r2, #16
 800181a:	409a      	lsls	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	4013      	ands	r3, r2
 8001820:	2b00      	cmp	r3, #0
 8001822:	d043      	beq.n	80018ac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	2b00      	cmp	r3, #0
 8001830:	d03c      	beq.n	80018ac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001836:	2210      	movs	r2, #16
 8001838:	409a      	lsls	r2, r3
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d018      	beq.n	800187e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d108      	bne.n	800186c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185e:	2b00      	cmp	r3, #0
 8001860:	d024      	beq.n	80018ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	4798      	blx	r3
 800186a:	e01f      	b.n	80018ac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001870:	2b00      	cmp	r3, #0
 8001872:	d01b      	beq.n	80018ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	4798      	blx	r3
 800187c:	e016      	b.n	80018ac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001888:	2b00      	cmp	r3, #0
 800188a:	d107      	bne.n	800189c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f022 0208 	bic.w	r2, r2, #8
 800189a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d003      	beq.n	80018ac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b0:	2220      	movs	r2, #32
 80018b2:	409a      	lsls	r2, r3
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	4013      	ands	r3, r2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	f000 808f 	beq.w	80019dc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0310 	and.w	r3, r3, #16
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	f000 8087 	beq.w	80019dc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018d2:	2220      	movs	r2, #32
 80018d4:	409a      	lsls	r2, r3
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	2b05      	cmp	r3, #5
 80018e4:	d136      	bne.n	8001954 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f022 0216 	bic.w	r2, r2, #22
 80018f4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	695a      	ldr	r2, [r3, #20]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001904:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190a:	2b00      	cmp	r3, #0
 800190c:	d103      	bne.n	8001916 <HAL_DMA_IRQHandler+0x1da>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001912:	2b00      	cmp	r3, #0
 8001914:	d007      	beq.n	8001926 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f022 0208 	bic.w	r2, r2, #8
 8001924:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800192a:	223f      	movs	r2, #63	@ 0x3f
 800192c:	409a      	lsls	r2, r3
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2201      	movs	r2, #1
 8001936:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001946:	2b00      	cmp	r3, #0
 8001948:	d07e      	beq.n	8001a48 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	4798      	blx	r3
        }
        return;
 8001952:	e079      	b.n	8001a48 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d01d      	beq.n	800199e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d10d      	bne.n	800198c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001974:	2b00      	cmp	r3, #0
 8001976:	d031      	beq.n	80019dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	4798      	blx	r3
 8001980:	e02c      	b.n	80019dc <HAL_DMA_IRQHandler+0x2a0>
 8001982:	bf00      	nop
 8001984:	20000000 	.word	0x20000000
 8001988:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001990:	2b00      	cmp	r3, #0
 8001992:	d023      	beq.n	80019dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	4798      	blx	r3
 800199c:	e01e      	b.n	80019dc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d10f      	bne.n	80019cc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f022 0210 	bic.w	r2, r2, #16
 80019ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2201      	movs	r2, #1
 80019c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2200      	movs	r2, #0
 80019c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d003      	beq.n	80019dc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d032      	beq.n	8001a4a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019e8:	f003 0301 	and.w	r3, r3, #1
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d022      	beq.n	8001a36 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2205      	movs	r2, #5
 80019f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f022 0201 	bic.w	r2, r2, #1
 8001a06:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	60bb      	str	r3, [r7, #8]
 8001a0e:	697a      	ldr	r2, [r7, #20]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d307      	bcc.n	8001a24 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d1f2      	bne.n	8001a08 <HAL_DMA_IRQHandler+0x2cc>
 8001a22:	e000      	b.n	8001a26 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001a24:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d005      	beq.n	8001a4a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	4798      	blx	r3
 8001a46:	e000      	b.n	8001a4a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001a48:	bf00      	nop
    }
  }
}
 8001a4a:	3718      	adds	r7, #24
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
 8001a5c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001a6c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	683a      	ldr	r2, [r7, #0]
 8001a74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	2b40      	cmp	r3, #64	@ 0x40
 8001a7c:	d108      	bne.n	8001a90 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001a8e:	e007      	b.n	8001aa0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	68ba      	ldr	r2, [r7, #8]
 8001a96:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	60da      	str	r2, [r3, #12]
}
 8001aa0:	bf00      	nop
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b085      	sub	sp, #20
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	3b10      	subs	r3, #16
 8001abc:	4a14      	ldr	r2, [pc, #80]	@ (8001b10 <DMA_CalcBaseAndBitshift+0x64>)
 8001abe:	fba2 2303 	umull	r2, r3, r2, r3
 8001ac2:	091b      	lsrs	r3, r3, #4
 8001ac4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001ac6:	4a13      	ldr	r2, [pc, #76]	@ (8001b14 <DMA_CalcBaseAndBitshift+0x68>)
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	4413      	add	r3, r2
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	461a      	mov	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	2b03      	cmp	r3, #3
 8001ad8:	d909      	bls.n	8001aee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001ae2:	f023 0303 	bic.w	r3, r3, #3
 8001ae6:	1d1a      	adds	r2, r3, #4
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	659a      	str	r2, [r3, #88]	@ 0x58
 8001aec:	e007      	b.n	8001afe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001af6:	f023 0303 	bic.w	r3, r3, #3
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3714      	adds	r7, #20
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	aaaaaaab 	.word	0xaaaaaaab
 8001b14:	0800db14 	.word	0x0800db14

08001b18 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b20:	2300      	movs	r3, #0
 8001b22:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b28:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d11f      	bne.n	8001b72 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	2b03      	cmp	r3, #3
 8001b36:	d856      	bhi.n	8001be6 <DMA_CheckFifoParam+0xce>
 8001b38:	a201      	add	r2, pc, #4	@ (adr r2, 8001b40 <DMA_CheckFifoParam+0x28>)
 8001b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b3e:	bf00      	nop
 8001b40:	08001b51 	.word	0x08001b51
 8001b44:	08001b63 	.word	0x08001b63
 8001b48:	08001b51 	.word	0x08001b51
 8001b4c:	08001be7 	.word	0x08001be7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d046      	beq.n	8001bea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b60:	e043      	b.n	8001bea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b66:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001b6a:	d140      	bne.n	8001bee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b70:	e03d      	b.n	8001bee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b7a:	d121      	bne.n	8001bc0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	2b03      	cmp	r3, #3
 8001b80:	d837      	bhi.n	8001bf2 <DMA_CheckFifoParam+0xda>
 8001b82:	a201      	add	r2, pc, #4	@ (adr r2, 8001b88 <DMA_CheckFifoParam+0x70>)
 8001b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b88:	08001b99 	.word	0x08001b99
 8001b8c:	08001b9f 	.word	0x08001b9f
 8001b90:	08001b99 	.word	0x08001b99
 8001b94:	08001bb1 	.word	0x08001bb1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	73fb      	strb	r3, [r7, #15]
      break;
 8001b9c:	e030      	b.n	8001c00 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ba2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d025      	beq.n	8001bf6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001bae:	e022      	b.n	8001bf6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bb4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001bb8:	d11f      	bne.n	8001bfa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001bbe:	e01c      	b.n	8001bfa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d903      	bls.n	8001bce <DMA_CheckFifoParam+0xb6>
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	2b03      	cmp	r3, #3
 8001bca:	d003      	beq.n	8001bd4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001bcc:	e018      	b.n	8001c00 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	73fb      	strb	r3, [r7, #15]
      break;
 8001bd2:	e015      	b.n	8001c00 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bd8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d00e      	beq.n	8001bfe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	73fb      	strb	r3, [r7, #15]
      break;
 8001be4:	e00b      	b.n	8001bfe <DMA_CheckFifoParam+0xe6>
      break;
 8001be6:	bf00      	nop
 8001be8:	e00a      	b.n	8001c00 <DMA_CheckFifoParam+0xe8>
      break;
 8001bea:	bf00      	nop
 8001bec:	e008      	b.n	8001c00 <DMA_CheckFifoParam+0xe8>
      break;
 8001bee:	bf00      	nop
 8001bf0:	e006      	b.n	8001c00 <DMA_CheckFifoParam+0xe8>
      break;
 8001bf2:	bf00      	nop
 8001bf4:	e004      	b.n	8001c00 <DMA_CheckFifoParam+0xe8>
      break;
 8001bf6:	bf00      	nop
 8001bf8:	e002      	b.n	8001c00 <DMA_CheckFifoParam+0xe8>
      break;   
 8001bfa:	bf00      	nop
 8001bfc:	e000      	b.n	8001c00 <DMA_CheckFifoParam+0xe8>
      break;
 8001bfe:	bf00      	nop
    }
  } 
  
  return status; 
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3714      	adds	r7, #20
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop

08001c10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b089      	sub	sp, #36	@ 0x24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c26:	2300      	movs	r3, #0
 8001c28:	61fb      	str	r3, [r7, #28]
 8001c2a:	e16b      	b.n	8001f04 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	697a      	ldr	r2, [r7, #20]
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	f040 815a 	bne.w	8001efe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f003 0303 	and.w	r3, r3, #3
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d005      	beq.n	8001c62 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d130      	bne.n	8001cc4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	2203      	movs	r2, #3
 8001c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c72:	43db      	mvns	r3, r3
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	4013      	ands	r3, r2
 8001c78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	68da      	ldr	r2, [r3, #12]
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	69ba      	ldr	r2, [r7, #24]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	69ba      	ldr	r2, [r7, #24]
 8001c90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c98:	2201      	movs	r2, #1
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	43db      	mvns	r3, r3
 8001ca2:	69ba      	ldr	r2, [r7, #24]
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	091b      	lsrs	r3, r3, #4
 8001cae:	f003 0201 	and.w	r2, r3, #1
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	69ba      	ldr	r2, [r7, #24]
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f003 0303 	and.w	r3, r3, #3
 8001ccc:	2b03      	cmp	r3, #3
 8001cce:	d017      	beq.n	8001d00 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	2203      	movs	r2, #3
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	69ba      	ldr	r2, [r7, #24]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	69ba      	ldr	r2, [r7, #24]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f003 0303 	and.w	r3, r3, #3
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d123      	bne.n	8001d54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d0c:	69fb      	ldr	r3, [r7, #28]
 8001d0e:	08da      	lsrs	r2, r3, #3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	3208      	adds	r2, #8
 8001d14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	f003 0307 	and.w	r3, r3, #7
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	220f      	movs	r2, #15
 8001d24:	fa02 f303 	lsl.w	r3, r2, r3
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	69ba      	ldr	r2, [r7, #24]
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	691a      	ldr	r2, [r3, #16]
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	f003 0307 	and.w	r3, r3, #7
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	08da      	lsrs	r2, r3, #3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	3208      	adds	r2, #8
 8001d4e:	69b9      	ldr	r1, [r7, #24]
 8001d50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	2203      	movs	r2, #3
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	43db      	mvns	r3, r3
 8001d66:	69ba      	ldr	r2, [r7, #24]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f003 0203 	and.w	r2, r3, #3
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	69ba      	ldr	r2, [r7, #24]
 8001d86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	f000 80b4 	beq.w	8001efe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	60fb      	str	r3, [r7, #12]
 8001d9a:	4b60      	ldr	r3, [pc, #384]	@ (8001f1c <HAL_GPIO_Init+0x30c>)
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9e:	4a5f      	ldr	r2, [pc, #380]	@ (8001f1c <HAL_GPIO_Init+0x30c>)
 8001da0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001da4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001da6:	4b5d      	ldr	r3, [pc, #372]	@ (8001f1c <HAL_GPIO_Init+0x30c>)
 8001da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001daa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001db2:	4a5b      	ldr	r2, [pc, #364]	@ (8001f20 <HAL_GPIO_Init+0x310>)
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	089b      	lsrs	r3, r3, #2
 8001db8:	3302      	adds	r3, #2
 8001dba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	f003 0303 	and.w	r3, r3, #3
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	220f      	movs	r2, #15
 8001dca:	fa02 f303 	lsl.w	r3, r2, r3
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4a52      	ldr	r2, [pc, #328]	@ (8001f24 <HAL_GPIO_Init+0x314>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d02b      	beq.n	8001e36 <HAL_GPIO_Init+0x226>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a51      	ldr	r2, [pc, #324]	@ (8001f28 <HAL_GPIO_Init+0x318>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d025      	beq.n	8001e32 <HAL_GPIO_Init+0x222>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a50      	ldr	r2, [pc, #320]	@ (8001f2c <HAL_GPIO_Init+0x31c>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d01f      	beq.n	8001e2e <HAL_GPIO_Init+0x21e>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a4f      	ldr	r2, [pc, #316]	@ (8001f30 <HAL_GPIO_Init+0x320>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d019      	beq.n	8001e2a <HAL_GPIO_Init+0x21a>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a4e      	ldr	r2, [pc, #312]	@ (8001f34 <HAL_GPIO_Init+0x324>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d013      	beq.n	8001e26 <HAL_GPIO_Init+0x216>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a4d      	ldr	r2, [pc, #308]	@ (8001f38 <HAL_GPIO_Init+0x328>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d00d      	beq.n	8001e22 <HAL_GPIO_Init+0x212>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a4c      	ldr	r2, [pc, #304]	@ (8001f3c <HAL_GPIO_Init+0x32c>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d007      	beq.n	8001e1e <HAL_GPIO_Init+0x20e>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a4b      	ldr	r2, [pc, #300]	@ (8001f40 <HAL_GPIO_Init+0x330>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d101      	bne.n	8001e1a <HAL_GPIO_Init+0x20a>
 8001e16:	2307      	movs	r3, #7
 8001e18:	e00e      	b.n	8001e38 <HAL_GPIO_Init+0x228>
 8001e1a:	2308      	movs	r3, #8
 8001e1c:	e00c      	b.n	8001e38 <HAL_GPIO_Init+0x228>
 8001e1e:	2306      	movs	r3, #6
 8001e20:	e00a      	b.n	8001e38 <HAL_GPIO_Init+0x228>
 8001e22:	2305      	movs	r3, #5
 8001e24:	e008      	b.n	8001e38 <HAL_GPIO_Init+0x228>
 8001e26:	2304      	movs	r3, #4
 8001e28:	e006      	b.n	8001e38 <HAL_GPIO_Init+0x228>
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e004      	b.n	8001e38 <HAL_GPIO_Init+0x228>
 8001e2e:	2302      	movs	r3, #2
 8001e30:	e002      	b.n	8001e38 <HAL_GPIO_Init+0x228>
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <HAL_GPIO_Init+0x228>
 8001e36:	2300      	movs	r3, #0
 8001e38:	69fa      	ldr	r2, [r7, #28]
 8001e3a:	f002 0203 	and.w	r2, r2, #3
 8001e3e:	0092      	lsls	r2, r2, #2
 8001e40:	4093      	lsls	r3, r2
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e48:	4935      	ldr	r1, [pc, #212]	@ (8001f20 <HAL_GPIO_Init+0x310>)
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	089b      	lsrs	r3, r3, #2
 8001e4e:	3302      	adds	r3, #2
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e56:	4b3b      	ldr	r3, [pc, #236]	@ (8001f44 <HAL_GPIO_Init+0x334>)
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	43db      	mvns	r3, r3
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	4013      	ands	r3, r2
 8001e64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d003      	beq.n	8001e7a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e7a:	4a32      	ldr	r2, [pc, #200]	@ (8001f44 <HAL_GPIO_Init+0x334>)
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e80:	4b30      	ldr	r3, [pc, #192]	@ (8001f44 <HAL_GPIO_Init+0x334>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ea4:	4a27      	ldr	r2, [pc, #156]	@ (8001f44 <HAL_GPIO_Init+0x334>)
 8001ea6:	69bb      	ldr	r3, [r7, #24]
 8001ea8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001eaa:	4b26      	ldr	r3, [pc, #152]	@ (8001f44 <HAL_GPIO_Init+0x334>)
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	43db      	mvns	r3, r3
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ece:	4a1d      	ldr	r2, [pc, #116]	@ (8001f44 <HAL_GPIO_Init+0x334>)
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ed4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f44 <HAL_GPIO_Init+0x334>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	43db      	mvns	r3, r3
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ef8:	4a12      	ldr	r2, [pc, #72]	@ (8001f44 <HAL_GPIO_Init+0x334>)
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	3301      	adds	r3, #1
 8001f02:	61fb      	str	r3, [r7, #28]
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	2b0f      	cmp	r3, #15
 8001f08:	f67f ae90 	bls.w	8001c2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	bf00      	nop
 8001f10:	3724      	adds	r7, #36	@ 0x24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	40023800 	.word	0x40023800
 8001f20:	40013800 	.word	0x40013800
 8001f24:	40020000 	.word	0x40020000
 8001f28:	40020400 	.word	0x40020400
 8001f2c:	40020800 	.word	0x40020800
 8001f30:	40020c00 	.word	0x40020c00
 8001f34:	40021000 	.word	0x40021000
 8001f38:	40021400 	.word	0x40021400
 8001f3c:	40021800 	.word	0x40021800
 8001f40:	40021c00 	.word	0x40021c00
 8001f44:	40013c00 	.word	0x40013c00

08001f48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	460b      	mov	r3, r1
 8001f52:	807b      	strh	r3, [r7, #2]
 8001f54:	4613      	mov	r3, r2
 8001f56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f58:	787b      	ldrb	r3, [r7, #1]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f5e:	887a      	ldrh	r2, [r7, #2]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f64:	e003      	b.n	8001f6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f66:	887b      	ldrh	r3, [r7, #2]
 8001f68:	041a      	lsls	r2, r3, #16
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	619a      	str	r2, [r3, #24]
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b086      	sub	sp, #24
 8001f7e:	af02      	add	r7, sp, #8
 8001f80:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d101      	bne.n	8001f8c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e059      	b.n	8002040 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d106      	bne.n	8001fac <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f00b f8ea 	bl	800d180 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2203      	movs	r2, #3
 8001fb0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fba:	d102      	bne.n	8001fc2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f005 fa9d 	bl	8007506 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6818      	ldr	r0, [r3, #0]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	7c1a      	ldrb	r2, [r3, #16]
 8001fd4:	f88d 2000 	strb.w	r2, [sp]
 8001fd8:	3304      	adds	r3, #4
 8001fda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fdc:	f005 fa1e 	bl	800741c <USB_CoreInit>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d005      	beq.n	8001ff2 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2202      	movs	r2, #2
 8001fea:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e026      	b.n	8002040 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2101      	movs	r1, #1
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f005 fa95 	bl	8007528 <USB_SetCurrentMode>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d005      	beq.n	8002010 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2202      	movs	r2, #2
 8002008:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e017      	b.n	8002040 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6818      	ldr	r0, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	7c1a      	ldrb	r2, [r3, #16]
 8002018:	f88d 2000 	strb.w	r2, [sp]
 800201c:	3304      	adds	r3, #4
 800201e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002020:	f005 fc3e 	bl	80078a0 <USB_HostInit>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d005      	beq.n	8002036 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2202      	movs	r2, #2
 800202e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e004      	b.n	8002040 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2201      	movs	r2, #1
 800203a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3710      	adds	r7, #16
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002048:	b590      	push	{r4, r7, lr}
 800204a:	b08b      	sub	sp, #44	@ 0x2c
 800204c:	af04      	add	r7, sp, #16
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	4608      	mov	r0, r1
 8002052:	4611      	mov	r1, r2
 8002054:	461a      	mov	r2, r3
 8002056:	4603      	mov	r3, r0
 8002058:	70fb      	strb	r3, [r7, #3]
 800205a:	460b      	mov	r3, r1
 800205c:	70bb      	strb	r3, [r7, #2]
 800205e:	4613      	mov	r3, r2
 8002060:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002062:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002064:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800206c:	2b01      	cmp	r3, #1
 800206e:	d101      	bne.n	8002074 <HAL_HCD_HC_Init+0x2c>
 8002070:	2302      	movs	r3, #2
 8002072:	e09d      	b.n	80021b0 <HAL_HCD_HC_Init+0x168>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800207c:	78fa      	ldrb	r2, [r7, #3]
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	4613      	mov	r3, r2
 8002082:	011b      	lsls	r3, r3, #4
 8002084:	1a9b      	subs	r3, r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	440b      	add	r3, r1
 800208a:	3319      	adds	r3, #25
 800208c:	2200      	movs	r2, #0
 800208e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002090:	78fa      	ldrb	r2, [r7, #3]
 8002092:	6879      	ldr	r1, [r7, #4]
 8002094:	4613      	mov	r3, r2
 8002096:	011b      	lsls	r3, r3, #4
 8002098:	1a9b      	subs	r3, r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	440b      	add	r3, r1
 800209e:	3314      	adds	r3, #20
 80020a0:	787a      	ldrb	r2, [r7, #1]
 80020a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80020a4:	78fa      	ldrb	r2, [r7, #3]
 80020a6:	6879      	ldr	r1, [r7, #4]
 80020a8:	4613      	mov	r3, r2
 80020aa:	011b      	lsls	r3, r3, #4
 80020ac:	1a9b      	subs	r3, r3, r2
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	440b      	add	r3, r1
 80020b2:	3315      	adds	r3, #21
 80020b4:	78fa      	ldrb	r2, [r7, #3]
 80020b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80020b8:	78fa      	ldrb	r2, [r7, #3]
 80020ba:	6879      	ldr	r1, [r7, #4]
 80020bc:	4613      	mov	r3, r2
 80020be:	011b      	lsls	r3, r3, #4
 80020c0:	1a9b      	subs	r3, r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	440b      	add	r3, r1
 80020c6:	3326      	adds	r3, #38	@ 0x26
 80020c8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80020cc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80020ce:	78fa      	ldrb	r2, [r7, #3]
 80020d0:	78bb      	ldrb	r3, [r7, #2]
 80020d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80020d6:	b2d8      	uxtb	r0, r3
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	4613      	mov	r3, r2
 80020dc:	011b      	lsls	r3, r3, #4
 80020de:	1a9b      	subs	r3, r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	440b      	add	r3, r1
 80020e4:	3316      	adds	r3, #22
 80020e6:	4602      	mov	r2, r0
 80020e8:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80020ea:	78fb      	ldrb	r3, [r7, #3]
 80020ec:	4619      	mov	r1, r3
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f000 fbc8 	bl	8002884 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80020f4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	da0a      	bge.n	8002112 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80020fc:	78fa      	ldrb	r2, [r7, #3]
 80020fe:	6879      	ldr	r1, [r7, #4]
 8002100:	4613      	mov	r3, r2
 8002102:	011b      	lsls	r3, r3, #4
 8002104:	1a9b      	subs	r3, r3, r2
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	440b      	add	r3, r1
 800210a:	3317      	adds	r3, #23
 800210c:	2201      	movs	r2, #1
 800210e:	701a      	strb	r2, [r3, #0]
 8002110:	e009      	b.n	8002126 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002112:	78fa      	ldrb	r2, [r7, #3]
 8002114:	6879      	ldr	r1, [r7, #4]
 8002116:	4613      	mov	r3, r2
 8002118:	011b      	lsls	r3, r3, #4
 800211a:	1a9b      	subs	r3, r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	440b      	add	r3, r1
 8002120:	3317      	adds	r3, #23
 8002122:	2200      	movs	r2, #0
 8002124:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4618      	mov	r0, r3
 800212c:	f005 fd1c 	bl	8007b68 <USB_GetHostSpeed>
 8002130:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002132:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002136:	2b01      	cmp	r3, #1
 8002138:	d10b      	bne.n	8002152 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800213a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800213e:	2b01      	cmp	r3, #1
 8002140:	d107      	bne.n	8002152 <HAL_HCD_HC_Init+0x10a>
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d104      	bne.n	8002152 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	2bbc      	cmp	r3, #188	@ 0xbc
 800214c:	d901      	bls.n	8002152 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800214e:	23bc      	movs	r3, #188	@ 0xbc
 8002150:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002152:	78fa      	ldrb	r2, [r7, #3]
 8002154:	6879      	ldr	r1, [r7, #4]
 8002156:	4613      	mov	r3, r2
 8002158:	011b      	lsls	r3, r3, #4
 800215a:	1a9b      	subs	r3, r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	440b      	add	r3, r1
 8002160:	3318      	adds	r3, #24
 8002162:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002166:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002168:	78fa      	ldrb	r2, [r7, #3]
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	b298      	uxth	r0, r3
 800216e:	6879      	ldr	r1, [r7, #4]
 8002170:	4613      	mov	r3, r2
 8002172:	011b      	lsls	r3, r3, #4
 8002174:	1a9b      	subs	r3, r3, r2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	440b      	add	r3, r1
 800217a:	3328      	adds	r3, #40	@ 0x28
 800217c:	4602      	mov	r2, r0
 800217e:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6818      	ldr	r0, [r3, #0]
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	b29b      	uxth	r3, r3
 8002188:	787c      	ldrb	r4, [r7, #1]
 800218a:	78ba      	ldrb	r2, [r7, #2]
 800218c:	78f9      	ldrb	r1, [r7, #3]
 800218e:	9302      	str	r3, [sp, #8]
 8002190:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002194:	9301      	str	r3, [sp, #4]
 8002196:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800219a:	9300      	str	r3, [sp, #0]
 800219c:	4623      	mov	r3, r4
 800219e:	f005 fd0b 	bl	8007bb8 <USB_HC_Init>
 80021a2:	4603      	mov	r3, r0
 80021a4:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80021ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	371c      	adds	r7, #28
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd90      	pop	{r4, r7, pc}

080021b8 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	460b      	mov	r3, r1
 80021c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80021c4:	2300      	movs	r3, #0
 80021c6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d101      	bne.n	80021d6 <HAL_HCD_HC_Halt+0x1e>
 80021d2:	2302      	movs	r3, #2
 80021d4:	e00f      	b.n	80021f6 <HAL_HCD_HC_Halt+0x3e>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2201      	movs	r2, #1
 80021da:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	78fa      	ldrb	r2, [r7, #3]
 80021e4:	4611      	mov	r1, r2
 80021e6:	4618      	mov	r0, r3
 80021e8:	f006 f89d 	bl	8008326 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80021f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
	...

08002200 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	4608      	mov	r0, r1
 800220a:	4611      	mov	r1, r2
 800220c:	461a      	mov	r2, r3
 800220e:	4603      	mov	r3, r0
 8002210:	70fb      	strb	r3, [r7, #3]
 8002212:	460b      	mov	r3, r1
 8002214:	70bb      	strb	r3, [r7, #2]
 8002216:	4613      	mov	r3, r2
 8002218:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800221a:	78fa      	ldrb	r2, [r7, #3]
 800221c:	6879      	ldr	r1, [r7, #4]
 800221e:	4613      	mov	r3, r2
 8002220:	011b      	lsls	r3, r3, #4
 8002222:	1a9b      	subs	r3, r3, r2
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	440b      	add	r3, r1
 8002228:	3317      	adds	r3, #23
 800222a:	78ba      	ldrb	r2, [r7, #2]
 800222c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800222e:	78fa      	ldrb	r2, [r7, #3]
 8002230:	6879      	ldr	r1, [r7, #4]
 8002232:	4613      	mov	r3, r2
 8002234:	011b      	lsls	r3, r3, #4
 8002236:	1a9b      	subs	r3, r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	440b      	add	r3, r1
 800223c:	3326      	adds	r3, #38	@ 0x26
 800223e:	787a      	ldrb	r2, [r7, #1]
 8002240:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002242:	7c3b      	ldrb	r3, [r7, #16]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d114      	bne.n	8002272 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002248:	78fa      	ldrb	r2, [r7, #3]
 800224a:	6879      	ldr	r1, [r7, #4]
 800224c:	4613      	mov	r3, r2
 800224e:	011b      	lsls	r3, r3, #4
 8002250:	1a9b      	subs	r3, r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	440b      	add	r3, r1
 8002256:	332a      	adds	r3, #42	@ 0x2a
 8002258:	2203      	movs	r2, #3
 800225a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800225c:	78fa      	ldrb	r2, [r7, #3]
 800225e:	6879      	ldr	r1, [r7, #4]
 8002260:	4613      	mov	r3, r2
 8002262:	011b      	lsls	r3, r3, #4
 8002264:	1a9b      	subs	r3, r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	440b      	add	r3, r1
 800226a:	3319      	adds	r3, #25
 800226c:	7f3a      	ldrb	r2, [r7, #28]
 800226e:	701a      	strb	r2, [r3, #0]
 8002270:	e009      	b.n	8002286 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002272:	78fa      	ldrb	r2, [r7, #3]
 8002274:	6879      	ldr	r1, [r7, #4]
 8002276:	4613      	mov	r3, r2
 8002278:	011b      	lsls	r3, r3, #4
 800227a:	1a9b      	subs	r3, r3, r2
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	440b      	add	r3, r1
 8002280:	332a      	adds	r3, #42	@ 0x2a
 8002282:	2202      	movs	r2, #2
 8002284:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002286:	787b      	ldrb	r3, [r7, #1]
 8002288:	2b03      	cmp	r3, #3
 800228a:	f200 8102 	bhi.w	8002492 <HAL_HCD_HC_SubmitRequest+0x292>
 800228e:	a201      	add	r2, pc, #4	@ (adr r2, 8002294 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002294:	080022a5 	.word	0x080022a5
 8002298:	0800247d 	.word	0x0800247d
 800229c:	08002369 	.word	0x08002369
 80022a0:	080023f3 	.word	0x080023f3
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80022a4:	7c3b      	ldrb	r3, [r7, #16]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	f040 80f5 	bne.w	8002496 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80022ac:	78bb      	ldrb	r3, [r7, #2]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d12d      	bne.n	800230e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80022b2:	8b3b      	ldrh	r3, [r7, #24]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d109      	bne.n	80022cc <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80022b8:	78fa      	ldrb	r2, [r7, #3]
 80022ba:	6879      	ldr	r1, [r7, #4]
 80022bc:	4613      	mov	r3, r2
 80022be:	011b      	lsls	r3, r3, #4
 80022c0:	1a9b      	subs	r3, r3, r2
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	440b      	add	r3, r1
 80022c6:	333d      	adds	r3, #61	@ 0x3d
 80022c8:	2201      	movs	r2, #1
 80022ca:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80022cc:	78fa      	ldrb	r2, [r7, #3]
 80022ce:	6879      	ldr	r1, [r7, #4]
 80022d0:	4613      	mov	r3, r2
 80022d2:	011b      	lsls	r3, r3, #4
 80022d4:	1a9b      	subs	r3, r3, r2
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	440b      	add	r3, r1
 80022da:	333d      	adds	r3, #61	@ 0x3d
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d10a      	bne.n	80022f8 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80022e2:	78fa      	ldrb	r2, [r7, #3]
 80022e4:	6879      	ldr	r1, [r7, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	011b      	lsls	r3, r3, #4
 80022ea:	1a9b      	subs	r3, r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	440b      	add	r3, r1
 80022f0:	332a      	adds	r3, #42	@ 0x2a
 80022f2:	2200      	movs	r2, #0
 80022f4:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80022f6:	e0ce      	b.n	8002496 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80022f8:	78fa      	ldrb	r2, [r7, #3]
 80022fa:	6879      	ldr	r1, [r7, #4]
 80022fc:	4613      	mov	r3, r2
 80022fe:	011b      	lsls	r3, r3, #4
 8002300:	1a9b      	subs	r3, r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	440b      	add	r3, r1
 8002306:	332a      	adds	r3, #42	@ 0x2a
 8002308:	2202      	movs	r2, #2
 800230a:	701a      	strb	r2, [r3, #0]
      break;
 800230c:	e0c3      	b.n	8002496 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 800230e:	78fa      	ldrb	r2, [r7, #3]
 8002310:	6879      	ldr	r1, [r7, #4]
 8002312:	4613      	mov	r3, r2
 8002314:	011b      	lsls	r3, r3, #4
 8002316:	1a9b      	subs	r3, r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	440b      	add	r3, r1
 800231c:	331a      	adds	r3, #26
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	2b01      	cmp	r3, #1
 8002322:	f040 80b8 	bne.w	8002496 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002326:	78fa      	ldrb	r2, [r7, #3]
 8002328:	6879      	ldr	r1, [r7, #4]
 800232a:	4613      	mov	r3, r2
 800232c:	011b      	lsls	r3, r3, #4
 800232e:	1a9b      	subs	r3, r3, r2
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	440b      	add	r3, r1
 8002334:	333c      	adds	r3, #60	@ 0x3c
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d10a      	bne.n	8002352 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800233c:	78fa      	ldrb	r2, [r7, #3]
 800233e:	6879      	ldr	r1, [r7, #4]
 8002340:	4613      	mov	r3, r2
 8002342:	011b      	lsls	r3, r3, #4
 8002344:	1a9b      	subs	r3, r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	440b      	add	r3, r1
 800234a:	332a      	adds	r3, #42	@ 0x2a
 800234c:	2200      	movs	r2, #0
 800234e:	701a      	strb	r2, [r3, #0]
      break;
 8002350:	e0a1      	b.n	8002496 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002352:	78fa      	ldrb	r2, [r7, #3]
 8002354:	6879      	ldr	r1, [r7, #4]
 8002356:	4613      	mov	r3, r2
 8002358:	011b      	lsls	r3, r3, #4
 800235a:	1a9b      	subs	r3, r3, r2
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	440b      	add	r3, r1
 8002360:	332a      	adds	r3, #42	@ 0x2a
 8002362:	2202      	movs	r2, #2
 8002364:	701a      	strb	r2, [r3, #0]
      break;
 8002366:	e096      	b.n	8002496 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002368:	78bb      	ldrb	r3, [r7, #2]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d120      	bne.n	80023b0 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800236e:	78fa      	ldrb	r2, [r7, #3]
 8002370:	6879      	ldr	r1, [r7, #4]
 8002372:	4613      	mov	r3, r2
 8002374:	011b      	lsls	r3, r3, #4
 8002376:	1a9b      	subs	r3, r3, r2
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	440b      	add	r3, r1
 800237c:	333d      	adds	r3, #61	@ 0x3d
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d10a      	bne.n	800239a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002384:	78fa      	ldrb	r2, [r7, #3]
 8002386:	6879      	ldr	r1, [r7, #4]
 8002388:	4613      	mov	r3, r2
 800238a:	011b      	lsls	r3, r3, #4
 800238c:	1a9b      	subs	r3, r3, r2
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	440b      	add	r3, r1
 8002392:	332a      	adds	r3, #42	@ 0x2a
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002398:	e07e      	b.n	8002498 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800239a:	78fa      	ldrb	r2, [r7, #3]
 800239c:	6879      	ldr	r1, [r7, #4]
 800239e:	4613      	mov	r3, r2
 80023a0:	011b      	lsls	r3, r3, #4
 80023a2:	1a9b      	subs	r3, r3, r2
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	440b      	add	r3, r1
 80023a8:	332a      	adds	r3, #42	@ 0x2a
 80023aa:	2202      	movs	r2, #2
 80023ac:	701a      	strb	r2, [r3, #0]
      break;
 80023ae:	e073      	b.n	8002498 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80023b0:	78fa      	ldrb	r2, [r7, #3]
 80023b2:	6879      	ldr	r1, [r7, #4]
 80023b4:	4613      	mov	r3, r2
 80023b6:	011b      	lsls	r3, r3, #4
 80023b8:	1a9b      	subs	r3, r3, r2
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	440b      	add	r3, r1
 80023be:	333c      	adds	r3, #60	@ 0x3c
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d10a      	bne.n	80023dc <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80023c6:	78fa      	ldrb	r2, [r7, #3]
 80023c8:	6879      	ldr	r1, [r7, #4]
 80023ca:	4613      	mov	r3, r2
 80023cc:	011b      	lsls	r3, r3, #4
 80023ce:	1a9b      	subs	r3, r3, r2
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	440b      	add	r3, r1
 80023d4:	332a      	adds	r3, #42	@ 0x2a
 80023d6:	2200      	movs	r2, #0
 80023d8:	701a      	strb	r2, [r3, #0]
      break;
 80023da:	e05d      	b.n	8002498 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80023dc:	78fa      	ldrb	r2, [r7, #3]
 80023de:	6879      	ldr	r1, [r7, #4]
 80023e0:	4613      	mov	r3, r2
 80023e2:	011b      	lsls	r3, r3, #4
 80023e4:	1a9b      	subs	r3, r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	440b      	add	r3, r1
 80023ea:	332a      	adds	r3, #42	@ 0x2a
 80023ec:	2202      	movs	r2, #2
 80023ee:	701a      	strb	r2, [r3, #0]
      break;
 80023f0:	e052      	b.n	8002498 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80023f2:	78bb      	ldrb	r3, [r7, #2]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d120      	bne.n	800243a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80023f8:	78fa      	ldrb	r2, [r7, #3]
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	4613      	mov	r3, r2
 80023fe:	011b      	lsls	r3, r3, #4
 8002400:	1a9b      	subs	r3, r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	440b      	add	r3, r1
 8002406:	333d      	adds	r3, #61	@ 0x3d
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d10a      	bne.n	8002424 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800240e:	78fa      	ldrb	r2, [r7, #3]
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	011b      	lsls	r3, r3, #4
 8002416:	1a9b      	subs	r3, r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	440b      	add	r3, r1
 800241c:	332a      	adds	r3, #42	@ 0x2a
 800241e:	2200      	movs	r2, #0
 8002420:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002422:	e039      	b.n	8002498 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002424:	78fa      	ldrb	r2, [r7, #3]
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	1a9b      	subs	r3, r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	332a      	adds	r3, #42	@ 0x2a
 8002434:	2202      	movs	r2, #2
 8002436:	701a      	strb	r2, [r3, #0]
      break;
 8002438:	e02e      	b.n	8002498 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800243a:	78fa      	ldrb	r2, [r7, #3]
 800243c:	6879      	ldr	r1, [r7, #4]
 800243e:	4613      	mov	r3, r2
 8002440:	011b      	lsls	r3, r3, #4
 8002442:	1a9b      	subs	r3, r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	440b      	add	r3, r1
 8002448:	333c      	adds	r3, #60	@ 0x3c
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d10a      	bne.n	8002466 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002450:	78fa      	ldrb	r2, [r7, #3]
 8002452:	6879      	ldr	r1, [r7, #4]
 8002454:	4613      	mov	r3, r2
 8002456:	011b      	lsls	r3, r3, #4
 8002458:	1a9b      	subs	r3, r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	440b      	add	r3, r1
 800245e:	332a      	adds	r3, #42	@ 0x2a
 8002460:	2200      	movs	r2, #0
 8002462:	701a      	strb	r2, [r3, #0]
      break;
 8002464:	e018      	b.n	8002498 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002466:	78fa      	ldrb	r2, [r7, #3]
 8002468:	6879      	ldr	r1, [r7, #4]
 800246a:	4613      	mov	r3, r2
 800246c:	011b      	lsls	r3, r3, #4
 800246e:	1a9b      	subs	r3, r3, r2
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	440b      	add	r3, r1
 8002474:	332a      	adds	r3, #42	@ 0x2a
 8002476:	2202      	movs	r2, #2
 8002478:	701a      	strb	r2, [r3, #0]
      break;
 800247a:	e00d      	b.n	8002498 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800247c:	78fa      	ldrb	r2, [r7, #3]
 800247e:	6879      	ldr	r1, [r7, #4]
 8002480:	4613      	mov	r3, r2
 8002482:	011b      	lsls	r3, r3, #4
 8002484:	1a9b      	subs	r3, r3, r2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	440b      	add	r3, r1
 800248a:	332a      	adds	r3, #42	@ 0x2a
 800248c:	2200      	movs	r2, #0
 800248e:	701a      	strb	r2, [r3, #0]
      break;
 8002490:	e002      	b.n	8002498 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002492:	bf00      	nop
 8002494:	e000      	b.n	8002498 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8002496:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002498:	78fa      	ldrb	r2, [r7, #3]
 800249a:	6879      	ldr	r1, [r7, #4]
 800249c:	4613      	mov	r3, r2
 800249e:	011b      	lsls	r3, r3, #4
 80024a0:	1a9b      	subs	r3, r3, r2
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	440b      	add	r3, r1
 80024a6:	332c      	adds	r3, #44	@ 0x2c
 80024a8:	697a      	ldr	r2, [r7, #20]
 80024aa:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80024ac:	78fa      	ldrb	r2, [r7, #3]
 80024ae:	8b39      	ldrh	r1, [r7, #24]
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	4613      	mov	r3, r2
 80024b4:	011b      	lsls	r3, r3, #4
 80024b6:	1a9b      	subs	r3, r3, r2
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	4403      	add	r3, r0
 80024bc:	3334      	adds	r3, #52	@ 0x34
 80024be:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80024c0:	78fa      	ldrb	r2, [r7, #3]
 80024c2:	6879      	ldr	r1, [r7, #4]
 80024c4:	4613      	mov	r3, r2
 80024c6:	011b      	lsls	r3, r3, #4
 80024c8:	1a9b      	subs	r3, r3, r2
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	440b      	add	r3, r1
 80024ce:	334c      	adds	r3, #76	@ 0x4c
 80024d0:	2200      	movs	r2, #0
 80024d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80024d4:	78fa      	ldrb	r2, [r7, #3]
 80024d6:	6879      	ldr	r1, [r7, #4]
 80024d8:	4613      	mov	r3, r2
 80024da:	011b      	lsls	r3, r3, #4
 80024dc:	1a9b      	subs	r3, r3, r2
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	440b      	add	r3, r1
 80024e2:	3338      	adds	r3, #56	@ 0x38
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80024e8:	78fa      	ldrb	r2, [r7, #3]
 80024ea:	6879      	ldr	r1, [r7, #4]
 80024ec:	4613      	mov	r3, r2
 80024ee:	011b      	lsls	r3, r3, #4
 80024f0:	1a9b      	subs	r3, r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	440b      	add	r3, r1
 80024f6:	3315      	adds	r3, #21
 80024f8:	78fa      	ldrb	r2, [r7, #3]
 80024fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80024fc:	78fa      	ldrb	r2, [r7, #3]
 80024fe:	6879      	ldr	r1, [r7, #4]
 8002500:	4613      	mov	r3, r2
 8002502:	011b      	lsls	r3, r3, #4
 8002504:	1a9b      	subs	r3, r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	440b      	add	r3, r1
 800250a:	334d      	adds	r3, #77	@ 0x4d
 800250c:	2200      	movs	r2, #0
 800250e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6818      	ldr	r0, [r3, #0]
 8002514:	78fa      	ldrb	r2, [r7, #3]
 8002516:	4613      	mov	r3, r2
 8002518:	011b      	lsls	r3, r3, #4
 800251a:	1a9b      	subs	r3, r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	3310      	adds	r3, #16
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	4413      	add	r3, r2
 8002524:	1d19      	adds	r1, r3, #4
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	799b      	ldrb	r3, [r3, #6]
 800252a:	461a      	mov	r2, r3
 800252c:	f005 fc70 	bl	8007e10 <USB_HC_StartXfer>
 8002530:	4603      	mov	r3, r0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop

0800253c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f005 f95e 	bl	8007814 <USB_GetMode>
 8002558:	4603      	mov	r3, r0
 800255a:	2b01      	cmp	r3, #1
 800255c:	f040 80fb 	bne.w	8002756 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f005 f921 	bl	80077ac <USB_ReadInterrupts>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	f000 80f1 	beq.w	8002754 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f005 f918 	bl	80077ac <USB_ReadInterrupts>
 800257c:	4603      	mov	r3, r0
 800257e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002582:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002586:	d104      	bne.n	8002592 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002590:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4618      	mov	r0, r3
 8002598:	f005 f908 	bl	80077ac <USB_ReadInterrupts>
 800259c:	4603      	mov	r3, r0
 800259e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025a6:	d104      	bne.n	80025b2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80025b0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f005 f8f8 	bl	80077ac <USB_ReadInterrupts>
 80025bc:	4603      	mov	r3, r0
 80025be:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80025c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80025c6:	d104      	bne.n	80025d2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80025d0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4618      	mov	r0, r3
 80025d8:	f005 f8e8 	bl	80077ac <USB_ReadInterrupts>
 80025dc:	4603      	mov	r3, r0
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d103      	bne.n	80025ee <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2202      	movs	r2, #2
 80025ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f005 f8da 	bl	80077ac <USB_ReadInterrupts>
 80025f8:	4603      	mov	r3, r0
 80025fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80025fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002602:	d120      	bne.n	8002646 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800260c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b00      	cmp	r3, #0
 800261c:	d113      	bne.n	8002646 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800261e:	2110      	movs	r1, #16
 8002620:	6938      	ldr	r0, [r7, #16]
 8002622:	f004 ffcd 	bl	80075c0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002626:	6938      	ldr	r0, [r7, #16]
 8002628:	f004 fffc 	bl	8007624 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	7a5b      	ldrb	r3, [r3, #9]
 8002630:	2b02      	cmp	r3, #2
 8002632:	d105      	bne.n	8002640 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2101      	movs	r1, #1
 800263a:	4618      	mov	r0, r3
 800263c:	f005 f9f4 	bl	8007a28 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f00a fe1b 	bl	800d27c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4618      	mov	r0, r3
 800264c:	f005 f8ae 	bl	80077ac <USB_ReadInterrupts>
 8002650:	4603      	mov	r3, r0
 8002652:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002656:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800265a:	d102      	bne.n	8002662 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f001 fd4d 	bl	80040fc <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4618      	mov	r0, r3
 8002668:	f005 f8a0 	bl	80077ac <USB_ReadInterrupts>
 800266c:	4603      	mov	r3, r0
 800266e:	f003 0308 	and.w	r3, r3, #8
 8002672:	2b08      	cmp	r3, #8
 8002674:	d106      	bne.n	8002684 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f00a fde4 	bl	800d244 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2208      	movs	r2, #8
 8002682:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4618      	mov	r0, r3
 800268a:	f005 f88f 	bl	80077ac <USB_ReadInterrupts>
 800268e:	4603      	mov	r3, r0
 8002690:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002694:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002698:	d139      	bne.n	800270e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f005 fe30 	bl	8008304 <USB_HC_ReadInterrupt>
 80026a4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80026a6:	2300      	movs	r3, #0
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	e025      	b.n	80026f8 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	f003 030f 	and.w	r3, r3, #15
 80026b2:	68ba      	ldr	r2, [r7, #8]
 80026b4:	fa22 f303 	lsr.w	r3, r2, r3
 80026b8:	f003 0301 	and.w	r3, r3, #1
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d018      	beq.n	80026f2 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	015a      	lsls	r2, r3, #5
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4413      	add	r3, r2
 80026c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026d6:	d106      	bne.n	80026e6 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	4619      	mov	r1, r3
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f000 f905 	bl	80028ee <HCD_HC_IN_IRQHandler>
 80026e4:	e005      	b.n	80026f2 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	4619      	mov	r1, r3
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f000 ff67 	bl	80035c0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	3301      	adds	r3, #1
 80026f6:	617b      	str	r3, [r7, #20]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	795b      	ldrb	r3, [r3, #5]
 80026fc:	461a      	mov	r2, r3
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	4293      	cmp	r3, r2
 8002702:	d3d3      	bcc.n	80026ac <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800270c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4618      	mov	r0, r3
 8002714:	f005 f84a 	bl	80077ac <USB_ReadInterrupts>
 8002718:	4603      	mov	r3, r0
 800271a:	f003 0310 	and.w	r3, r3, #16
 800271e:	2b10      	cmp	r3, #16
 8002720:	d101      	bne.n	8002726 <HAL_HCD_IRQHandler+0x1ea>
 8002722:	2301      	movs	r3, #1
 8002724:	e000      	b.n	8002728 <HAL_HCD_IRQHandler+0x1ec>
 8002726:	2300      	movs	r3, #0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d014      	beq.n	8002756 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	699a      	ldr	r2, [r3, #24]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 0210 	bic.w	r2, r2, #16
 800273a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f001 fbfe 	bl	8003f3e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	699a      	ldr	r2, [r3, #24]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f042 0210 	orr.w	r2, r2, #16
 8002750:	619a      	str	r2, [r3, #24]
 8002752:	e000      	b.n	8002756 <HAL_HCD_IRQHandler+0x21a>
      return;
 8002754:	bf00      	nop
    }
  }
}
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800276a:	2b01      	cmp	r3, #1
 800276c:	d101      	bne.n	8002772 <HAL_HCD_Start+0x16>
 800276e:	2302      	movs	r3, #2
 8002770:	e013      	b.n	800279a <HAL_HCD_Start+0x3e>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2201      	movs	r2, #1
 8002776:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2101      	movs	r1, #1
 8002780:	4618      	mov	r0, r3
 8002782:	f005 f9b8 	bl	8007af6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4618      	mov	r0, r3
 800278c:	f004 feaa 	bl	80074e4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b082      	sub	sp, #8
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d101      	bne.n	80027b8 <HAL_HCD_Stop+0x16>
 80027b4:	2302      	movs	r3, #2
 80027b6:	e00d      	b.n	80027d4 <HAL_HCD_Stop+0x32>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f005 ff0b 	bl	80085e0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3708      	adds	r7, #8
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f005 f95a 	bl	8007aa2 <USB_ResetPort>
 80027ee:	4603      	mov	r3, r0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3708      	adds	r7, #8
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	460b      	mov	r3, r1
 8002802:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002804:	78fa      	ldrb	r2, [r7, #3]
 8002806:	6879      	ldr	r1, [r7, #4]
 8002808:	4613      	mov	r3, r2
 800280a:	011b      	lsls	r3, r3, #4
 800280c:	1a9b      	subs	r3, r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	440b      	add	r3, r1
 8002812:	334c      	adds	r3, #76	@ 0x4c
 8002814:	781b      	ldrb	r3, [r3, #0]
}
 8002816:	4618      	mov	r0, r3
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002822:	b480      	push	{r7}
 8002824:	b083      	sub	sp, #12
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
 800282a:	460b      	mov	r3, r1
 800282c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800282e:	78fa      	ldrb	r2, [r7, #3]
 8002830:	6879      	ldr	r1, [r7, #4]
 8002832:	4613      	mov	r3, r2
 8002834:	011b      	lsls	r3, r3, #4
 8002836:	1a9b      	subs	r3, r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	440b      	add	r3, r1
 800283c:	3338      	adds	r3, #56	@ 0x38
 800283e:	681b      	ldr	r3, [r3, #0]
}
 8002840:	4618      	mov	r0, r3
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4618      	mov	r0, r3
 800285a:	f005 f99c 	bl	8007b96 <USB_GetCurrentFrame>
 800285e:	4603      	mov	r3, r0
}
 8002860:	4618      	mov	r0, r3
 8002862:	3708      	adds	r7, #8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f005 f977 	bl	8007b68 <USB_GetHostSpeed>
 800287a:	4603      	mov	r3, r0
}
 800287c:	4618      	mov	r0, r3
 800287e:	3708      	adds	r7, #8
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	460b      	mov	r3, r1
 800288e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002890:	78fa      	ldrb	r2, [r7, #3]
 8002892:	6879      	ldr	r1, [r7, #4]
 8002894:	4613      	mov	r3, r2
 8002896:	011b      	lsls	r3, r3, #4
 8002898:	1a9b      	subs	r3, r3, r2
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	440b      	add	r3, r1
 800289e:	331a      	adds	r3, #26
 80028a0:	2200      	movs	r2, #0
 80028a2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80028a4:	78fa      	ldrb	r2, [r7, #3]
 80028a6:	6879      	ldr	r1, [r7, #4]
 80028a8:	4613      	mov	r3, r2
 80028aa:	011b      	lsls	r3, r3, #4
 80028ac:	1a9b      	subs	r3, r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	440b      	add	r3, r1
 80028b2:	331b      	adds	r3, #27
 80028b4:	2200      	movs	r2, #0
 80028b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80028b8:	78fa      	ldrb	r2, [r7, #3]
 80028ba:	6879      	ldr	r1, [r7, #4]
 80028bc:	4613      	mov	r3, r2
 80028be:	011b      	lsls	r3, r3, #4
 80028c0:	1a9b      	subs	r3, r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	440b      	add	r3, r1
 80028c6:	3325      	adds	r3, #37	@ 0x25
 80028c8:	2200      	movs	r2, #0
 80028ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80028cc:	78fa      	ldrb	r2, [r7, #3]
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	4613      	mov	r3, r2
 80028d2:	011b      	lsls	r3, r3, #4
 80028d4:	1a9b      	subs	r3, r3, r2
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	440b      	add	r3, r1
 80028da:	3324      	adds	r3, #36	@ 0x24
 80028dc:	2200      	movs	r2, #0
 80028de:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr

080028ee <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b086      	sub	sp, #24
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
 80028f6:	460b      	mov	r3, r1
 80028f8:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	78fa      	ldrb	r2, [r7, #3]
 800290a:	4611      	mov	r1, r2
 800290c:	4618      	mov	r0, r3
 800290e:	f004 ff60 	bl	80077d2 <USB_ReadChInterrupts>
 8002912:	4603      	mov	r3, r0
 8002914:	f003 0304 	and.w	r3, r3, #4
 8002918:	2b04      	cmp	r3, #4
 800291a:	d11a      	bne.n	8002952 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800291c:	78fb      	ldrb	r3, [r7, #3]
 800291e:	015a      	lsls	r2, r3, #5
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	4413      	add	r3, r2
 8002924:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002928:	461a      	mov	r2, r3
 800292a:	2304      	movs	r3, #4
 800292c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800292e:	78fa      	ldrb	r2, [r7, #3]
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	4613      	mov	r3, r2
 8002934:	011b      	lsls	r3, r3, #4
 8002936:	1a9b      	subs	r3, r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	440b      	add	r3, r1
 800293c:	334d      	adds	r3, #77	@ 0x4d
 800293e:	2207      	movs	r2, #7
 8002940:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	78fa      	ldrb	r2, [r7, #3]
 8002948:	4611      	mov	r1, r2
 800294a:	4618      	mov	r0, r3
 800294c:	f005 fceb 	bl	8008326 <USB_HC_Halt>
 8002950:	e09e      	b.n	8002a90 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	78fa      	ldrb	r2, [r7, #3]
 8002958:	4611      	mov	r1, r2
 800295a:	4618      	mov	r0, r3
 800295c:	f004 ff39 	bl	80077d2 <USB_ReadChInterrupts>
 8002960:	4603      	mov	r3, r0
 8002962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002966:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800296a:	d11b      	bne.n	80029a4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800296c:	78fb      	ldrb	r3, [r7, #3]
 800296e:	015a      	lsls	r2, r3, #5
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	4413      	add	r3, r2
 8002974:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002978:	461a      	mov	r2, r3
 800297a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800297e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002980:	78fa      	ldrb	r2, [r7, #3]
 8002982:	6879      	ldr	r1, [r7, #4]
 8002984:	4613      	mov	r3, r2
 8002986:	011b      	lsls	r3, r3, #4
 8002988:	1a9b      	subs	r3, r3, r2
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	440b      	add	r3, r1
 800298e:	334d      	adds	r3, #77	@ 0x4d
 8002990:	2208      	movs	r2, #8
 8002992:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	78fa      	ldrb	r2, [r7, #3]
 800299a:	4611      	mov	r1, r2
 800299c:	4618      	mov	r0, r3
 800299e:	f005 fcc2 	bl	8008326 <USB_HC_Halt>
 80029a2:	e075      	b.n	8002a90 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	78fa      	ldrb	r2, [r7, #3]
 80029aa:	4611      	mov	r1, r2
 80029ac:	4618      	mov	r0, r3
 80029ae:	f004 ff10 	bl	80077d2 <USB_ReadChInterrupts>
 80029b2:	4603      	mov	r3, r0
 80029b4:	f003 0308 	and.w	r3, r3, #8
 80029b8:	2b08      	cmp	r3, #8
 80029ba:	d11a      	bne.n	80029f2 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80029bc:	78fb      	ldrb	r3, [r7, #3]
 80029be:	015a      	lsls	r2, r3, #5
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	4413      	add	r3, r2
 80029c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029c8:	461a      	mov	r2, r3
 80029ca:	2308      	movs	r3, #8
 80029cc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80029ce:	78fa      	ldrb	r2, [r7, #3]
 80029d0:	6879      	ldr	r1, [r7, #4]
 80029d2:	4613      	mov	r3, r2
 80029d4:	011b      	lsls	r3, r3, #4
 80029d6:	1a9b      	subs	r3, r3, r2
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	440b      	add	r3, r1
 80029dc:	334d      	adds	r3, #77	@ 0x4d
 80029de:	2206      	movs	r2, #6
 80029e0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	78fa      	ldrb	r2, [r7, #3]
 80029e8:	4611      	mov	r1, r2
 80029ea:	4618      	mov	r0, r3
 80029ec:	f005 fc9b 	bl	8008326 <USB_HC_Halt>
 80029f0:	e04e      	b.n	8002a90 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	78fa      	ldrb	r2, [r7, #3]
 80029f8:	4611      	mov	r1, r2
 80029fa:	4618      	mov	r0, r3
 80029fc:	f004 fee9 	bl	80077d2 <USB_ReadChInterrupts>
 8002a00:	4603      	mov	r3, r0
 8002a02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a0a:	d11b      	bne.n	8002a44 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002a0c:	78fb      	ldrb	r3, [r7, #3]
 8002a0e:	015a      	lsls	r2, r3, #5
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	4413      	add	r3, r2
 8002a14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a18:	461a      	mov	r2, r3
 8002a1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a1e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002a20:	78fa      	ldrb	r2, [r7, #3]
 8002a22:	6879      	ldr	r1, [r7, #4]
 8002a24:	4613      	mov	r3, r2
 8002a26:	011b      	lsls	r3, r3, #4
 8002a28:	1a9b      	subs	r3, r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	440b      	add	r3, r1
 8002a2e:	334d      	adds	r3, #77	@ 0x4d
 8002a30:	2209      	movs	r2, #9
 8002a32:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	78fa      	ldrb	r2, [r7, #3]
 8002a3a:	4611      	mov	r1, r2
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f005 fc72 	bl	8008326 <USB_HC_Halt>
 8002a42:	e025      	b.n	8002a90 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	78fa      	ldrb	r2, [r7, #3]
 8002a4a:	4611      	mov	r1, r2
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f004 fec0 	bl	80077d2 <USB_ReadChInterrupts>
 8002a52:	4603      	mov	r3, r0
 8002a54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a58:	2b80      	cmp	r3, #128	@ 0x80
 8002a5a:	d119      	bne.n	8002a90 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002a5c:	78fb      	ldrb	r3, [r7, #3]
 8002a5e:	015a      	lsls	r2, r3, #5
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	4413      	add	r3, r2
 8002a64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a68:	461a      	mov	r2, r3
 8002a6a:	2380      	movs	r3, #128	@ 0x80
 8002a6c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002a6e:	78fa      	ldrb	r2, [r7, #3]
 8002a70:	6879      	ldr	r1, [r7, #4]
 8002a72:	4613      	mov	r3, r2
 8002a74:	011b      	lsls	r3, r3, #4
 8002a76:	1a9b      	subs	r3, r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	440b      	add	r3, r1
 8002a7c:	334d      	adds	r3, #77	@ 0x4d
 8002a7e:	2207      	movs	r2, #7
 8002a80:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	78fa      	ldrb	r2, [r7, #3]
 8002a88:	4611      	mov	r1, r2
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f005 fc4b 	bl	8008326 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	78fa      	ldrb	r2, [r7, #3]
 8002a96:	4611      	mov	r1, r2
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f004 fe9a 	bl	80077d2 <USB_ReadChInterrupts>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002aa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002aa8:	d112      	bne.n	8002ad0 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	78fa      	ldrb	r2, [r7, #3]
 8002ab0:	4611      	mov	r1, r2
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f005 fc37 	bl	8008326 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002ab8:	78fb      	ldrb	r3, [r7, #3]
 8002aba:	015a      	lsls	r2, r3, #5
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	4413      	add	r3, r2
 8002ac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002aca:	6093      	str	r3, [r2, #8]
 8002acc:	f000 bd75 	b.w	80035ba <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	78fa      	ldrb	r2, [r7, #3]
 8002ad6:	4611      	mov	r1, r2
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f004 fe7a 	bl	80077d2 <USB_ReadChInterrupts>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	f003 0301 	and.w	r3, r3, #1
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	f040 8128 	bne.w	8002d3a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002aea:	78fb      	ldrb	r3, [r7, #3]
 8002aec:	015a      	lsls	r2, r3, #5
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	4413      	add	r3, r2
 8002af2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002af6:	461a      	mov	r2, r3
 8002af8:	2320      	movs	r3, #32
 8002afa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002afc:	78fa      	ldrb	r2, [r7, #3]
 8002afe:	6879      	ldr	r1, [r7, #4]
 8002b00:	4613      	mov	r3, r2
 8002b02:	011b      	lsls	r3, r3, #4
 8002b04:	1a9b      	subs	r3, r3, r2
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	440b      	add	r3, r1
 8002b0a:	331b      	adds	r3, #27
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d119      	bne.n	8002b46 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002b12:	78fa      	ldrb	r2, [r7, #3]
 8002b14:	6879      	ldr	r1, [r7, #4]
 8002b16:	4613      	mov	r3, r2
 8002b18:	011b      	lsls	r3, r3, #4
 8002b1a:	1a9b      	subs	r3, r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	440b      	add	r3, r1
 8002b20:	331b      	adds	r3, #27
 8002b22:	2200      	movs	r2, #0
 8002b24:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002b26:	78fb      	ldrb	r3, [r7, #3]
 8002b28:	015a      	lsls	r2, r3, #5
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	4413      	add	r3, r2
 8002b2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	78fa      	ldrb	r2, [r7, #3]
 8002b36:	0151      	lsls	r1, r2, #5
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	440a      	add	r2, r1
 8002b3c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b44:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	799b      	ldrb	r3, [r3, #6]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d01b      	beq.n	8002b86 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002b4e:	78fa      	ldrb	r2, [r7, #3]
 8002b50:	6879      	ldr	r1, [r7, #4]
 8002b52:	4613      	mov	r3, r2
 8002b54:	011b      	lsls	r3, r3, #4
 8002b56:	1a9b      	subs	r3, r3, r2
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	440b      	add	r3, r1
 8002b5c:	3330      	adds	r3, #48	@ 0x30
 8002b5e:	6819      	ldr	r1, [r3, #0]
 8002b60:	78fb      	ldrb	r3, [r7, #3]
 8002b62:	015a      	lsls	r2, r3, #5
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	4413      	add	r3, r2
 8002b68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b72:	78fa      	ldrb	r2, [r7, #3]
 8002b74:	1ac9      	subs	r1, r1, r3
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	011b      	lsls	r3, r3, #4
 8002b7c:	1a9b      	subs	r3, r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	4403      	add	r3, r0
 8002b82:	3338      	adds	r3, #56	@ 0x38
 8002b84:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002b86:	78fa      	ldrb	r2, [r7, #3]
 8002b88:	6879      	ldr	r1, [r7, #4]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	011b      	lsls	r3, r3, #4
 8002b8e:	1a9b      	subs	r3, r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	440b      	add	r3, r1
 8002b94:	334d      	adds	r3, #77	@ 0x4d
 8002b96:	2201      	movs	r2, #1
 8002b98:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002b9a:	78fa      	ldrb	r2, [r7, #3]
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	1a9b      	subs	r3, r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	440b      	add	r3, r1
 8002ba8:	3344      	adds	r3, #68	@ 0x44
 8002baa:	2200      	movs	r2, #0
 8002bac:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002bae:	78fb      	ldrb	r3, [r7, #3]
 8002bb0:	015a      	lsls	r2, r3, #5
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	4413      	add	r3, r2
 8002bb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bba:	461a      	mov	r2, r3
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002bc0:	78fa      	ldrb	r2, [r7, #3]
 8002bc2:	6879      	ldr	r1, [r7, #4]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	011b      	lsls	r3, r3, #4
 8002bc8:	1a9b      	subs	r3, r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	440b      	add	r3, r1
 8002bce:	3326      	adds	r3, #38	@ 0x26
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00a      	beq.n	8002bec <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002bd6:	78fa      	ldrb	r2, [r7, #3]
 8002bd8:	6879      	ldr	r1, [r7, #4]
 8002bda:	4613      	mov	r3, r2
 8002bdc:	011b      	lsls	r3, r3, #4
 8002bde:	1a9b      	subs	r3, r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	440b      	add	r3, r1
 8002be4:	3326      	adds	r3, #38	@ 0x26
 8002be6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d110      	bne.n	8002c0e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	78fa      	ldrb	r2, [r7, #3]
 8002bf2:	4611      	mov	r1, r2
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f005 fb96 	bl	8008326 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002bfa:	78fb      	ldrb	r3, [r7, #3]
 8002bfc:	015a      	lsls	r2, r3, #5
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	4413      	add	r3, r2
 8002c02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c06:	461a      	mov	r2, r3
 8002c08:	2310      	movs	r3, #16
 8002c0a:	6093      	str	r3, [r2, #8]
 8002c0c:	e03d      	b.n	8002c8a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002c0e:	78fa      	ldrb	r2, [r7, #3]
 8002c10:	6879      	ldr	r1, [r7, #4]
 8002c12:	4613      	mov	r3, r2
 8002c14:	011b      	lsls	r3, r3, #4
 8002c16:	1a9b      	subs	r3, r3, r2
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	440b      	add	r3, r1
 8002c1c:	3326      	adds	r3, #38	@ 0x26
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	2b03      	cmp	r3, #3
 8002c22:	d00a      	beq.n	8002c3a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002c24:	78fa      	ldrb	r2, [r7, #3]
 8002c26:	6879      	ldr	r1, [r7, #4]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	011b      	lsls	r3, r3, #4
 8002c2c:	1a9b      	subs	r3, r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	440b      	add	r3, r1
 8002c32:	3326      	adds	r3, #38	@ 0x26
 8002c34:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d127      	bne.n	8002c8a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002c3a:	78fb      	ldrb	r3, [r7, #3]
 8002c3c:	015a      	lsls	r2, r3, #5
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	4413      	add	r3, r2
 8002c42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	78fa      	ldrb	r2, [r7, #3]
 8002c4a:	0151      	lsls	r1, r2, #5
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	440a      	add	r2, r1
 8002c50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c54:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002c58:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002c5a:	78fa      	ldrb	r2, [r7, #3]
 8002c5c:	6879      	ldr	r1, [r7, #4]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	011b      	lsls	r3, r3, #4
 8002c62:	1a9b      	subs	r3, r3, r2
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	440b      	add	r3, r1
 8002c68:	334c      	adds	r3, #76	@ 0x4c
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002c6e:	78fa      	ldrb	r2, [r7, #3]
 8002c70:	6879      	ldr	r1, [r7, #4]
 8002c72:	4613      	mov	r3, r2
 8002c74:	011b      	lsls	r3, r3, #4
 8002c76:	1a9b      	subs	r3, r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	440b      	add	r3, r1
 8002c7c:	334c      	adds	r3, #76	@ 0x4c
 8002c7e:	781a      	ldrb	r2, [r3, #0]
 8002c80:	78fb      	ldrb	r3, [r7, #3]
 8002c82:	4619      	mov	r1, r3
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f00a fb07 	bl	800d298 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	799b      	ldrb	r3, [r3, #6]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d13b      	bne.n	8002d0a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002c92:	78fa      	ldrb	r2, [r7, #3]
 8002c94:	6879      	ldr	r1, [r7, #4]
 8002c96:	4613      	mov	r3, r2
 8002c98:	011b      	lsls	r3, r3, #4
 8002c9a:	1a9b      	subs	r3, r3, r2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	440b      	add	r3, r1
 8002ca0:	3338      	adds	r3, #56	@ 0x38
 8002ca2:	6819      	ldr	r1, [r3, #0]
 8002ca4:	78fa      	ldrb	r2, [r7, #3]
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	4613      	mov	r3, r2
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	1a9b      	subs	r3, r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	4403      	add	r3, r0
 8002cb2:	3328      	adds	r3, #40	@ 0x28
 8002cb4:	881b      	ldrh	r3, [r3, #0]
 8002cb6:	440b      	add	r3, r1
 8002cb8:	1e59      	subs	r1, r3, #1
 8002cba:	78fa      	ldrb	r2, [r7, #3]
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	011b      	lsls	r3, r3, #4
 8002cc2:	1a9b      	subs	r3, r3, r2
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	4403      	add	r3, r0
 8002cc8:	3328      	adds	r3, #40	@ 0x28
 8002cca:	881b      	ldrh	r3, [r3, #0]
 8002ccc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cd0:	f003 0301 	and.w	r3, r3, #1
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f000 8470 	beq.w	80035ba <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002cda:	78fa      	ldrb	r2, [r7, #3]
 8002cdc:	6879      	ldr	r1, [r7, #4]
 8002cde:	4613      	mov	r3, r2
 8002ce0:	011b      	lsls	r3, r3, #4
 8002ce2:	1a9b      	subs	r3, r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	440b      	add	r3, r1
 8002ce8:	333c      	adds	r3, #60	@ 0x3c
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	78fa      	ldrb	r2, [r7, #3]
 8002cee:	f083 0301 	eor.w	r3, r3, #1
 8002cf2:	b2d8      	uxtb	r0, r3
 8002cf4:	6879      	ldr	r1, [r7, #4]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	011b      	lsls	r3, r3, #4
 8002cfa:	1a9b      	subs	r3, r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	440b      	add	r3, r1
 8002d00:	333c      	adds	r3, #60	@ 0x3c
 8002d02:	4602      	mov	r2, r0
 8002d04:	701a      	strb	r2, [r3, #0]
 8002d06:	f000 bc58 	b.w	80035ba <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002d0a:	78fa      	ldrb	r2, [r7, #3]
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	1a9b      	subs	r3, r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	440b      	add	r3, r1
 8002d18:	333c      	adds	r3, #60	@ 0x3c
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	78fa      	ldrb	r2, [r7, #3]
 8002d1e:	f083 0301 	eor.w	r3, r3, #1
 8002d22:	b2d8      	uxtb	r0, r3
 8002d24:	6879      	ldr	r1, [r7, #4]
 8002d26:	4613      	mov	r3, r2
 8002d28:	011b      	lsls	r3, r3, #4
 8002d2a:	1a9b      	subs	r3, r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	440b      	add	r3, r1
 8002d30:	333c      	adds	r3, #60	@ 0x3c
 8002d32:	4602      	mov	r2, r0
 8002d34:	701a      	strb	r2, [r3, #0]
 8002d36:	f000 bc40 	b.w	80035ba <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	78fa      	ldrb	r2, [r7, #3]
 8002d40:	4611      	mov	r1, r2
 8002d42:	4618      	mov	r0, r3
 8002d44:	f004 fd45 	bl	80077d2 <USB_ReadChInterrupts>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	f003 0320 	and.w	r3, r3, #32
 8002d4e:	2b20      	cmp	r3, #32
 8002d50:	d131      	bne.n	8002db6 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002d52:	78fb      	ldrb	r3, [r7, #3]
 8002d54:	015a      	lsls	r2, r3, #5
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	4413      	add	r3, r2
 8002d5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d5e:	461a      	mov	r2, r3
 8002d60:	2320      	movs	r3, #32
 8002d62:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002d64:	78fa      	ldrb	r2, [r7, #3]
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	011b      	lsls	r3, r3, #4
 8002d6c:	1a9b      	subs	r3, r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	331a      	adds	r3, #26
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	f040 841f 	bne.w	80035ba <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002d7c:	78fa      	ldrb	r2, [r7, #3]
 8002d7e:	6879      	ldr	r1, [r7, #4]
 8002d80:	4613      	mov	r3, r2
 8002d82:	011b      	lsls	r3, r3, #4
 8002d84:	1a9b      	subs	r3, r3, r2
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	440b      	add	r3, r1
 8002d8a:	331b      	adds	r3, #27
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002d90:	78fa      	ldrb	r2, [r7, #3]
 8002d92:	6879      	ldr	r1, [r7, #4]
 8002d94:	4613      	mov	r3, r2
 8002d96:	011b      	lsls	r3, r3, #4
 8002d98:	1a9b      	subs	r3, r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	440b      	add	r3, r1
 8002d9e:	334d      	adds	r3, #77	@ 0x4d
 8002da0:	2203      	movs	r2, #3
 8002da2:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	78fa      	ldrb	r2, [r7, #3]
 8002daa:	4611      	mov	r1, r2
 8002dac:	4618      	mov	r0, r3
 8002dae:	f005 faba 	bl	8008326 <USB_HC_Halt>
 8002db2:	f000 bc02 	b.w	80035ba <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	78fa      	ldrb	r2, [r7, #3]
 8002dbc:	4611      	mov	r1, r2
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f004 fd07 	bl	80077d2 <USB_ReadChInterrupts>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	f040 8305 	bne.w	80033da <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002dd0:	78fb      	ldrb	r3, [r7, #3]
 8002dd2:	015a      	lsls	r2, r3, #5
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ddc:	461a      	mov	r2, r3
 8002dde:	2302      	movs	r3, #2
 8002de0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002de2:	78fa      	ldrb	r2, [r7, #3]
 8002de4:	6879      	ldr	r1, [r7, #4]
 8002de6:	4613      	mov	r3, r2
 8002de8:	011b      	lsls	r3, r3, #4
 8002dea:	1a9b      	subs	r3, r3, r2
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	440b      	add	r3, r1
 8002df0:	334d      	adds	r3, #77	@ 0x4d
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d114      	bne.n	8002e22 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002df8:	78fa      	ldrb	r2, [r7, #3]
 8002dfa:	6879      	ldr	r1, [r7, #4]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	011b      	lsls	r3, r3, #4
 8002e00:	1a9b      	subs	r3, r3, r2
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	440b      	add	r3, r1
 8002e06:	334d      	adds	r3, #77	@ 0x4d
 8002e08:	2202      	movs	r2, #2
 8002e0a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002e0c:	78fa      	ldrb	r2, [r7, #3]
 8002e0e:	6879      	ldr	r1, [r7, #4]
 8002e10:	4613      	mov	r3, r2
 8002e12:	011b      	lsls	r3, r3, #4
 8002e14:	1a9b      	subs	r3, r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	440b      	add	r3, r1
 8002e1a:	334c      	adds	r3, #76	@ 0x4c
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	701a      	strb	r2, [r3, #0]
 8002e20:	e2cc      	b.n	80033bc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002e22:	78fa      	ldrb	r2, [r7, #3]
 8002e24:	6879      	ldr	r1, [r7, #4]
 8002e26:	4613      	mov	r3, r2
 8002e28:	011b      	lsls	r3, r3, #4
 8002e2a:	1a9b      	subs	r3, r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	440b      	add	r3, r1
 8002e30:	334d      	adds	r3, #77	@ 0x4d
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	2b06      	cmp	r3, #6
 8002e36:	d114      	bne.n	8002e62 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e38:	78fa      	ldrb	r2, [r7, #3]
 8002e3a:	6879      	ldr	r1, [r7, #4]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	011b      	lsls	r3, r3, #4
 8002e40:	1a9b      	subs	r3, r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	440b      	add	r3, r1
 8002e46:	334d      	adds	r3, #77	@ 0x4d
 8002e48:	2202      	movs	r2, #2
 8002e4a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002e4c:	78fa      	ldrb	r2, [r7, #3]
 8002e4e:	6879      	ldr	r1, [r7, #4]
 8002e50:	4613      	mov	r3, r2
 8002e52:	011b      	lsls	r3, r3, #4
 8002e54:	1a9b      	subs	r3, r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	440b      	add	r3, r1
 8002e5a:	334c      	adds	r3, #76	@ 0x4c
 8002e5c:	2205      	movs	r2, #5
 8002e5e:	701a      	strb	r2, [r3, #0]
 8002e60:	e2ac      	b.n	80033bc <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002e62:	78fa      	ldrb	r2, [r7, #3]
 8002e64:	6879      	ldr	r1, [r7, #4]
 8002e66:	4613      	mov	r3, r2
 8002e68:	011b      	lsls	r3, r3, #4
 8002e6a:	1a9b      	subs	r3, r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	440b      	add	r3, r1
 8002e70:	334d      	adds	r3, #77	@ 0x4d
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	2b07      	cmp	r3, #7
 8002e76:	d00b      	beq.n	8002e90 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002e78:	78fa      	ldrb	r2, [r7, #3]
 8002e7a:	6879      	ldr	r1, [r7, #4]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	011b      	lsls	r3, r3, #4
 8002e80:	1a9b      	subs	r3, r3, r2
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	440b      	add	r3, r1
 8002e86:	334d      	adds	r3, #77	@ 0x4d
 8002e88:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002e8a:	2b09      	cmp	r3, #9
 8002e8c:	f040 80a6 	bne.w	8002fdc <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e90:	78fa      	ldrb	r2, [r7, #3]
 8002e92:	6879      	ldr	r1, [r7, #4]
 8002e94:	4613      	mov	r3, r2
 8002e96:	011b      	lsls	r3, r3, #4
 8002e98:	1a9b      	subs	r3, r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	440b      	add	r3, r1
 8002e9e:	334d      	adds	r3, #77	@ 0x4d
 8002ea0:	2202      	movs	r2, #2
 8002ea2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002ea4:	78fa      	ldrb	r2, [r7, #3]
 8002ea6:	6879      	ldr	r1, [r7, #4]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	011b      	lsls	r3, r3, #4
 8002eac:	1a9b      	subs	r3, r3, r2
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	440b      	add	r3, r1
 8002eb2:	3344      	adds	r3, #68	@ 0x44
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	1c59      	adds	r1, r3, #1
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	011b      	lsls	r3, r3, #4
 8002ebe:	1a9b      	subs	r3, r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	4403      	add	r3, r0
 8002ec4:	3344      	adds	r3, #68	@ 0x44
 8002ec6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002ec8:	78fa      	ldrb	r2, [r7, #3]
 8002eca:	6879      	ldr	r1, [r7, #4]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	011b      	lsls	r3, r3, #4
 8002ed0:	1a9b      	subs	r3, r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	440b      	add	r3, r1
 8002ed6:	3344      	adds	r3, #68	@ 0x44
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d943      	bls.n	8002f66 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002ede:	78fa      	ldrb	r2, [r7, #3]
 8002ee0:	6879      	ldr	r1, [r7, #4]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	011b      	lsls	r3, r3, #4
 8002ee6:	1a9b      	subs	r3, r3, r2
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	440b      	add	r3, r1
 8002eec:	3344      	adds	r3, #68	@ 0x44
 8002eee:	2200      	movs	r2, #0
 8002ef0:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002ef2:	78fa      	ldrb	r2, [r7, #3]
 8002ef4:	6879      	ldr	r1, [r7, #4]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	011b      	lsls	r3, r3, #4
 8002efa:	1a9b      	subs	r3, r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	440b      	add	r3, r1
 8002f00:	331a      	adds	r3, #26
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d123      	bne.n	8002f50 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002f08:	78fa      	ldrb	r2, [r7, #3]
 8002f0a:	6879      	ldr	r1, [r7, #4]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	011b      	lsls	r3, r3, #4
 8002f10:	1a9b      	subs	r3, r3, r2
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	440b      	add	r3, r1
 8002f16:	331b      	adds	r3, #27
 8002f18:	2200      	movs	r2, #0
 8002f1a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002f1c:	78fa      	ldrb	r2, [r7, #3]
 8002f1e:	6879      	ldr	r1, [r7, #4]
 8002f20:	4613      	mov	r3, r2
 8002f22:	011b      	lsls	r3, r3, #4
 8002f24:	1a9b      	subs	r3, r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	440b      	add	r3, r1
 8002f2a:	331c      	adds	r3, #28
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002f30:	78fb      	ldrb	r3, [r7, #3]
 8002f32:	015a      	lsls	r2, r3, #5
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	4413      	add	r3, r2
 8002f38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	78fa      	ldrb	r2, [r7, #3]
 8002f40:	0151      	lsls	r1, r2, #5
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	440a      	add	r2, r1
 8002f46:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002f4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f4e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002f50:	78fa      	ldrb	r2, [r7, #3]
 8002f52:	6879      	ldr	r1, [r7, #4]
 8002f54:	4613      	mov	r3, r2
 8002f56:	011b      	lsls	r3, r3, #4
 8002f58:	1a9b      	subs	r3, r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	440b      	add	r3, r1
 8002f5e:	334c      	adds	r3, #76	@ 0x4c
 8002f60:	2204      	movs	r2, #4
 8002f62:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002f64:	e229      	b.n	80033ba <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002f66:	78fa      	ldrb	r2, [r7, #3]
 8002f68:	6879      	ldr	r1, [r7, #4]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	011b      	lsls	r3, r3, #4
 8002f6e:	1a9b      	subs	r3, r3, r2
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	440b      	add	r3, r1
 8002f74:	334c      	adds	r3, #76	@ 0x4c
 8002f76:	2202      	movs	r2, #2
 8002f78:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002f7a:	78fa      	ldrb	r2, [r7, #3]
 8002f7c:	6879      	ldr	r1, [r7, #4]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	011b      	lsls	r3, r3, #4
 8002f82:	1a9b      	subs	r3, r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	440b      	add	r3, r1
 8002f88:	3326      	adds	r3, #38	@ 0x26
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d00b      	beq.n	8002fa8 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002f90:	78fa      	ldrb	r2, [r7, #3]
 8002f92:	6879      	ldr	r1, [r7, #4]
 8002f94:	4613      	mov	r3, r2
 8002f96:	011b      	lsls	r3, r3, #4
 8002f98:	1a9b      	subs	r3, r3, r2
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	440b      	add	r3, r1
 8002f9e:	3326      	adds	r3, #38	@ 0x26
 8002fa0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	f040 8209 	bne.w	80033ba <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002fa8:	78fb      	ldrb	r3, [r7, #3]
 8002faa:	015a      	lsls	r2, r3, #5
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	4413      	add	r3, r2
 8002fb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002fbe:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002fc6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002fc8:	78fb      	ldrb	r3, [r7, #3]
 8002fca:	015a      	lsls	r2, r3, #5
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	4413      	add	r3, r2
 8002fd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002fda:	e1ee      	b.n	80033ba <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002fdc:	78fa      	ldrb	r2, [r7, #3]
 8002fde:	6879      	ldr	r1, [r7, #4]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	011b      	lsls	r3, r3, #4
 8002fe4:	1a9b      	subs	r3, r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	440b      	add	r3, r1
 8002fea:	334d      	adds	r3, #77	@ 0x4d
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	2b05      	cmp	r3, #5
 8002ff0:	f040 80c8 	bne.w	8003184 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002ff4:	78fa      	ldrb	r2, [r7, #3]
 8002ff6:	6879      	ldr	r1, [r7, #4]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	011b      	lsls	r3, r3, #4
 8002ffc:	1a9b      	subs	r3, r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	334d      	adds	r3, #77	@ 0x4d
 8003004:	2202      	movs	r2, #2
 8003006:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003008:	78fa      	ldrb	r2, [r7, #3]
 800300a:	6879      	ldr	r1, [r7, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	011b      	lsls	r3, r3, #4
 8003010:	1a9b      	subs	r3, r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	440b      	add	r3, r1
 8003016:	331b      	adds	r3, #27
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	2b01      	cmp	r3, #1
 800301c:	f040 81ce 	bne.w	80033bc <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003020:	78fa      	ldrb	r2, [r7, #3]
 8003022:	6879      	ldr	r1, [r7, #4]
 8003024:	4613      	mov	r3, r2
 8003026:	011b      	lsls	r3, r3, #4
 8003028:	1a9b      	subs	r3, r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	440b      	add	r3, r1
 800302e:	3326      	adds	r3, #38	@ 0x26
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	2b03      	cmp	r3, #3
 8003034:	d16b      	bne.n	800310e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003036:	78fa      	ldrb	r2, [r7, #3]
 8003038:	6879      	ldr	r1, [r7, #4]
 800303a:	4613      	mov	r3, r2
 800303c:	011b      	lsls	r3, r3, #4
 800303e:	1a9b      	subs	r3, r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	440b      	add	r3, r1
 8003044:	3348      	adds	r3, #72	@ 0x48
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	1c59      	adds	r1, r3, #1
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	4613      	mov	r3, r2
 800304e:	011b      	lsls	r3, r3, #4
 8003050:	1a9b      	subs	r3, r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	4403      	add	r3, r0
 8003056:	3348      	adds	r3, #72	@ 0x48
 8003058:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800305a:	78fa      	ldrb	r2, [r7, #3]
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	011b      	lsls	r3, r3, #4
 8003062:	1a9b      	subs	r3, r3, r2
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	440b      	add	r3, r1
 8003068:	3348      	adds	r3, #72	@ 0x48
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2b02      	cmp	r3, #2
 800306e:	d943      	bls.n	80030f8 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003070:	78fa      	ldrb	r2, [r7, #3]
 8003072:	6879      	ldr	r1, [r7, #4]
 8003074:	4613      	mov	r3, r2
 8003076:	011b      	lsls	r3, r3, #4
 8003078:	1a9b      	subs	r3, r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	3348      	adds	r3, #72	@ 0x48
 8003080:	2200      	movs	r2, #0
 8003082:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003084:	78fa      	ldrb	r2, [r7, #3]
 8003086:	6879      	ldr	r1, [r7, #4]
 8003088:	4613      	mov	r3, r2
 800308a:	011b      	lsls	r3, r3, #4
 800308c:	1a9b      	subs	r3, r3, r2
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	440b      	add	r3, r1
 8003092:	331b      	adds	r3, #27
 8003094:	2200      	movs	r2, #0
 8003096:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003098:	78fa      	ldrb	r2, [r7, #3]
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	4613      	mov	r3, r2
 800309e:	011b      	lsls	r3, r3, #4
 80030a0:	1a9b      	subs	r3, r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	440b      	add	r3, r1
 80030a6:	3344      	adds	r3, #68	@ 0x44
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d809      	bhi.n	80030c2 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80030ae:	78fa      	ldrb	r2, [r7, #3]
 80030b0:	6879      	ldr	r1, [r7, #4]
 80030b2:	4613      	mov	r3, r2
 80030b4:	011b      	lsls	r3, r3, #4
 80030b6:	1a9b      	subs	r3, r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	440b      	add	r3, r1
 80030bc:	331c      	adds	r3, #28
 80030be:	2201      	movs	r2, #1
 80030c0:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80030c2:	78fb      	ldrb	r3, [r7, #3]
 80030c4:	015a      	lsls	r2, r3, #5
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	4413      	add	r3, r2
 80030ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	78fa      	ldrb	r2, [r7, #3]
 80030d2:	0151      	lsls	r1, r2, #5
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	440a      	add	r2, r1
 80030d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80030dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030e0:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80030e2:	78fa      	ldrb	r2, [r7, #3]
 80030e4:	6879      	ldr	r1, [r7, #4]
 80030e6:	4613      	mov	r3, r2
 80030e8:	011b      	lsls	r3, r3, #4
 80030ea:	1a9b      	subs	r3, r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	440b      	add	r3, r1
 80030f0:	334c      	adds	r3, #76	@ 0x4c
 80030f2:	2204      	movs	r2, #4
 80030f4:	701a      	strb	r2, [r3, #0]
 80030f6:	e014      	b.n	8003122 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80030f8:	78fa      	ldrb	r2, [r7, #3]
 80030fa:	6879      	ldr	r1, [r7, #4]
 80030fc:	4613      	mov	r3, r2
 80030fe:	011b      	lsls	r3, r3, #4
 8003100:	1a9b      	subs	r3, r3, r2
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	440b      	add	r3, r1
 8003106:	334c      	adds	r3, #76	@ 0x4c
 8003108:	2202      	movs	r2, #2
 800310a:	701a      	strb	r2, [r3, #0]
 800310c:	e009      	b.n	8003122 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800310e:	78fa      	ldrb	r2, [r7, #3]
 8003110:	6879      	ldr	r1, [r7, #4]
 8003112:	4613      	mov	r3, r2
 8003114:	011b      	lsls	r3, r3, #4
 8003116:	1a9b      	subs	r3, r3, r2
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	440b      	add	r3, r1
 800311c:	334c      	adds	r3, #76	@ 0x4c
 800311e:	2202      	movs	r2, #2
 8003120:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003122:	78fa      	ldrb	r2, [r7, #3]
 8003124:	6879      	ldr	r1, [r7, #4]
 8003126:	4613      	mov	r3, r2
 8003128:	011b      	lsls	r3, r3, #4
 800312a:	1a9b      	subs	r3, r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	440b      	add	r3, r1
 8003130:	3326      	adds	r3, #38	@ 0x26
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d00b      	beq.n	8003150 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003138:	78fa      	ldrb	r2, [r7, #3]
 800313a:	6879      	ldr	r1, [r7, #4]
 800313c:	4613      	mov	r3, r2
 800313e:	011b      	lsls	r3, r3, #4
 8003140:	1a9b      	subs	r3, r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	440b      	add	r3, r1
 8003146:	3326      	adds	r3, #38	@ 0x26
 8003148:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800314a:	2b02      	cmp	r3, #2
 800314c:	f040 8136 	bne.w	80033bc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003150:	78fb      	ldrb	r3, [r7, #3]
 8003152:	015a      	lsls	r2, r3, #5
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	4413      	add	r3, r2
 8003158:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003166:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800316e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003170:	78fb      	ldrb	r3, [r7, #3]
 8003172:	015a      	lsls	r2, r3, #5
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	4413      	add	r3, r2
 8003178:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800317c:	461a      	mov	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6013      	str	r3, [r2, #0]
 8003182:	e11b      	b.n	80033bc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003184:	78fa      	ldrb	r2, [r7, #3]
 8003186:	6879      	ldr	r1, [r7, #4]
 8003188:	4613      	mov	r3, r2
 800318a:	011b      	lsls	r3, r3, #4
 800318c:	1a9b      	subs	r3, r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	440b      	add	r3, r1
 8003192:	334d      	adds	r3, #77	@ 0x4d
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	2b03      	cmp	r3, #3
 8003198:	f040 8081 	bne.w	800329e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800319c:	78fa      	ldrb	r2, [r7, #3]
 800319e:	6879      	ldr	r1, [r7, #4]
 80031a0:	4613      	mov	r3, r2
 80031a2:	011b      	lsls	r3, r3, #4
 80031a4:	1a9b      	subs	r3, r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	334d      	adds	r3, #77	@ 0x4d
 80031ac:	2202      	movs	r2, #2
 80031ae:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80031b0:	78fa      	ldrb	r2, [r7, #3]
 80031b2:	6879      	ldr	r1, [r7, #4]
 80031b4:	4613      	mov	r3, r2
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	1a9b      	subs	r3, r3, r2
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	440b      	add	r3, r1
 80031be:	331b      	adds	r3, #27
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	f040 80fa 	bne.w	80033bc <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80031c8:	78fa      	ldrb	r2, [r7, #3]
 80031ca:	6879      	ldr	r1, [r7, #4]
 80031cc:	4613      	mov	r3, r2
 80031ce:	011b      	lsls	r3, r3, #4
 80031d0:	1a9b      	subs	r3, r3, r2
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	440b      	add	r3, r1
 80031d6:	334c      	adds	r3, #76	@ 0x4c
 80031d8:	2202      	movs	r2, #2
 80031da:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80031dc:	78fb      	ldrb	r3, [r7, #3]
 80031de:	015a      	lsls	r2, r3, #5
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	4413      	add	r3, r2
 80031e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	78fa      	ldrb	r2, [r7, #3]
 80031ec:	0151      	lsls	r1, r2, #5
 80031ee:	693a      	ldr	r2, [r7, #16]
 80031f0:	440a      	add	r2, r1
 80031f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80031f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031fa:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80031fc:	78fb      	ldrb	r3, [r7, #3]
 80031fe:	015a      	lsls	r2, r3, #5
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	4413      	add	r3, r2
 8003204:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	78fa      	ldrb	r2, [r7, #3]
 800320c:	0151      	lsls	r1, r2, #5
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	440a      	add	r2, r1
 8003212:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800321a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800321c:	78fb      	ldrb	r3, [r7, #3]
 800321e:	015a      	lsls	r2, r3, #5
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	4413      	add	r3, r2
 8003224:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	78fa      	ldrb	r2, [r7, #3]
 800322c:	0151      	lsls	r1, r2, #5
 800322e:	693a      	ldr	r2, [r7, #16]
 8003230:	440a      	add	r2, r1
 8003232:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003236:	f023 0320 	bic.w	r3, r3, #32
 800323a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800323c:	78fa      	ldrb	r2, [r7, #3]
 800323e:	6879      	ldr	r1, [r7, #4]
 8003240:	4613      	mov	r3, r2
 8003242:	011b      	lsls	r3, r3, #4
 8003244:	1a9b      	subs	r3, r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	440b      	add	r3, r1
 800324a:	3326      	adds	r3, #38	@ 0x26
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00b      	beq.n	800326a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003252:	78fa      	ldrb	r2, [r7, #3]
 8003254:	6879      	ldr	r1, [r7, #4]
 8003256:	4613      	mov	r3, r2
 8003258:	011b      	lsls	r3, r3, #4
 800325a:	1a9b      	subs	r3, r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	440b      	add	r3, r1
 8003260:	3326      	adds	r3, #38	@ 0x26
 8003262:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003264:	2b02      	cmp	r3, #2
 8003266:	f040 80a9 	bne.w	80033bc <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800326a:	78fb      	ldrb	r3, [r7, #3]
 800326c:	015a      	lsls	r2, r3, #5
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	4413      	add	r3, r2
 8003272:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003280:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003288:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800328a:	78fb      	ldrb	r3, [r7, #3]
 800328c:	015a      	lsls	r2, r3, #5
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	4413      	add	r3, r2
 8003292:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003296:	461a      	mov	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6013      	str	r3, [r2, #0]
 800329c:	e08e      	b.n	80033bc <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800329e:	78fa      	ldrb	r2, [r7, #3]
 80032a0:	6879      	ldr	r1, [r7, #4]
 80032a2:	4613      	mov	r3, r2
 80032a4:	011b      	lsls	r3, r3, #4
 80032a6:	1a9b      	subs	r3, r3, r2
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	440b      	add	r3, r1
 80032ac:	334d      	adds	r3, #77	@ 0x4d
 80032ae:	781b      	ldrb	r3, [r3, #0]
 80032b0:	2b04      	cmp	r3, #4
 80032b2:	d143      	bne.n	800333c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032b4:	78fa      	ldrb	r2, [r7, #3]
 80032b6:	6879      	ldr	r1, [r7, #4]
 80032b8:	4613      	mov	r3, r2
 80032ba:	011b      	lsls	r3, r3, #4
 80032bc:	1a9b      	subs	r3, r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	440b      	add	r3, r1
 80032c2:	334d      	adds	r3, #77	@ 0x4d
 80032c4:	2202      	movs	r2, #2
 80032c6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80032c8:	78fa      	ldrb	r2, [r7, #3]
 80032ca:	6879      	ldr	r1, [r7, #4]
 80032cc:	4613      	mov	r3, r2
 80032ce:	011b      	lsls	r3, r3, #4
 80032d0:	1a9b      	subs	r3, r3, r2
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	440b      	add	r3, r1
 80032d6:	334c      	adds	r3, #76	@ 0x4c
 80032d8:	2202      	movs	r2, #2
 80032da:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80032dc:	78fa      	ldrb	r2, [r7, #3]
 80032de:	6879      	ldr	r1, [r7, #4]
 80032e0:	4613      	mov	r3, r2
 80032e2:	011b      	lsls	r3, r3, #4
 80032e4:	1a9b      	subs	r3, r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	440b      	add	r3, r1
 80032ea:	3326      	adds	r3, #38	@ 0x26
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00a      	beq.n	8003308 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80032f2:	78fa      	ldrb	r2, [r7, #3]
 80032f4:	6879      	ldr	r1, [r7, #4]
 80032f6:	4613      	mov	r3, r2
 80032f8:	011b      	lsls	r3, r3, #4
 80032fa:	1a9b      	subs	r3, r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	440b      	add	r3, r1
 8003300:	3326      	adds	r3, #38	@ 0x26
 8003302:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003304:	2b02      	cmp	r3, #2
 8003306:	d159      	bne.n	80033bc <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003308:	78fb      	ldrb	r3, [r7, #3]
 800330a:	015a      	lsls	r2, r3, #5
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	4413      	add	r3, r2
 8003310:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800331e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003326:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003328:	78fb      	ldrb	r3, [r7, #3]
 800332a:	015a      	lsls	r2, r3, #5
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	4413      	add	r3, r2
 8003330:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003334:	461a      	mov	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6013      	str	r3, [r2, #0]
 800333a:	e03f      	b.n	80033bc <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800333c:	78fa      	ldrb	r2, [r7, #3]
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	011b      	lsls	r3, r3, #4
 8003344:	1a9b      	subs	r3, r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	440b      	add	r3, r1
 800334a:	334d      	adds	r3, #77	@ 0x4d
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	2b08      	cmp	r3, #8
 8003350:	d126      	bne.n	80033a0 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003352:	78fa      	ldrb	r2, [r7, #3]
 8003354:	6879      	ldr	r1, [r7, #4]
 8003356:	4613      	mov	r3, r2
 8003358:	011b      	lsls	r3, r3, #4
 800335a:	1a9b      	subs	r3, r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	440b      	add	r3, r1
 8003360:	334d      	adds	r3, #77	@ 0x4d
 8003362:	2202      	movs	r2, #2
 8003364:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003366:	78fa      	ldrb	r2, [r7, #3]
 8003368:	6879      	ldr	r1, [r7, #4]
 800336a:	4613      	mov	r3, r2
 800336c:	011b      	lsls	r3, r3, #4
 800336e:	1a9b      	subs	r3, r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	440b      	add	r3, r1
 8003374:	3344      	adds	r3, #68	@ 0x44
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	1c59      	adds	r1, r3, #1
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	4613      	mov	r3, r2
 800337e:	011b      	lsls	r3, r3, #4
 8003380:	1a9b      	subs	r3, r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	4403      	add	r3, r0
 8003386:	3344      	adds	r3, #68	@ 0x44
 8003388:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800338a:	78fa      	ldrb	r2, [r7, #3]
 800338c:	6879      	ldr	r1, [r7, #4]
 800338e:	4613      	mov	r3, r2
 8003390:	011b      	lsls	r3, r3, #4
 8003392:	1a9b      	subs	r3, r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	440b      	add	r3, r1
 8003398:	334c      	adds	r3, #76	@ 0x4c
 800339a:	2204      	movs	r2, #4
 800339c:	701a      	strb	r2, [r3, #0]
 800339e:	e00d      	b.n	80033bc <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80033a0:	78fa      	ldrb	r2, [r7, #3]
 80033a2:	6879      	ldr	r1, [r7, #4]
 80033a4:	4613      	mov	r3, r2
 80033a6:	011b      	lsls	r3, r3, #4
 80033a8:	1a9b      	subs	r3, r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	334d      	adds	r3, #77	@ 0x4d
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	f000 8100 	beq.w	80035b8 <HCD_HC_IN_IRQHandler+0xcca>
 80033b8:	e000      	b.n	80033bc <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80033ba:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80033bc:	78fa      	ldrb	r2, [r7, #3]
 80033be:	6879      	ldr	r1, [r7, #4]
 80033c0:	4613      	mov	r3, r2
 80033c2:	011b      	lsls	r3, r3, #4
 80033c4:	1a9b      	subs	r3, r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	440b      	add	r3, r1
 80033ca:	334c      	adds	r3, #76	@ 0x4c
 80033cc:	781a      	ldrb	r2, [r3, #0]
 80033ce:	78fb      	ldrb	r3, [r7, #3]
 80033d0:	4619      	mov	r1, r3
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f009 ff60 	bl	800d298 <HAL_HCD_HC_NotifyURBChange_Callback>
 80033d8:	e0ef      	b.n	80035ba <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	78fa      	ldrb	r2, [r7, #3]
 80033e0:	4611      	mov	r1, r2
 80033e2:	4618      	mov	r0, r3
 80033e4:	f004 f9f5 	bl	80077d2 <USB_ReadChInterrupts>
 80033e8:	4603      	mov	r3, r0
 80033ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033ee:	2b40      	cmp	r3, #64	@ 0x40
 80033f0:	d12f      	bne.n	8003452 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80033f2:	78fb      	ldrb	r3, [r7, #3]
 80033f4:	015a      	lsls	r2, r3, #5
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	4413      	add	r3, r2
 80033fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033fe:	461a      	mov	r2, r3
 8003400:	2340      	movs	r3, #64	@ 0x40
 8003402:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003404:	78fa      	ldrb	r2, [r7, #3]
 8003406:	6879      	ldr	r1, [r7, #4]
 8003408:	4613      	mov	r3, r2
 800340a:	011b      	lsls	r3, r3, #4
 800340c:	1a9b      	subs	r3, r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	440b      	add	r3, r1
 8003412:	334d      	adds	r3, #77	@ 0x4d
 8003414:	2205      	movs	r2, #5
 8003416:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003418:	78fa      	ldrb	r2, [r7, #3]
 800341a:	6879      	ldr	r1, [r7, #4]
 800341c:	4613      	mov	r3, r2
 800341e:	011b      	lsls	r3, r3, #4
 8003420:	1a9b      	subs	r3, r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	440b      	add	r3, r1
 8003426:	331a      	adds	r3, #26
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d109      	bne.n	8003442 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800342e:	78fa      	ldrb	r2, [r7, #3]
 8003430:	6879      	ldr	r1, [r7, #4]
 8003432:	4613      	mov	r3, r2
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	1a9b      	subs	r3, r3, r2
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	440b      	add	r3, r1
 800343c:	3344      	adds	r3, #68	@ 0x44
 800343e:	2200      	movs	r2, #0
 8003440:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	78fa      	ldrb	r2, [r7, #3]
 8003448:	4611      	mov	r1, r2
 800344a:	4618      	mov	r0, r3
 800344c:	f004 ff6b 	bl	8008326 <USB_HC_Halt>
 8003450:	e0b3      	b.n	80035ba <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	78fa      	ldrb	r2, [r7, #3]
 8003458:	4611      	mov	r1, r2
 800345a:	4618      	mov	r0, r3
 800345c:	f004 f9b9 	bl	80077d2 <USB_ReadChInterrupts>
 8003460:	4603      	mov	r3, r0
 8003462:	f003 0310 	and.w	r3, r3, #16
 8003466:	2b10      	cmp	r3, #16
 8003468:	f040 80a7 	bne.w	80035ba <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800346c:	78fa      	ldrb	r2, [r7, #3]
 800346e:	6879      	ldr	r1, [r7, #4]
 8003470:	4613      	mov	r3, r2
 8003472:	011b      	lsls	r3, r3, #4
 8003474:	1a9b      	subs	r3, r3, r2
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	440b      	add	r3, r1
 800347a:	3326      	adds	r3, #38	@ 0x26
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	2b03      	cmp	r3, #3
 8003480:	d11b      	bne.n	80034ba <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003482:	78fa      	ldrb	r2, [r7, #3]
 8003484:	6879      	ldr	r1, [r7, #4]
 8003486:	4613      	mov	r3, r2
 8003488:	011b      	lsls	r3, r3, #4
 800348a:	1a9b      	subs	r3, r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	440b      	add	r3, r1
 8003490:	3344      	adds	r3, #68	@ 0x44
 8003492:	2200      	movs	r2, #0
 8003494:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003496:	78fa      	ldrb	r2, [r7, #3]
 8003498:	6879      	ldr	r1, [r7, #4]
 800349a:	4613      	mov	r3, r2
 800349c:	011b      	lsls	r3, r3, #4
 800349e:	1a9b      	subs	r3, r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	440b      	add	r3, r1
 80034a4:	334d      	adds	r3, #77	@ 0x4d
 80034a6:	2204      	movs	r2, #4
 80034a8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	78fa      	ldrb	r2, [r7, #3]
 80034b0:	4611      	mov	r1, r2
 80034b2:	4618      	mov	r0, r3
 80034b4:	f004 ff37 	bl	8008326 <USB_HC_Halt>
 80034b8:	e03f      	b.n	800353a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80034ba:	78fa      	ldrb	r2, [r7, #3]
 80034bc:	6879      	ldr	r1, [r7, #4]
 80034be:	4613      	mov	r3, r2
 80034c0:	011b      	lsls	r3, r3, #4
 80034c2:	1a9b      	subs	r3, r3, r2
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	440b      	add	r3, r1
 80034c8:	3326      	adds	r3, #38	@ 0x26
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00a      	beq.n	80034e6 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80034d0:	78fa      	ldrb	r2, [r7, #3]
 80034d2:	6879      	ldr	r1, [r7, #4]
 80034d4:	4613      	mov	r3, r2
 80034d6:	011b      	lsls	r3, r3, #4
 80034d8:	1a9b      	subs	r3, r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	440b      	add	r3, r1
 80034de:	3326      	adds	r3, #38	@ 0x26
 80034e0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d129      	bne.n	800353a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80034e6:	78fa      	ldrb	r2, [r7, #3]
 80034e8:	6879      	ldr	r1, [r7, #4]
 80034ea:	4613      	mov	r3, r2
 80034ec:	011b      	lsls	r3, r3, #4
 80034ee:	1a9b      	subs	r3, r3, r2
 80034f0:	009b      	lsls	r3, r3, #2
 80034f2:	440b      	add	r3, r1
 80034f4:	3344      	adds	r3, #68	@ 0x44
 80034f6:	2200      	movs	r2, #0
 80034f8:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	799b      	ldrb	r3, [r3, #6]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00a      	beq.n	8003518 <HCD_HC_IN_IRQHandler+0xc2a>
 8003502:	78fa      	ldrb	r2, [r7, #3]
 8003504:	6879      	ldr	r1, [r7, #4]
 8003506:	4613      	mov	r3, r2
 8003508:	011b      	lsls	r3, r3, #4
 800350a:	1a9b      	subs	r3, r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	440b      	add	r3, r1
 8003510:	331b      	adds	r3, #27
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	2b01      	cmp	r3, #1
 8003516:	d110      	bne.n	800353a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003518:	78fa      	ldrb	r2, [r7, #3]
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	011b      	lsls	r3, r3, #4
 8003520:	1a9b      	subs	r3, r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	334d      	adds	r3, #77	@ 0x4d
 8003528:	2204      	movs	r2, #4
 800352a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	78fa      	ldrb	r2, [r7, #3]
 8003532:	4611      	mov	r1, r2
 8003534:	4618      	mov	r0, r3
 8003536:	f004 fef6 	bl	8008326 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800353a:	78fa      	ldrb	r2, [r7, #3]
 800353c:	6879      	ldr	r1, [r7, #4]
 800353e:	4613      	mov	r3, r2
 8003540:	011b      	lsls	r3, r3, #4
 8003542:	1a9b      	subs	r3, r3, r2
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	440b      	add	r3, r1
 8003548:	331b      	adds	r3, #27
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	2b01      	cmp	r3, #1
 800354e:	d129      	bne.n	80035a4 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003550:	78fa      	ldrb	r2, [r7, #3]
 8003552:	6879      	ldr	r1, [r7, #4]
 8003554:	4613      	mov	r3, r2
 8003556:	011b      	lsls	r3, r3, #4
 8003558:	1a9b      	subs	r3, r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	440b      	add	r3, r1
 800355e:	331b      	adds	r3, #27
 8003560:	2200      	movs	r2, #0
 8003562:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003564:	78fb      	ldrb	r3, [r7, #3]
 8003566:	015a      	lsls	r2, r3, #5
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	4413      	add	r3, r2
 800356c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	78fa      	ldrb	r2, [r7, #3]
 8003574:	0151      	lsls	r1, r2, #5
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	440a      	add	r2, r1
 800357a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800357e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003582:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003584:	78fb      	ldrb	r3, [r7, #3]
 8003586:	015a      	lsls	r2, r3, #5
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	4413      	add	r3, r2
 800358c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	78fa      	ldrb	r2, [r7, #3]
 8003594:	0151      	lsls	r1, r2, #5
 8003596:	693a      	ldr	r2, [r7, #16]
 8003598:	440a      	add	r2, r1
 800359a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800359e:	f043 0320 	orr.w	r3, r3, #32
 80035a2:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80035a4:	78fb      	ldrb	r3, [r7, #3]
 80035a6:	015a      	lsls	r2, r3, #5
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	4413      	add	r3, r2
 80035ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035b0:	461a      	mov	r2, r3
 80035b2:	2310      	movs	r3, #16
 80035b4:	6093      	str	r3, [r2, #8]
 80035b6:	e000      	b.n	80035ba <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80035b8:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80035ba:	3718      	adds	r7, #24
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	460b      	mov	r3, r1
 80035ca:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	78fa      	ldrb	r2, [r7, #3]
 80035dc:	4611      	mov	r1, r2
 80035de:	4618      	mov	r0, r3
 80035e0:	f004 f8f7 	bl	80077d2 <USB_ReadChInterrupts>
 80035e4:	4603      	mov	r3, r0
 80035e6:	f003 0304 	and.w	r3, r3, #4
 80035ea:	2b04      	cmp	r3, #4
 80035ec:	d11b      	bne.n	8003626 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80035ee:	78fb      	ldrb	r3, [r7, #3]
 80035f0:	015a      	lsls	r2, r3, #5
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	4413      	add	r3, r2
 80035f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035fa:	461a      	mov	r2, r3
 80035fc:	2304      	movs	r3, #4
 80035fe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003600:	78fa      	ldrb	r2, [r7, #3]
 8003602:	6879      	ldr	r1, [r7, #4]
 8003604:	4613      	mov	r3, r2
 8003606:	011b      	lsls	r3, r3, #4
 8003608:	1a9b      	subs	r3, r3, r2
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	440b      	add	r3, r1
 800360e:	334d      	adds	r3, #77	@ 0x4d
 8003610:	2207      	movs	r2, #7
 8003612:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	78fa      	ldrb	r2, [r7, #3]
 800361a:	4611      	mov	r1, r2
 800361c:	4618      	mov	r0, r3
 800361e:	f004 fe82 	bl	8008326 <USB_HC_Halt>
 8003622:	f000 bc89 	b.w	8003f38 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	78fa      	ldrb	r2, [r7, #3]
 800362c:	4611      	mov	r1, r2
 800362e:	4618      	mov	r0, r3
 8003630:	f004 f8cf 	bl	80077d2 <USB_ReadChInterrupts>
 8003634:	4603      	mov	r3, r0
 8003636:	f003 0320 	and.w	r3, r3, #32
 800363a:	2b20      	cmp	r3, #32
 800363c:	f040 8082 	bne.w	8003744 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003640:	78fb      	ldrb	r3, [r7, #3]
 8003642:	015a      	lsls	r2, r3, #5
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	4413      	add	r3, r2
 8003648:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800364c:	461a      	mov	r2, r3
 800364e:	2320      	movs	r3, #32
 8003650:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003652:	78fa      	ldrb	r2, [r7, #3]
 8003654:	6879      	ldr	r1, [r7, #4]
 8003656:	4613      	mov	r3, r2
 8003658:	011b      	lsls	r3, r3, #4
 800365a:	1a9b      	subs	r3, r3, r2
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	440b      	add	r3, r1
 8003660:	3319      	adds	r3, #25
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d124      	bne.n	80036b2 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003668:	78fa      	ldrb	r2, [r7, #3]
 800366a:	6879      	ldr	r1, [r7, #4]
 800366c:	4613      	mov	r3, r2
 800366e:	011b      	lsls	r3, r3, #4
 8003670:	1a9b      	subs	r3, r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	440b      	add	r3, r1
 8003676:	3319      	adds	r3, #25
 8003678:	2200      	movs	r2, #0
 800367a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800367c:	78fa      	ldrb	r2, [r7, #3]
 800367e:	6879      	ldr	r1, [r7, #4]
 8003680:	4613      	mov	r3, r2
 8003682:	011b      	lsls	r3, r3, #4
 8003684:	1a9b      	subs	r3, r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	440b      	add	r3, r1
 800368a:	334c      	adds	r3, #76	@ 0x4c
 800368c:	2202      	movs	r2, #2
 800368e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003690:	78fa      	ldrb	r2, [r7, #3]
 8003692:	6879      	ldr	r1, [r7, #4]
 8003694:	4613      	mov	r3, r2
 8003696:	011b      	lsls	r3, r3, #4
 8003698:	1a9b      	subs	r3, r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	440b      	add	r3, r1
 800369e:	334d      	adds	r3, #77	@ 0x4d
 80036a0:	2203      	movs	r2, #3
 80036a2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	78fa      	ldrb	r2, [r7, #3]
 80036aa:	4611      	mov	r1, r2
 80036ac:	4618      	mov	r0, r3
 80036ae:	f004 fe3a 	bl	8008326 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80036b2:	78fa      	ldrb	r2, [r7, #3]
 80036b4:	6879      	ldr	r1, [r7, #4]
 80036b6:	4613      	mov	r3, r2
 80036b8:	011b      	lsls	r3, r3, #4
 80036ba:	1a9b      	subs	r3, r3, r2
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	440b      	add	r3, r1
 80036c0:	331a      	adds	r3, #26
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	f040 8437 	bne.w	8003f38 <HCD_HC_OUT_IRQHandler+0x978>
 80036ca:	78fa      	ldrb	r2, [r7, #3]
 80036cc:	6879      	ldr	r1, [r7, #4]
 80036ce:	4613      	mov	r3, r2
 80036d0:	011b      	lsls	r3, r3, #4
 80036d2:	1a9b      	subs	r3, r3, r2
 80036d4:	009b      	lsls	r3, r3, #2
 80036d6:	440b      	add	r3, r1
 80036d8:	331b      	adds	r3, #27
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	f040 842b 	bne.w	8003f38 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80036e2:	78fa      	ldrb	r2, [r7, #3]
 80036e4:	6879      	ldr	r1, [r7, #4]
 80036e6:	4613      	mov	r3, r2
 80036e8:	011b      	lsls	r3, r3, #4
 80036ea:	1a9b      	subs	r3, r3, r2
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	440b      	add	r3, r1
 80036f0:	3326      	adds	r3, #38	@ 0x26
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d009      	beq.n	800370c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80036f8:	78fa      	ldrb	r2, [r7, #3]
 80036fa:	6879      	ldr	r1, [r7, #4]
 80036fc:	4613      	mov	r3, r2
 80036fe:	011b      	lsls	r3, r3, #4
 8003700:	1a9b      	subs	r3, r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	440b      	add	r3, r1
 8003706:	331b      	adds	r3, #27
 8003708:	2201      	movs	r2, #1
 800370a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800370c:	78fa      	ldrb	r2, [r7, #3]
 800370e:	6879      	ldr	r1, [r7, #4]
 8003710:	4613      	mov	r3, r2
 8003712:	011b      	lsls	r3, r3, #4
 8003714:	1a9b      	subs	r3, r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	334d      	adds	r3, #77	@ 0x4d
 800371c:	2203      	movs	r2, #3
 800371e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	78fa      	ldrb	r2, [r7, #3]
 8003726:	4611      	mov	r1, r2
 8003728:	4618      	mov	r0, r3
 800372a:	f004 fdfc 	bl	8008326 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800372e:	78fa      	ldrb	r2, [r7, #3]
 8003730:	6879      	ldr	r1, [r7, #4]
 8003732:	4613      	mov	r3, r2
 8003734:	011b      	lsls	r3, r3, #4
 8003736:	1a9b      	subs	r3, r3, r2
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	440b      	add	r3, r1
 800373c:	3344      	adds	r3, #68	@ 0x44
 800373e:	2200      	movs	r2, #0
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	e3f9      	b.n	8003f38 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	78fa      	ldrb	r2, [r7, #3]
 800374a:	4611      	mov	r1, r2
 800374c:	4618      	mov	r0, r3
 800374e:	f004 f840 	bl	80077d2 <USB_ReadChInterrupts>
 8003752:	4603      	mov	r3, r0
 8003754:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003758:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800375c:	d111      	bne.n	8003782 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800375e:	78fb      	ldrb	r3, [r7, #3]
 8003760:	015a      	lsls	r2, r3, #5
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	4413      	add	r3, r2
 8003766:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800376a:	461a      	mov	r2, r3
 800376c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003770:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	78fa      	ldrb	r2, [r7, #3]
 8003778:	4611      	mov	r1, r2
 800377a:	4618      	mov	r0, r3
 800377c:	f004 fdd3 	bl	8008326 <USB_HC_Halt>
 8003780:	e3da      	b.n	8003f38 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	78fa      	ldrb	r2, [r7, #3]
 8003788:	4611      	mov	r1, r2
 800378a:	4618      	mov	r0, r3
 800378c:	f004 f821 	bl	80077d2 <USB_ReadChInterrupts>
 8003790:	4603      	mov	r3, r0
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b01      	cmp	r3, #1
 8003798:	d168      	bne.n	800386c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800379a:	78fa      	ldrb	r2, [r7, #3]
 800379c:	6879      	ldr	r1, [r7, #4]
 800379e:	4613      	mov	r3, r2
 80037a0:	011b      	lsls	r3, r3, #4
 80037a2:	1a9b      	subs	r3, r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	440b      	add	r3, r1
 80037a8:	3344      	adds	r3, #68	@ 0x44
 80037aa:	2200      	movs	r2, #0
 80037ac:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	78fa      	ldrb	r2, [r7, #3]
 80037b4:	4611      	mov	r1, r2
 80037b6:	4618      	mov	r0, r3
 80037b8:	f004 f80b 	bl	80077d2 <USB_ReadChInterrupts>
 80037bc:	4603      	mov	r3, r0
 80037be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037c2:	2b40      	cmp	r3, #64	@ 0x40
 80037c4:	d112      	bne.n	80037ec <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80037c6:	78fa      	ldrb	r2, [r7, #3]
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	4613      	mov	r3, r2
 80037cc:	011b      	lsls	r3, r3, #4
 80037ce:	1a9b      	subs	r3, r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	440b      	add	r3, r1
 80037d4:	3319      	adds	r3, #25
 80037d6:	2201      	movs	r2, #1
 80037d8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80037da:	78fb      	ldrb	r3, [r7, #3]
 80037dc:	015a      	lsls	r2, r3, #5
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	4413      	add	r3, r2
 80037e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037e6:	461a      	mov	r2, r3
 80037e8:	2340      	movs	r3, #64	@ 0x40
 80037ea:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80037ec:	78fa      	ldrb	r2, [r7, #3]
 80037ee:	6879      	ldr	r1, [r7, #4]
 80037f0:	4613      	mov	r3, r2
 80037f2:	011b      	lsls	r3, r3, #4
 80037f4:	1a9b      	subs	r3, r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	440b      	add	r3, r1
 80037fa:	331b      	adds	r3, #27
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d019      	beq.n	8003836 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003802:	78fa      	ldrb	r2, [r7, #3]
 8003804:	6879      	ldr	r1, [r7, #4]
 8003806:	4613      	mov	r3, r2
 8003808:	011b      	lsls	r3, r3, #4
 800380a:	1a9b      	subs	r3, r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	440b      	add	r3, r1
 8003810:	331b      	adds	r3, #27
 8003812:	2200      	movs	r2, #0
 8003814:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003816:	78fb      	ldrb	r3, [r7, #3]
 8003818:	015a      	lsls	r2, r3, #5
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	4413      	add	r3, r2
 800381e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	78fa      	ldrb	r2, [r7, #3]
 8003826:	0151      	lsls	r1, r2, #5
 8003828:	693a      	ldr	r2, [r7, #16]
 800382a:	440a      	add	r2, r1
 800382c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003830:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003834:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003836:	78fb      	ldrb	r3, [r7, #3]
 8003838:	015a      	lsls	r2, r3, #5
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	4413      	add	r3, r2
 800383e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003842:	461a      	mov	r2, r3
 8003844:	2301      	movs	r3, #1
 8003846:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003848:	78fa      	ldrb	r2, [r7, #3]
 800384a:	6879      	ldr	r1, [r7, #4]
 800384c:	4613      	mov	r3, r2
 800384e:	011b      	lsls	r3, r3, #4
 8003850:	1a9b      	subs	r3, r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	440b      	add	r3, r1
 8003856:	334d      	adds	r3, #77	@ 0x4d
 8003858:	2201      	movs	r2, #1
 800385a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	78fa      	ldrb	r2, [r7, #3]
 8003862:	4611      	mov	r1, r2
 8003864:	4618      	mov	r0, r3
 8003866:	f004 fd5e 	bl	8008326 <USB_HC_Halt>
 800386a:	e365      	b.n	8003f38 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	78fa      	ldrb	r2, [r7, #3]
 8003872:	4611      	mov	r1, r2
 8003874:	4618      	mov	r0, r3
 8003876:	f003 ffac 	bl	80077d2 <USB_ReadChInterrupts>
 800387a:	4603      	mov	r3, r0
 800387c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003880:	2b40      	cmp	r3, #64	@ 0x40
 8003882:	d139      	bne.n	80038f8 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003884:	78fa      	ldrb	r2, [r7, #3]
 8003886:	6879      	ldr	r1, [r7, #4]
 8003888:	4613      	mov	r3, r2
 800388a:	011b      	lsls	r3, r3, #4
 800388c:	1a9b      	subs	r3, r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	440b      	add	r3, r1
 8003892:	334d      	adds	r3, #77	@ 0x4d
 8003894:	2205      	movs	r2, #5
 8003896:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003898:	78fa      	ldrb	r2, [r7, #3]
 800389a:	6879      	ldr	r1, [r7, #4]
 800389c:	4613      	mov	r3, r2
 800389e:	011b      	lsls	r3, r3, #4
 80038a0:	1a9b      	subs	r3, r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	440b      	add	r3, r1
 80038a6:	331a      	adds	r3, #26
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d109      	bne.n	80038c2 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80038ae:	78fa      	ldrb	r2, [r7, #3]
 80038b0:	6879      	ldr	r1, [r7, #4]
 80038b2:	4613      	mov	r3, r2
 80038b4:	011b      	lsls	r3, r3, #4
 80038b6:	1a9b      	subs	r3, r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	440b      	add	r3, r1
 80038bc:	3319      	adds	r3, #25
 80038be:	2201      	movs	r2, #1
 80038c0:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80038c2:	78fa      	ldrb	r2, [r7, #3]
 80038c4:	6879      	ldr	r1, [r7, #4]
 80038c6:	4613      	mov	r3, r2
 80038c8:	011b      	lsls	r3, r3, #4
 80038ca:	1a9b      	subs	r3, r3, r2
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	440b      	add	r3, r1
 80038d0:	3344      	adds	r3, #68	@ 0x44
 80038d2:	2200      	movs	r2, #0
 80038d4:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	78fa      	ldrb	r2, [r7, #3]
 80038dc:	4611      	mov	r1, r2
 80038de:	4618      	mov	r0, r3
 80038e0:	f004 fd21 	bl	8008326 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80038e4:	78fb      	ldrb	r3, [r7, #3]
 80038e6:	015a      	lsls	r2, r3, #5
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	4413      	add	r3, r2
 80038ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038f0:	461a      	mov	r2, r3
 80038f2:	2340      	movs	r3, #64	@ 0x40
 80038f4:	6093      	str	r3, [r2, #8]
 80038f6:	e31f      	b.n	8003f38 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	78fa      	ldrb	r2, [r7, #3]
 80038fe:	4611      	mov	r1, r2
 8003900:	4618      	mov	r0, r3
 8003902:	f003 ff66 	bl	80077d2 <USB_ReadChInterrupts>
 8003906:	4603      	mov	r3, r0
 8003908:	f003 0308 	and.w	r3, r3, #8
 800390c:	2b08      	cmp	r3, #8
 800390e:	d11a      	bne.n	8003946 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003910:	78fb      	ldrb	r3, [r7, #3]
 8003912:	015a      	lsls	r2, r3, #5
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	4413      	add	r3, r2
 8003918:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800391c:	461a      	mov	r2, r3
 800391e:	2308      	movs	r3, #8
 8003920:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003922:	78fa      	ldrb	r2, [r7, #3]
 8003924:	6879      	ldr	r1, [r7, #4]
 8003926:	4613      	mov	r3, r2
 8003928:	011b      	lsls	r3, r3, #4
 800392a:	1a9b      	subs	r3, r3, r2
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	440b      	add	r3, r1
 8003930:	334d      	adds	r3, #77	@ 0x4d
 8003932:	2206      	movs	r2, #6
 8003934:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	78fa      	ldrb	r2, [r7, #3]
 800393c:	4611      	mov	r1, r2
 800393e:	4618      	mov	r0, r3
 8003940:	f004 fcf1 	bl	8008326 <USB_HC_Halt>
 8003944:	e2f8      	b.n	8003f38 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	78fa      	ldrb	r2, [r7, #3]
 800394c:	4611      	mov	r1, r2
 800394e:	4618      	mov	r0, r3
 8003950:	f003 ff3f 	bl	80077d2 <USB_ReadChInterrupts>
 8003954:	4603      	mov	r3, r0
 8003956:	f003 0310 	and.w	r3, r3, #16
 800395a:	2b10      	cmp	r3, #16
 800395c:	d144      	bne.n	80039e8 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800395e:	78fa      	ldrb	r2, [r7, #3]
 8003960:	6879      	ldr	r1, [r7, #4]
 8003962:	4613      	mov	r3, r2
 8003964:	011b      	lsls	r3, r3, #4
 8003966:	1a9b      	subs	r3, r3, r2
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	440b      	add	r3, r1
 800396c:	3344      	adds	r3, #68	@ 0x44
 800396e:	2200      	movs	r2, #0
 8003970:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003972:	78fa      	ldrb	r2, [r7, #3]
 8003974:	6879      	ldr	r1, [r7, #4]
 8003976:	4613      	mov	r3, r2
 8003978:	011b      	lsls	r3, r3, #4
 800397a:	1a9b      	subs	r3, r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	440b      	add	r3, r1
 8003980:	334d      	adds	r3, #77	@ 0x4d
 8003982:	2204      	movs	r2, #4
 8003984:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003986:	78fa      	ldrb	r2, [r7, #3]
 8003988:	6879      	ldr	r1, [r7, #4]
 800398a:	4613      	mov	r3, r2
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	1a9b      	subs	r3, r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	440b      	add	r3, r1
 8003994:	3319      	adds	r3, #25
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d114      	bne.n	80039c6 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800399c:	78fa      	ldrb	r2, [r7, #3]
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	4613      	mov	r3, r2
 80039a2:	011b      	lsls	r3, r3, #4
 80039a4:	1a9b      	subs	r3, r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	440b      	add	r3, r1
 80039aa:	3318      	adds	r3, #24
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d109      	bne.n	80039c6 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80039b2:	78fa      	ldrb	r2, [r7, #3]
 80039b4:	6879      	ldr	r1, [r7, #4]
 80039b6:	4613      	mov	r3, r2
 80039b8:	011b      	lsls	r3, r3, #4
 80039ba:	1a9b      	subs	r3, r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	440b      	add	r3, r1
 80039c0:	3319      	adds	r3, #25
 80039c2:	2201      	movs	r2, #1
 80039c4:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	78fa      	ldrb	r2, [r7, #3]
 80039cc:	4611      	mov	r1, r2
 80039ce:	4618      	mov	r0, r3
 80039d0:	f004 fca9 	bl	8008326 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80039d4:	78fb      	ldrb	r3, [r7, #3]
 80039d6:	015a      	lsls	r2, r3, #5
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	4413      	add	r3, r2
 80039dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039e0:	461a      	mov	r2, r3
 80039e2:	2310      	movs	r3, #16
 80039e4:	6093      	str	r3, [r2, #8]
 80039e6:	e2a7      	b.n	8003f38 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	78fa      	ldrb	r2, [r7, #3]
 80039ee:	4611      	mov	r1, r2
 80039f0:	4618      	mov	r0, r3
 80039f2:	f003 feee 	bl	80077d2 <USB_ReadChInterrupts>
 80039f6:	4603      	mov	r3, r0
 80039f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039fc:	2b80      	cmp	r3, #128	@ 0x80
 80039fe:	f040 8083 	bne.w	8003b08 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	799b      	ldrb	r3, [r3, #6]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d111      	bne.n	8003a2e <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003a0a:	78fa      	ldrb	r2, [r7, #3]
 8003a0c:	6879      	ldr	r1, [r7, #4]
 8003a0e:	4613      	mov	r3, r2
 8003a10:	011b      	lsls	r3, r3, #4
 8003a12:	1a9b      	subs	r3, r3, r2
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	440b      	add	r3, r1
 8003a18:	334d      	adds	r3, #77	@ 0x4d
 8003a1a:	2207      	movs	r2, #7
 8003a1c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	78fa      	ldrb	r2, [r7, #3]
 8003a24:	4611      	mov	r1, r2
 8003a26:	4618      	mov	r0, r3
 8003a28:	f004 fc7d 	bl	8008326 <USB_HC_Halt>
 8003a2c:	e062      	b.n	8003af4 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003a2e:	78fa      	ldrb	r2, [r7, #3]
 8003a30:	6879      	ldr	r1, [r7, #4]
 8003a32:	4613      	mov	r3, r2
 8003a34:	011b      	lsls	r3, r3, #4
 8003a36:	1a9b      	subs	r3, r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	440b      	add	r3, r1
 8003a3c:	3344      	adds	r3, #68	@ 0x44
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	1c59      	adds	r1, r3, #1
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	4613      	mov	r3, r2
 8003a46:	011b      	lsls	r3, r3, #4
 8003a48:	1a9b      	subs	r3, r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	4403      	add	r3, r0
 8003a4e:	3344      	adds	r3, #68	@ 0x44
 8003a50:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003a52:	78fa      	ldrb	r2, [r7, #3]
 8003a54:	6879      	ldr	r1, [r7, #4]
 8003a56:	4613      	mov	r3, r2
 8003a58:	011b      	lsls	r3, r3, #4
 8003a5a:	1a9b      	subs	r3, r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	440b      	add	r3, r1
 8003a60:	3344      	adds	r3, #68	@ 0x44
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d922      	bls.n	8003aae <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003a68:	78fa      	ldrb	r2, [r7, #3]
 8003a6a:	6879      	ldr	r1, [r7, #4]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	011b      	lsls	r3, r3, #4
 8003a70:	1a9b      	subs	r3, r3, r2
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	440b      	add	r3, r1
 8003a76:	3344      	adds	r3, #68	@ 0x44
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003a7c:	78fa      	ldrb	r2, [r7, #3]
 8003a7e:	6879      	ldr	r1, [r7, #4]
 8003a80:	4613      	mov	r3, r2
 8003a82:	011b      	lsls	r3, r3, #4
 8003a84:	1a9b      	subs	r3, r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	440b      	add	r3, r1
 8003a8a:	334c      	adds	r3, #76	@ 0x4c
 8003a8c:	2204      	movs	r2, #4
 8003a8e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003a90:	78fa      	ldrb	r2, [r7, #3]
 8003a92:	6879      	ldr	r1, [r7, #4]
 8003a94:	4613      	mov	r3, r2
 8003a96:	011b      	lsls	r3, r3, #4
 8003a98:	1a9b      	subs	r3, r3, r2
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	440b      	add	r3, r1
 8003a9e:	334c      	adds	r3, #76	@ 0x4c
 8003aa0:	781a      	ldrb	r2, [r3, #0]
 8003aa2:	78fb      	ldrb	r3, [r7, #3]
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f009 fbf6 	bl	800d298 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003aac:	e022      	b.n	8003af4 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003aae:	78fa      	ldrb	r2, [r7, #3]
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	1a9b      	subs	r3, r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	440b      	add	r3, r1
 8003abc:	334c      	adds	r3, #76	@ 0x4c
 8003abe:	2202      	movs	r2, #2
 8003ac0:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003ac2:	78fb      	ldrb	r3, [r7, #3]
 8003ac4:	015a      	lsls	r2, r3, #5
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	4413      	add	r3, r2
 8003aca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003ad8:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ae0:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ae2:	78fb      	ldrb	r3, [r7, #3]
 8003ae4:	015a      	lsls	r2, r3, #5
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	4413      	add	r3, r2
 8003aea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003aee:	461a      	mov	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003af4:	78fb      	ldrb	r3, [r7, #3]
 8003af6:	015a      	lsls	r2, r3, #5
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	4413      	add	r3, r2
 8003afc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b00:	461a      	mov	r2, r3
 8003b02:	2380      	movs	r3, #128	@ 0x80
 8003b04:	6093      	str	r3, [r2, #8]
 8003b06:	e217      	b.n	8003f38 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	78fa      	ldrb	r2, [r7, #3]
 8003b0e:	4611      	mov	r1, r2
 8003b10:	4618      	mov	r0, r3
 8003b12:	f003 fe5e 	bl	80077d2 <USB_ReadChInterrupts>
 8003b16:	4603      	mov	r3, r0
 8003b18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b20:	d11b      	bne.n	8003b5a <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003b22:	78fa      	ldrb	r2, [r7, #3]
 8003b24:	6879      	ldr	r1, [r7, #4]
 8003b26:	4613      	mov	r3, r2
 8003b28:	011b      	lsls	r3, r3, #4
 8003b2a:	1a9b      	subs	r3, r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	440b      	add	r3, r1
 8003b30:	334d      	adds	r3, #77	@ 0x4d
 8003b32:	2209      	movs	r2, #9
 8003b34:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	78fa      	ldrb	r2, [r7, #3]
 8003b3c:	4611      	mov	r1, r2
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f004 fbf1 	bl	8008326 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003b44:	78fb      	ldrb	r3, [r7, #3]
 8003b46:	015a      	lsls	r2, r3, #5
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	4413      	add	r3, r2
 8003b4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b50:	461a      	mov	r2, r3
 8003b52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b56:	6093      	str	r3, [r2, #8]
 8003b58:	e1ee      	b.n	8003f38 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	78fa      	ldrb	r2, [r7, #3]
 8003b60:	4611      	mov	r1, r2
 8003b62:	4618      	mov	r0, r3
 8003b64:	f003 fe35 	bl	80077d2 <USB_ReadChInterrupts>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	f003 0302 	and.w	r3, r3, #2
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	f040 81df 	bne.w	8003f32 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003b74:	78fb      	ldrb	r3, [r7, #3]
 8003b76:	015a      	lsls	r2, r3, #5
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	4413      	add	r3, r2
 8003b7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b80:	461a      	mov	r2, r3
 8003b82:	2302      	movs	r3, #2
 8003b84:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003b86:	78fa      	ldrb	r2, [r7, #3]
 8003b88:	6879      	ldr	r1, [r7, #4]
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	1a9b      	subs	r3, r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	440b      	add	r3, r1
 8003b94:	334d      	adds	r3, #77	@ 0x4d
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	f040 8093 	bne.w	8003cc4 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b9e:	78fa      	ldrb	r2, [r7, #3]
 8003ba0:	6879      	ldr	r1, [r7, #4]
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	011b      	lsls	r3, r3, #4
 8003ba6:	1a9b      	subs	r3, r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	440b      	add	r3, r1
 8003bac:	334d      	adds	r3, #77	@ 0x4d
 8003bae:	2202      	movs	r2, #2
 8003bb0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003bb2:	78fa      	ldrb	r2, [r7, #3]
 8003bb4:	6879      	ldr	r1, [r7, #4]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	011b      	lsls	r3, r3, #4
 8003bba:	1a9b      	subs	r3, r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	440b      	add	r3, r1
 8003bc0:	334c      	adds	r3, #76	@ 0x4c
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003bc6:	78fa      	ldrb	r2, [r7, #3]
 8003bc8:	6879      	ldr	r1, [r7, #4]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	011b      	lsls	r3, r3, #4
 8003bce:	1a9b      	subs	r3, r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	440b      	add	r3, r1
 8003bd4:	3326      	adds	r3, #38	@ 0x26
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d00b      	beq.n	8003bf4 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003bdc:	78fa      	ldrb	r2, [r7, #3]
 8003bde:	6879      	ldr	r1, [r7, #4]
 8003be0:	4613      	mov	r3, r2
 8003be2:	011b      	lsls	r3, r3, #4
 8003be4:	1a9b      	subs	r3, r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	440b      	add	r3, r1
 8003bea:	3326      	adds	r3, #38	@ 0x26
 8003bec:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003bee:	2b03      	cmp	r3, #3
 8003bf0:	f040 8190 	bne.w	8003f14 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	799b      	ldrb	r3, [r3, #6]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d115      	bne.n	8003c28 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003bfc:	78fa      	ldrb	r2, [r7, #3]
 8003bfe:	6879      	ldr	r1, [r7, #4]
 8003c00:	4613      	mov	r3, r2
 8003c02:	011b      	lsls	r3, r3, #4
 8003c04:	1a9b      	subs	r3, r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	333d      	adds	r3, #61	@ 0x3d
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	78fa      	ldrb	r2, [r7, #3]
 8003c10:	f083 0301 	eor.w	r3, r3, #1
 8003c14:	b2d8      	uxtb	r0, r3
 8003c16:	6879      	ldr	r1, [r7, #4]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	011b      	lsls	r3, r3, #4
 8003c1c:	1a9b      	subs	r3, r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	440b      	add	r3, r1
 8003c22:	333d      	adds	r3, #61	@ 0x3d
 8003c24:	4602      	mov	r2, r0
 8003c26:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	799b      	ldrb	r3, [r3, #6]
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	f040 8171 	bne.w	8003f14 <HCD_HC_OUT_IRQHandler+0x954>
 8003c32:	78fa      	ldrb	r2, [r7, #3]
 8003c34:	6879      	ldr	r1, [r7, #4]
 8003c36:	4613      	mov	r3, r2
 8003c38:	011b      	lsls	r3, r3, #4
 8003c3a:	1a9b      	subs	r3, r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	440b      	add	r3, r1
 8003c40:	3334      	adds	r3, #52	@ 0x34
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	f000 8165 	beq.w	8003f14 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003c4a:	78fa      	ldrb	r2, [r7, #3]
 8003c4c:	6879      	ldr	r1, [r7, #4]
 8003c4e:	4613      	mov	r3, r2
 8003c50:	011b      	lsls	r3, r3, #4
 8003c52:	1a9b      	subs	r3, r3, r2
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	440b      	add	r3, r1
 8003c58:	3334      	adds	r3, #52	@ 0x34
 8003c5a:	6819      	ldr	r1, [r3, #0]
 8003c5c:	78fa      	ldrb	r2, [r7, #3]
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	4613      	mov	r3, r2
 8003c62:	011b      	lsls	r3, r3, #4
 8003c64:	1a9b      	subs	r3, r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4403      	add	r3, r0
 8003c6a:	3328      	adds	r3, #40	@ 0x28
 8003c6c:	881b      	ldrh	r3, [r3, #0]
 8003c6e:	440b      	add	r3, r1
 8003c70:	1e59      	subs	r1, r3, #1
 8003c72:	78fa      	ldrb	r2, [r7, #3]
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	4613      	mov	r3, r2
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	1a9b      	subs	r3, r3, r2
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	4403      	add	r3, r0
 8003c80:	3328      	adds	r3, #40	@ 0x28
 8003c82:	881b      	ldrh	r3, [r3, #0]
 8003c84:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c88:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	f003 0301 	and.w	r3, r3, #1
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	f000 813f 	beq.w	8003f14 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003c96:	78fa      	ldrb	r2, [r7, #3]
 8003c98:	6879      	ldr	r1, [r7, #4]
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	011b      	lsls	r3, r3, #4
 8003c9e:	1a9b      	subs	r3, r3, r2
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	440b      	add	r3, r1
 8003ca4:	333d      	adds	r3, #61	@ 0x3d
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	78fa      	ldrb	r2, [r7, #3]
 8003caa:	f083 0301 	eor.w	r3, r3, #1
 8003cae:	b2d8      	uxtb	r0, r3
 8003cb0:	6879      	ldr	r1, [r7, #4]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	011b      	lsls	r3, r3, #4
 8003cb6:	1a9b      	subs	r3, r3, r2
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	440b      	add	r3, r1
 8003cbc:	333d      	adds	r3, #61	@ 0x3d
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	701a      	strb	r2, [r3, #0]
 8003cc2:	e127      	b.n	8003f14 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003cc4:	78fa      	ldrb	r2, [r7, #3]
 8003cc6:	6879      	ldr	r1, [r7, #4]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	011b      	lsls	r3, r3, #4
 8003ccc:	1a9b      	subs	r3, r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	440b      	add	r3, r1
 8003cd2:	334d      	adds	r3, #77	@ 0x4d
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	2b03      	cmp	r3, #3
 8003cd8:	d120      	bne.n	8003d1c <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003cda:	78fa      	ldrb	r2, [r7, #3]
 8003cdc:	6879      	ldr	r1, [r7, #4]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	011b      	lsls	r3, r3, #4
 8003ce2:	1a9b      	subs	r3, r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	440b      	add	r3, r1
 8003ce8:	334d      	adds	r3, #77	@ 0x4d
 8003cea:	2202      	movs	r2, #2
 8003cec:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003cee:	78fa      	ldrb	r2, [r7, #3]
 8003cf0:	6879      	ldr	r1, [r7, #4]
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	011b      	lsls	r3, r3, #4
 8003cf6:	1a9b      	subs	r3, r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	440b      	add	r3, r1
 8003cfc:	331b      	adds	r3, #27
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	f040 8107 	bne.w	8003f14 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d06:	78fa      	ldrb	r2, [r7, #3]
 8003d08:	6879      	ldr	r1, [r7, #4]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	011b      	lsls	r3, r3, #4
 8003d0e:	1a9b      	subs	r3, r3, r2
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	440b      	add	r3, r1
 8003d14:	334c      	adds	r3, #76	@ 0x4c
 8003d16:	2202      	movs	r2, #2
 8003d18:	701a      	strb	r2, [r3, #0]
 8003d1a:	e0fb      	b.n	8003f14 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003d1c:	78fa      	ldrb	r2, [r7, #3]
 8003d1e:	6879      	ldr	r1, [r7, #4]
 8003d20:	4613      	mov	r3, r2
 8003d22:	011b      	lsls	r3, r3, #4
 8003d24:	1a9b      	subs	r3, r3, r2
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	440b      	add	r3, r1
 8003d2a:	334d      	adds	r3, #77	@ 0x4d
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	2b04      	cmp	r3, #4
 8003d30:	d13a      	bne.n	8003da8 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d32:	78fa      	ldrb	r2, [r7, #3]
 8003d34:	6879      	ldr	r1, [r7, #4]
 8003d36:	4613      	mov	r3, r2
 8003d38:	011b      	lsls	r3, r3, #4
 8003d3a:	1a9b      	subs	r3, r3, r2
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	440b      	add	r3, r1
 8003d40:	334d      	adds	r3, #77	@ 0x4d
 8003d42:	2202      	movs	r2, #2
 8003d44:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d46:	78fa      	ldrb	r2, [r7, #3]
 8003d48:	6879      	ldr	r1, [r7, #4]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	011b      	lsls	r3, r3, #4
 8003d4e:	1a9b      	subs	r3, r3, r2
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	440b      	add	r3, r1
 8003d54:	334c      	adds	r3, #76	@ 0x4c
 8003d56:	2202      	movs	r2, #2
 8003d58:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003d5a:	78fa      	ldrb	r2, [r7, #3]
 8003d5c:	6879      	ldr	r1, [r7, #4]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	011b      	lsls	r3, r3, #4
 8003d62:	1a9b      	subs	r3, r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	440b      	add	r3, r1
 8003d68:	331b      	adds	r3, #27
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	f040 80d1 	bne.w	8003f14 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003d72:	78fa      	ldrb	r2, [r7, #3]
 8003d74:	6879      	ldr	r1, [r7, #4]
 8003d76:	4613      	mov	r3, r2
 8003d78:	011b      	lsls	r3, r3, #4
 8003d7a:	1a9b      	subs	r3, r3, r2
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	440b      	add	r3, r1
 8003d80:	331b      	adds	r3, #27
 8003d82:	2200      	movs	r2, #0
 8003d84:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003d86:	78fb      	ldrb	r3, [r7, #3]
 8003d88:	015a      	lsls	r2, r3, #5
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	78fa      	ldrb	r2, [r7, #3]
 8003d96:	0151      	lsls	r1, r2, #5
 8003d98:	693a      	ldr	r2, [r7, #16]
 8003d9a:	440a      	add	r2, r1
 8003d9c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003da0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003da4:	6053      	str	r3, [r2, #4]
 8003da6:	e0b5      	b.n	8003f14 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003da8:	78fa      	ldrb	r2, [r7, #3]
 8003daa:	6879      	ldr	r1, [r7, #4]
 8003dac:	4613      	mov	r3, r2
 8003dae:	011b      	lsls	r3, r3, #4
 8003db0:	1a9b      	subs	r3, r3, r2
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	440b      	add	r3, r1
 8003db6:	334d      	adds	r3, #77	@ 0x4d
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	2b05      	cmp	r3, #5
 8003dbc:	d114      	bne.n	8003de8 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003dbe:	78fa      	ldrb	r2, [r7, #3]
 8003dc0:	6879      	ldr	r1, [r7, #4]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	011b      	lsls	r3, r3, #4
 8003dc6:	1a9b      	subs	r3, r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	440b      	add	r3, r1
 8003dcc:	334d      	adds	r3, #77	@ 0x4d
 8003dce:	2202      	movs	r2, #2
 8003dd0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003dd2:	78fa      	ldrb	r2, [r7, #3]
 8003dd4:	6879      	ldr	r1, [r7, #4]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	011b      	lsls	r3, r3, #4
 8003dda:	1a9b      	subs	r3, r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	440b      	add	r3, r1
 8003de0:	334c      	adds	r3, #76	@ 0x4c
 8003de2:	2202      	movs	r2, #2
 8003de4:	701a      	strb	r2, [r3, #0]
 8003de6:	e095      	b.n	8003f14 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003de8:	78fa      	ldrb	r2, [r7, #3]
 8003dea:	6879      	ldr	r1, [r7, #4]
 8003dec:	4613      	mov	r3, r2
 8003dee:	011b      	lsls	r3, r3, #4
 8003df0:	1a9b      	subs	r3, r3, r2
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	440b      	add	r3, r1
 8003df6:	334d      	adds	r3, #77	@ 0x4d
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	2b06      	cmp	r3, #6
 8003dfc:	d114      	bne.n	8003e28 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003dfe:	78fa      	ldrb	r2, [r7, #3]
 8003e00:	6879      	ldr	r1, [r7, #4]
 8003e02:	4613      	mov	r3, r2
 8003e04:	011b      	lsls	r3, r3, #4
 8003e06:	1a9b      	subs	r3, r3, r2
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	440b      	add	r3, r1
 8003e0c:	334d      	adds	r3, #77	@ 0x4d
 8003e0e:	2202      	movs	r2, #2
 8003e10:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003e12:	78fa      	ldrb	r2, [r7, #3]
 8003e14:	6879      	ldr	r1, [r7, #4]
 8003e16:	4613      	mov	r3, r2
 8003e18:	011b      	lsls	r3, r3, #4
 8003e1a:	1a9b      	subs	r3, r3, r2
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	440b      	add	r3, r1
 8003e20:	334c      	adds	r3, #76	@ 0x4c
 8003e22:	2205      	movs	r2, #5
 8003e24:	701a      	strb	r2, [r3, #0]
 8003e26:	e075      	b.n	8003f14 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003e28:	78fa      	ldrb	r2, [r7, #3]
 8003e2a:	6879      	ldr	r1, [r7, #4]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	011b      	lsls	r3, r3, #4
 8003e30:	1a9b      	subs	r3, r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	440b      	add	r3, r1
 8003e36:	334d      	adds	r3, #77	@ 0x4d
 8003e38:	781b      	ldrb	r3, [r3, #0]
 8003e3a:	2b07      	cmp	r3, #7
 8003e3c:	d00a      	beq.n	8003e54 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003e3e:	78fa      	ldrb	r2, [r7, #3]
 8003e40:	6879      	ldr	r1, [r7, #4]
 8003e42:	4613      	mov	r3, r2
 8003e44:	011b      	lsls	r3, r3, #4
 8003e46:	1a9b      	subs	r3, r3, r2
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	440b      	add	r3, r1
 8003e4c:	334d      	adds	r3, #77	@ 0x4d
 8003e4e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003e50:	2b09      	cmp	r3, #9
 8003e52:	d170      	bne.n	8003f36 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e54:	78fa      	ldrb	r2, [r7, #3]
 8003e56:	6879      	ldr	r1, [r7, #4]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	011b      	lsls	r3, r3, #4
 8003e5c:	1a9b      	subs	r3, r3, r2
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	440b      	add	r3, r1
 8003e62:	334d      	adds	r3, #77	@ 0x4d
 8003e64:	2202      	movs	r2, #2
 8003e66:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003e68:	78fa      	ldrb	r2, [r7, #3]
 8003e6a:	6879      	ldr	r1, [r7, #4]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	011b      	lsls	r3, r3, #4
 8003e70:	1a9b      	subs	r3, r3, r2
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	440b      	add	r3, r1
 8003e76:	3344      	adds	r3, #68	@ 0x44
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	1c59      	adds	r1, r3, #1
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	1a9b      	subs	r3, r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	4403      	add	r3, r0
 8003e88:	3344      	adds	r3, #68	@ 0x44
 8003e8a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003e8c:	78fa      	ldrb	r2, [r7, #3]
 8003e8e:	6879      	ldr	r1, [r7, #4]
 8003e90:	4613      	mov	r3, r2
 8003e92:	011b      	lsls	r3, r3, #4
 8003e94:	1a9b      	subs	r3, r3, r2
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	440b      	add	r3, r1
 8003e9a:	3344      	adds	r3, #68	@ 0x44
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d914      	bls.n	8003ecc <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003ea2:	78fa      	ldrb	r2, [r7, #3]
 8003ea4:	6879      	ldr	r1, [r7, #4]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	011b      	lsls	r3, r3, #4
 8003eaa:	1a9b      	subs	r3, r3, r2
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	440b      	add	r3, r1
 8003eb0:	3344      	adds	r3, #68	@ 0x44
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003eb6:	78fa      	ldrb	r2, [r7, #3]
 8003eb8:	6879      	ldr	r1, [r7, #4]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	1a9b      	subs	r3, r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	440b      	add	r3, r1
 8003ec4:	334c      	adds	r3, #76	@ 0x4c
 8003ec6:	2204      	movs	r2, #4
 8003ec8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003eca:	e022      	b.n	8003f12 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003ecc:	78fa      	ldrb	r2, [r7, #3]
 8003ece:	6879      	ldr	r1, [r7, #4]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	011b      	lsls	r3, r3, #4
 8003ed4:	1a9b      	subs	r3, r3, r2
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	440b      	add	r3, r1
 8003eda:	334c      	adds	r3, #76	@ 0x4c
 8003edc:	2202      	movs	r2, #2
 8003ede:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003ee0:	78fb      	ldrb	r3, [r7, #3]
 8003ee2:	015a      	lsls	r2, r3, #5
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003ef6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003efe:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003f00:	78fb      	ldrb	r3, [r7, #3]
 8003f02:	015a      	lsls	r2, r3, #5
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	4413      	add	r3, r2
 8003f08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f12:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003f14:	78fa      	ldrb	r2, [r7, #3]
 8003f16:	6879      	ldr	r1, [r7, #4]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	011b      	lsls	r3, r3, #4
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	440b      	add	r3, r1
 8003f22:	334c      	adds	r3, #76	@ 0x4c
 8003f24:	781a      	ldrb	r2, [r3, #0]
 8003f26:	78fb      	ldrb	r3, [r7, #3]
 8003f28:	4619      	mov	r1, r3
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f009 f9b4 	bl	800d298 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003f30:	e002      	b.n	8003f38 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003f32:	bf00      	nop
 8003f34:	e000      	b.n	8003f38 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003f36:	bf00      	nop
  }
}
 8003f38:	3718      	adds	r7, #24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b08a      	sub	sp, #40	@ 0x28
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
 8003f56:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	f003 030f 	and.w	r3, r3, #15
 8003f5e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	0c5b      	lsrs	r3, r3, #17
 8003f64:	f003 030f 	and.w	r3, r3, #15
 8003f68:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	091b      	lsrs	r3, r3, #4
 8003f6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f72:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d004      	beq.n	8003f84 <HCD_RXQLVL_IRQHandler+0x46>
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	2b05      	cmp	r3, #5
 8003f7e:	f000 80b6 	beq.w	80040ee <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003f82:	e0b7      	b.n	80040f4 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f000 80b3 	beq.w	80040f2 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003f8c:	6879      	ldr	r1, [r7, #4]
 8003f8e:	69ba      	ldr	r2, [r7, #24]
 8003f90:	4613      	mov	r3, r2
 8003f92:	011b      	lsls	r3, r3, #4
 8003f94:	1a9b      	subs	r3, r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	440b      	add	r3, r1
 8003f9a:	332c      	adds	r3, #44	@ 0x2c
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 80a7 	beq.w	80040f2 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003fa4:	6879      	ldr	r1, [r7, #4]
 8003fa6:	69ba      	ldr	r2, [r7, #24]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	011b      	lsls	r3, r3, #4
 8003fac:	1a9b      	subs	r3, r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	440b      	add	r3, r1
 8003fb2:	3338      	adds	r3, #56	@ 0x38
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	18d1      	adds	r1, r2, r3
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	69ba      	ldr	r2, [r7, #24]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	011b      	lsls	r3, r3, #4
 8003fc2:	1a9b      	subs	r3, r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	4403      	add	r3, r0
 8003fc8:	3334      	adds	r3, #52	@ 0x34
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4299      	cmp	r1, r3
 8003fce:	f200 8083 	bhi.w	80040d8 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6818      	ldr	r0, [r3, #0]
 8003fd6:	6879      	ldr	r1, [r7, #4]
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	4613      	mov	r3, r2
 8003fdc:	011b      	lsls	r3, r3, #4
 8003fde:	1a9b      	subs	r3, r3, r2
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	440b      	add	r3, r1
 8003fe4:	332c      	adds	r3, #44	@ 0x2c
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	b292      	uxth	r2, r2
 8003fec:	4619      	mov	r1, r3
 8003fee:	f003 fb85 	bl	80076fc <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003ff2:	6879      	ldr	r1, [r7, #4]
 8003ff4:	69ba      	ldr	r2, [r7, #24]
 8003ff6:	4613      	mov	r3, r2
 8003ff8:	011b      	lsls	r3, r3, #4
 8003ffa:	1a9b      	subs	r3, r3, r2
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	440b      	add	r3, r1
 8004000:	332c      	adds	r3, #44	@ 0x2c
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	18d1      	adds	r1, r2, r3
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	69ba      	ldr	r2, [r7, #24]
 800400c:	4613      	mov	r3, r2
 800400e:	011b      	lsls	r3, r3, #4
 8004010:	1a9b      	subs	r3, r3, r2
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	4403      	add	r3, r0
 8004016:	332c      	adds	r3, #44	@ 0x2c
 8004018:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	69ba      	ldr	r2, [r7, #24]
 800401e:	4613      	mov	r3, r2
 8004020:	011b      	lsls	r3, r3, #4
 8004022:	1a9b      	subs	r3, r3, r2
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	440b      	add	r3, r1
 8004028:	3338      	adds	r3, #56	@ 0x38
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	18d1      	adds	r1, r2, r3
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	69ba      	ldr	r2, [r7, #24]
 8004034:	4613      	mov	r3, r2
 8004036:	011b      	lsls	r3, r3, #4
 8004038:	1a9b      	subs	r3, r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	4403      	add	r3, r0
 800403e:	3338      	adds	r3, #56	@ 0x38
 8004040:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	015a      	lsls	r2, r3, #5
 8004046:	6a3b      	ldr	r3, [r7, #32]
 8004048:	4413      	add	r3, r2
 800404a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	0cdb      	lsrs	r3, r3, #19
 8004052:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004056:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004058:	6879      	ldr	r1, [r7, #4]
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	4613      	mov	r3, r2
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	1a9b      	subs	r3, r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	440b      	add	r3, r1
 8004066:	3328      	adds	r3, #40	@ 0x28
 8004068:	881b      	ldrh	r3, [r3, #0]
 800406a:	461a      	mov	r2, r3
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	4293      	cmp	r3, r2
 8004070:	d13f      	bne.n	80040f2 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d03c      	beq.n	80040f2 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	015a      	lsls	r2, r3, #5
 800407c:	6a3b      	ldr	r3, [r7, #32]
 800407e:	4413      	add	r3, r2
 8004080:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800408e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004096:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	015a      	lsls	r2, r3, #5
 800409c:	6a3b      	ldr	r3, [r7, #32]
 800409e:	4413      	add	r3, r2
 80040a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040a4:	461a      	mov	r2, r3
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80040aa:	6879      	ldr	r1, [r7, #4]
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	4613      	mov	r3, r2
 80040b0:	011b      	lsls	r3, r3, #4
 80040b2:	1a9b      	subs	r3, r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	440b      	add	r3, r1
 80040b8:	333c      	adds	r3, #60	@ 0x3c
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	f083 0301 	eor.w	r3, r3, #1
 80040c0:	b2d8      	uxtb	r0, r3
 80040c2:	6879      	ldr	r1, [r7, #4]
 80040c4:	69ba      	ldr	r2, [r7, #24]
 80040c6:	4613      	mov	r3, r2
 80040c8:	011b      	lsls	r3, r3, #4
 80040ca:	1a9b      	subs	r3, r3, r2
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	440b      	add	r3, r1
 80040d0:	333c      	adds	r3, #60	@ 0x3c
 80040d2:	4602      	mov	r2, r0
 80040d4:	701a      	strb	r2, [r3, #0]
      break;
 80040d6:	e00c      	b.n	80040f2 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80040d8:	6879      	ldr	r1, [r7, #4]
 80040da:	69ba      	ldr	r2, [r7, #24]
 80040dc:	4613      	mov	r3, r2
 80040de:	011b      	lsls	r3, r3, #4
 80040e0:	1a9b      	subs	r3, r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	440b      	add	r3, r1
 80040e6:	334c      	adds	r3, #76	@ 0x4c
 80040e8:	2204      	movs	r2, #4
 80040ea:	701a      	strb	r2, [r3, #0]
      break;
 80040ec:	e001      	b.n	80040f2 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80040ee:	bf00      	nop
 80040f0:	e000      	b.n	80040f4 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80040f2:	bf00      	nop
  }
}
 80040f4:	bf00      	nop
 80040f6:	3728      	adds	r7, #40	@ 0x28
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}

080040fc <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b086      	sub	sp, #24
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004128:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b02      	cmp	r3, #2
 8004132:	d10b      	bne.n	800414c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b01      	cmp	r3, #1
 800413c:	d102      	bne.n	8004144 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f009 f88e 	bl	800d260 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	f043 0302 	orr.w	r3, r3, #2
 800414a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f003 0308 	and.w	r3, r3, #8
 8004152:	2b08      	cmp	r3, #8
 8004154:	d132      	bne.n	80041bc <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	f043 0308 	orr.w	r3, r3, #8
 800415c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f003 0304 	and.w	r3, r3, #4
 8004164:	2b04      	cmp	r3, #4
 8004166:	d126      	bne.n	80041b6 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	7a5b      	ldrb	r3, [r3, #9]
 800416c:	2b02      	cmp	r3, #2
 800416e:	d113      	bne.n	8004198 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004176:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800417a:	d106      	bne.n	800418a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2102      	movs	r1, #2
 8004182:	4618      	mov	r0, r3
 8004184:	f003 fc50 	bl	8007a28 <USB_InitFSLSPClkSel>
 8004188:	e011      	b.n	80041ae <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2101      	movs	r1, #1
 8004190:	4618      	mov	r0, r3
 8004192:	f003 fc49 	bl	8007a28 <USB_InitFSLSPClkSel>
 8004196:	e00a      	b.n	80041ae <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	79db      	ldrb	r3, [r3, #7]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d106      	bne.n	80041ae <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80041a6:	461a      	mov	r2, r3
 80041a8:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80041ac:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f009 f884 	bl	800d2bc <HAL_HCD_PortEnabled_Callback>
 80041b4:	e002      	b.n	80041bc <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f009 f88e 	bl	800d2d8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f003 0320 	and.w	r3, r3, #32
 80041c2:	2b20      	cmp	r3, #32
 80041c4:	d103      	bne.n	80041ce <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	f043 0320 	orr.w	r3, r3, #32
 80041cc:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80041d4:	461a      	mov	r2, r3
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	6013      	str	r3, [r2, #0]
}
 80041da:	bf00      	nop
 80041dc:	3718      	adds	r7, #24
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
	...

080041e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d101      	bne.n	80041f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e12b      	b.n	800444e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d106      	bne.n	8004210 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f7fc fb24 	bl	8000858 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2224      	movs	r2, #36	@ 0x24
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f022 0201 	bic.w	r2, r2, #1
 8004226:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004236:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004246:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004248:	f001 fa20 	bl	800568c <HAL_RCC_GetPCLK1Freq>
 800424c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	4a81      	ldr	r2, [pc, #516]	@ (8004458 <HAL_I2C_Init+0x274>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d807      	bhi.n	8004268 <HAL_I2C_Init+0x84>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	4a80      	ldr	r2, [pc, #512]	@ (800445c <HAL_I2C_Init+0x278>)
 800425c:	4293      	cmp	r3, r2
 800425e:	bf94      	ite	ls
 8004260:	2301      	movls	r3, #1
 8004262:	2300      	movhi	r3, #0
 8004264:	b2db      	uxtb	r3, r3
 8004266:	e006      	b.n	8004276 <HAL_I2C_Init+0x92>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4a7d      	ldr	r2, [pc, #500]	@ (8004460 <HAL_I2C_Init+0x27c>)
 800426c:	4293      	cmp	r3, r2
 800426e:	bf94      	ite	ls
 8004270:	2301      	movls	r3, #1
 8004272:	2300      	movhi	r3, #0
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e0e7      	b.n	800444e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	4a78      	ldr	r2, [pc, #480]	@ (8004464 <HAL_I2C_Init+0x280>)
 8004282:	fba2 2303 	umull	r2, r3, r2, r3
 8004286:	0c9b      	lsrs	r3, r3, #18
 8004288:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68ba      	ldr	r2, [r7, #8]
 800429a:	430a      	orrs	r2, r1
 800429c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	6a1b      	ldr	r3, [r3, #32]
 80042a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	4a6a      	ldr	r2, [pc, #424]	@ (8004458 <HAL_I2C_Init+0x274>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d802      	bhi.n	80042b8 <HAL_I2C_Init+0xd4>
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	3301      	adds	r3, #1
 80042b6:	e009      	b.n	80042cc <HAL_I2C_Init+0xe8>
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80042be:	fb02 f303 	mul.w	r3, r2, r3
 80042c2:	4a69      	ldr	r2, [pc, #420]	@ (8004468 <HAL_I2C_Init+0x284>)
 80042c4:	fba2 2303 	umull	r2, r3, r2, r3
 80042c8:	099b      	lsrs	r3, r3, #6
 80042ca:	3301      	adds	r3, #1
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	6812      	ldr	r2, [r2, #0]
 80042d0:	430b      	orrs	r3, r1
 80042d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	69db      	ldr	r3, [r3, #28]
 80042da:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80042de:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	495c      	ldr	r1, [pc, #368]	@ (8004458 <HAL_I2C_Init+0x274>)
 80042e8:	428b      	cmp	r3, r1
 80042ea:	d819      	bhi.n	8004320 <HAL_I2C_Init+0x13c>
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	1e59      	subs	r1, r3, #1
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	005b      	lsls	r3, r3, #1
 80042f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80042fa:	1c59      	adds	r1, r3, #1
 80042fc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004300:	400b      	ands	r3, r1
 8004302:	2b00      	cmp	r3, #0
 8004304:	d00a      	beq.n	800431c <HAL_I2C_Init+0x138>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	1e59      	subs	r1, r3, #1
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	fbb1 f3f3 	udiv	r3, r1, r3
 8004314:	3301      	adds	r3, #1
 8004316:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800431a:	e051      	b.n	80043c0 <HAL_I2C_Init+0x1dc>
 800431c:	2304      	movs	r3, #4
 800431e:	e04f      	b.n	80043c0 <HAL_I2C_Init+0x1dc>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d111      	bne.n	800434c <HAL_I2C_Init+0x168>
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	1e58      	subs	r0, r3, #1
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6859      	ldr	r1, [r3, #4]
 8004330:	460b      	mov	r3, r1
 8004332:	005b      	lsls	r3, r3, #1
 8004334:	440b      	add	r3, r1
 8004336:	fbb0 f3f3 	udiv	r3, r0, r3
 800433a:	3301      	adds	r3, #1
 800433c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004340:	2b00      	cmp	r3, #0
 8004342:	bf0c      	ite	eq
 8004344:	2301      	moveq	r3, #1
 8004346:	2300      	movne	r3, #0
 8004348:	b2db      	uxtb	r3, r3
 800434a:	e012      	b.n	8004372 <HAL_I2C_Init+0x18e>
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	1e58      	subs	r0, r3, #1
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6859      	ldr	r1, [r3, #4]
 8004354:	460b      	mov	r3, r1
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	440b      	add	r3, r1
 800435a:	0099      	lsls	r1, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004362:	3301      	adds	r3, #1
 8004364:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004368:	2b00      	cmp	r3, #0
 800436a:	bf0c      	ite	eq
 800436c:	2301      	moveq	r3, #1
 800436e:	2300      	movne	r3, #0
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <HAL_I2C_Init+0x196>
 8004376:	2301      	movs	r3, #1
 8004378:	e022      	b.n	80043c0 <HAL_I2C_Init+0x1dc>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d10e      	bne.n	80043a0 <HAL_I2C_Init+0x1bc>
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	1e58      	subs	r0, r3, #1
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6859      	ldr	r1, [r3, #4]
 800438a:	460b      	mov	r3, r1
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	440b      	add	r3, r1
 8004390:	fbb0 f3f3 	udiv	r3, r0, r3
 8004394:	3301      	adds	r3, #1
 8004396:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800439a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800439e:	e00f      	b.n	80043c0 <HAL_I2C_Init+0x1dc>
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	1e58      	subs	r0, r3, #1
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6859      	ldr	r1, [r3, #4]
 80043a8:	460b      	mov	r3, r1
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	440b      	add	r3, r1
 80043ae:	0099      	lsls	r1, r3, #2
 80043b0:	440b      	add	r3, r1
 80043b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80043b6:	3301      	adds	r3, #1
 80043b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80043c0:	6879      	ldr	r1, [r7, #4]
 80043c2:	6809      	ldr	r1, [r1, #0]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	69da      	ldr	r2, [r3, #28]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a1b      	ldr	r3, [r3, #32]
 80043da:	431a      	orrs	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	430a      	orrs	r2, r1
 80043e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80043ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	6911      	ldr	r1, [r2, #16]
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	68d2      	ldr	r2, [r2, #12]
 80043fa:	4311      	orrs	r1, r2
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6812      	ldr	r2, [r2, #0]
 8004400:	430b      	orrs	r3, r1
 8004402:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	695a      	ldr	r2, [r3, #20]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	699b      	ldr	r3, [r3, #24]
 8004416:	431a      	orrs	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	430a      	orrs	r2, r1
 800441e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f042 0201 	orr.w	r2, r2, #1
 800442e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2220      	movs	r2, #32
 800443a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3710      	adds	r7, #16
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	000186a0 	.word	0x000186a0
 800445c:	001e847f 	.word	0x001e847f
 8004460:	003d08ff 	.word	0x003d08ff
 8004464:	431bde83 	.word	0x431bde83
 8004468:	10624dd3 	.word	0x10624dd3

0800446c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b088      	sub	sp, #32
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d101      	bne.n	800447e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e128      	b.n	80046d0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004484:	b2db      	uxtb	r3, r3
 8004486:	2b00      	cmp	r3, #0
 8004488:	d109      	bne.n	800449e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a90      	ldr	r2, [pc, #576]	@ (80046d8 <HAL_I2S_Init+0x26c>)
 8004496:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f7fc fa55 	bl	8000948 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2202      	movs	r2, #2
 80044a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	69db      	ldr	r3, [r3, #28]
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	6812      	ldr	r2, [r2, #0]
 80044b0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80044b4:	f023 030f 	bic.w	r3, r3, #15
 80044b8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	2202      	movs	r2, #2
 80044c0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d060      	beq.n	800458c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d102      	bne.n	80044d8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80044d2:	2310      	movs	r3, #16
 80044d4:	617b      	str	r3, [r7, #20]
 80044d6:	e001      	b.n	80044dc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80044d8:	2320      	movs	r3, #32
 80044da:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	2b20      	cmp	r3, #32
 80044e2:	d802      	bhi.n	80044ea <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	005b      	lsls	r3, r3, #1
 80044e8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80044ea:	2001      	movs	r0, #1
 80044ec:	f001 fa0a 	bl	8005904 <HAL_RCCEx_GetPeriphCLKFreq>
 80044f0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044fa:	d125      	bne.n	8004548 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d010      	beq.n	8004526 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	68fa      	ldr	r2, [r7, #12]
 800450a:	fbb2 f2f3 	udiv	r2, r2, r3
 800450e:	4613      	mov	r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	4413      	add	r3, r2
 8004514:	005b      	lsls	r3, r3, #1
 8004516:	461a      	mov	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	695b      	ldr	r3, [r3, #20]
 800451c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004520:	3305      	adds	r3, #5
 8004522:	613b      	str	r3, [r7, #16]
 8004524:	e01f      	b.n	8004566 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	00db      	lsls	r3, r3, #3
 800452a:	68fa      	ldr	r2, [r7, #12]
 800452c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004530:	4613      	mov	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4413      	add	r3, r2
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	461a      	mov	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004542:	3305      	adds	r3, #5
 8004544:	613b      	str	r3, [r7, #16]
 8004546:	e00e      	b.n	8004566 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004550:	4613      	mov	r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	4413      	add	r3, r2
 8004556:	005b      	lsls	r3, r3, #1
 8004558:	461a      	mov	r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	695b      	ldr	r3, [r3, #20]
 800455e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004562:	3305      	adds	r3, #5
 8004564:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	4a5c      	ldr	r2, [pc, #368]	@ (80046dc <HAL_I2S_Init+0x270>)
 800456a:	fba2 2303 	umull	r2, r3, r2, r3
 800456e:	08db      	lsrs	r3, r3, #3
 8004570:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800457a:	693a      	ldr	r2, [r7, #16]
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	085b      	lsrs	r3, r3, #1
 8004582:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	021b      	lsls	r3, r3, #8
 8004588:	61bb      	str	r3, [r7, #24]
 800458a:	e003      	b.n	8004594 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800458c:	2302      	movs	r3, #2
 800458e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004590:	2300      	movs	r3, #0
 8004592:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	2b01      	cmp	r3, #1
 8004598:	d902      	bls.n	80045a0 <HAL_I2S_Init+0x134>
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	2bff      	cmp	r3, #255	@ 0xff
 800459e:	d907      	bls.n	80045b0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a4:	f043 0210 	orr.w	r2, r3, #16
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e08f      	b.n	80046d0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	691a      	ldr	r2, [r3, #16]
 80045b4:	69bb      	ldr	r3, [r7, #24]
 80045b6:	ea42 0103 	orr.w	r1, r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	69fa      	ldr	r2, [r7, #28]
 80045c0:	430a      	orrs	r2, r1
 80045c2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80045ce:	f023 030f 	bic.w	r3, r3, #15
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	6851      	ldr	r1, [r2, #4]
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	6892      	ldr	r2, [r2, #8]
 80045da:	4311      	orrs	r1, r2
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	68d2      	ldr	r2, [r2, #12]
 80045e0:	4311      	orrs	r1, r2
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	6992      	ldr	r2, [r2, #24]
 80045e6:	430a      	orrs	r2, r1
 80045e8:	431a      	orrs	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045f2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6a1b      	ldr	r3, [r3, #32]
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d161      	bne.n	80046c0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4a38      	ldr	r2, [pc, #224]	@ (80046e0 <HAL_I2S_Init+0x274>)
 8004600:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a37      	ldr	r2, [pc, #220]	@ (80046e4 <HAL_I2S_Init+0x278>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d101      	bne.n	8004610 <HAL_I2S_Init+0x1a4>
 800460c:	4b36      	ldr	r3, [pc, #216]	@ (80046e8 <HAL_I2S_Init+0x27c>)
 800460e:	e001      	b.n	8004614 <HAL_I2S_Init+0x1a8>
 8004610:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004614:	69db      	ldr	r3, [r3, #28]
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	6812      	ldr	r2, [r2, #0]
 800461a:	4932      	ldr	r1, [pc, #200]	@ (80046e4 <HAL_I2S_Init+0x278>)
 800461c:	428a      	cmp	r2, r1
 800461e:	d101      	bne.n	8004624 <HAL_I2S_Init+0x1b8>
 8004620:	4a31      	ldr	r2, [pc, #196]	@ (80046e8 <HAL_I2S_Init+0x27c>)
 8004622:	e001      	b.n	8004628 <HAL_I2S_Init+0x1bc>
 8004624:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004628:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800462c:	f023 030f 	bic.w	r3, r3, #15
 8004630:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a2b      	ldr	r2, [pc, #172]	@ (80046e4 <HAL_I2S_Init+0x278>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d101      	bne.n	8004640 <HAL_I2S_Init+0x1d4>
 800463c:	4b2a      	ldr	r3, [pc, #168]	@ (80046e8 <HAL_I2S_Init+0x27c>)
 800463e:	e001      	b.n	8004644 <HAL_I2S_Init+0x1d8>
 8004640:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004644:	2202      	movs	r2, #2
 8004646:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a25      	ldr	r2, [pc, #148]	@ (80046e4 <HAL_I2S_Init+0x278>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d101      	bne.n	8004656 <HAL_I2S_Init+0x1ea>
 8004652:	4b25      	ldr	r3, [pc, #148]	@ (80046e8 <HAL_I2S_Init+0x27c>)
 8004654:	e001      	b.n	800465a <HAL_I2S_Init+0x1ee>
 8004656:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800465a:	69db      	ldr	r3, [r3, #28]
 800465c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004666:	d003      	beq.n	8004670 <HAL_I2S_Init+0x204>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d103      	bne.n	8004678 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004670:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004674:	613b      	str	r3, [r7, #16]
 8004676:	e001      	b.n	800467c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004678:	2300      	movs	r3, #0
 800467a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004686:	4313      	orrs	r3, r2
 8004688:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004690:	4313      	orrs	r3, r2
 8004692:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800469a:	4313      	orrs	r3, r2
 800469c:	b29a      	uxth	r2, r3
 800469e:	897b      	ldrh	r3, [r7, #10]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80046a8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a0d      	ldr	r2, [pc, #52]	@ (80046e4 <HAL_I2S_Init+0x278>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d101      	bne.n	80046b8 <HAL_I2S_Init+0x24c>
 80046b4:	4b0c      	ldr	r3, [pc, #48]	@ (80046e8 <HAL_I2S_Init+0x27c>)
 80046b6:	e001      	b.n	80046bc <HAL_I2S_Init+0x250>
 80046b8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80046bc:	897a      	ldrh	r2, [r7, #10]
 80046be:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80046ce:	2300      	movs	r3, #0
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3720      	adds	r7, #32
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	080047e3 	.word	0x080047e3
 80046dc:	cccccccd 	.word	0xcccccccd
 80046e0:	080048f9 	.word	0x080048f9
 80046e4:	40003800 	.word	0x40003800
 80046e8:	40003400 	.word	0x40003400

080046ec <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004734:	881a      	ldrh	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004740:	1c9a      	adds	r2, r3, #2
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800474a:	b29b      	uxth	r3, r3
 800474c:	3b01      	subs	r3, #1
 800474e:	b29a      	uxth	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004758:	b29b      	uxth	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10e      	bne.n	800477c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	685a      	ldr	r2, [r3, #4]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800476c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f7ff ffb8 	bl	80046ec <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800477c:	bf00      	nop
 800477e:	3708      	adds	r7, #8
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68da      	ldr	r2, [r3, #12]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004796:	b292      	uxth	r2, r2
 8004798:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800479e:	1c9a      	adds	r2, r3, #2
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	3b01      	subs	r3, #1
 80047ac:	b29a      	uxth	r2, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10e      	bne.n	80047da <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	685a      	ldr	r2, [r3, #4]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80047ca:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f7ff ff93 	bl	8004700 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80047da:	bf00      	nop
 80047dc:	3708      	adds	r7, #8
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}

080047e2 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80047e2:	b580      	push	{r7, lr}
 80047e4:	b086      	sub	sp, #24
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b04      	cmp	r3, #4
 80047fc:	d13a      	bne.n	8004874 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	2b01      	cmp	r3, #1
 8004806:	d109      	bne.n	800481c <I2S_IRQHandler+0x3a>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004812:	2b40      	cmp	r3, #64	@ 0x40
 8004814:	d102      	bne.n	800481c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f7ff ffb4 	bl	8004784 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004822:	2b40      	cmp	r3, #64	@ 0x40
 8004824:	d126      	bne.n	8004874 <I2S_IRQHandler+0x92>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f003 0320 	and.w	r3, r3, #32
 8004830:	2b20      	cmp	r3, #32
 8004832:	d11f      	bne.n	8004874 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	685a      	ldr	r2, [r3, #4]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004842:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004844:	2300      	movs	r3, #0
 8004846:	613b      	str	r3, [r7, #16]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	613b      	str	r3, [r7, #16]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	613b      	str	r3, [r7, #16]
 8004858:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004866:	f043 0202 	orr.w	r2, r3, #2
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f7ff ff50 	bl	8004714 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800487a:	b2db      	uxtb	r3, r3
 800487c:	2b03      	cmp	r3, #3
 800487e:	d136      	bne.n	80048ee <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	f003 0302 	and.w	r3, r3, #2
 8004886:	2b02      	cmp	r3, #2
 8004888:	d109      	bne.n	800489e <I2S_IRQHandler+0xbc>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004894:	2b80      	cmp	r3, #128	@ 0x80
 8004896:	d102      	bne.n	800489e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f7ff ff45 	bl	8004728 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	f003 0308 	and.w	r3, r3, #8
 80048a4:	2b08      	cmp	r3, #8
 80048a6:	d122      	bne.n	80048ee <I2S_IRQHandler+0x10c>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f003 0320 	and.w	r3, r3, #32
 80048b2:	2b20      	cmp	r3, #32
 80048b4:	d11b      	bne.n	80048ee <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80048c4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80048c6:	2300      	movs	r3, #0
 80048c8:	60fb      	str	r3, [r7, #12]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	60fb      	str	r3, [r7, #12]
 80048d2:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048e0:	f043 0204 	orr.w	r2, r3, #4
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f7ff ff13 	bl	8004714 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80048ee:	bf00      	nop
 80048f0:	3718      	adds	r7, #24
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
	...

080048f8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b088      	sub	sp, #32
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a92      	ldr	r2, [pc, #584]	@ (8004b58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d101      	bne.n	8004916 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004912:	4b92      	ldr	r3, [pc, #584]	@ (8004b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004914:	e001      	b.n	800491a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004916:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a8b      	ldr	r2, [pc, #556]	@ (8004b58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d101      	bne.n	8004934 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004930:	4b8a      	ldr	r3, [pc, #552]	@ (8004b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004932:	e001      	b.n	8004938 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004934:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004944:	d004      	beq.n	8004950 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	2b00      	cmp	r3, #0
 800494c:	f040 8099 	bne.w	8004a82 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	f003 0302 	and.w	r3, r3, #2
 8004956:	2b02      	cmp	r3, #2
 8004958:	d107      	bne.n	800496a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004960:	2b00      	cmp	r3, #0
 8004962:	d002      	beq.n	800496a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f925 	bl	8004bb4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	f003 0301 	and.w	r3, r3, #1
 8004970:	2b01      	cmp	r3, #1
 8004972:	d107      	bne.n	8004984 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800497a:	2b00      	cmp	r3, #0
 800497c:	d002      	beq.n	8004984 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 f9c8 	bl	8004d14 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800498a:	2b40      	cmp	r3, #64	@ 0x40
 800498c:	d13a      	bne.n	8004a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	f003 0320 	and.w	r3, r3, #32
 8004994:	2b00      	cmp	r3, #0
 8004996:	d035      	beq.n	8004a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a6e      	ldr	r2, [pc, #440]	@ (8004b58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d101      	bne.n	80049a6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80049a2:	4b6e      	ldr	r3, [pc, #440]	@ (8004b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80049a4:	e001      	b.n	80049aa <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80049a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80049aa:	685a      	ldr	r2, [r3, #4]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4969      	ldr	r1, [pc, #420]	@ (8004b58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80049b2:	428b      	cmp	r3, r1
 80049b4:	d101      	bne.n	80049ba <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80049b6:	4b69      	ldr	r3, [pc, #420]	@ (8004b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80049b8:	e001      	b.n	80049be <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80049ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80049be:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80049c2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	685a      	ldr	r2, [r3, #4]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80049d2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80049d4:	2300      	movs	r3, #0
 80049d6:	60fb      	str	r3, [r7, #12]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	60fb      	str	r3, [r7, #12]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	60fb      	str	r3, [r7, #12]
 80049e8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f6:	f043 0202 	orr.w	r2, r3, #2
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7ff fe88 	bl	8004714 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	f003 0308 	and.w	r3, r3, #8
 8004a0a:	2b08      	cmp	r3, #8
 8004a0c:	f040 80c3 	bne.w	8004b96 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	f003 0320 	and.w	r3, r3, #32
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f000 80bd 	beq.w	8004b96 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004a2a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a49      	ldr	r2, [pc, #292]	@ (8004b58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d101      	bne.n	8004a3a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004a36:	4b49      	ldr	r3, [pc, #292]	@ (8004b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a38:	e001      	b.n	8004a3e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004a3a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a3e:	685a      	ldr	r2, [r3, #4]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4944      	ldr	r1, [pc, #272]	@ (8004b58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004a46:	428b      	cmp	r3, r1
 8004a48:	d101      	bne.n	8004a4e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004a4a:	4b44      	ldr	r3, [pc, #272]	@ (8004b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004a4c:	e001      	b.n	8004a52 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004a4e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a52:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004a56:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004a58:	2300      	movs	r3, #0
 8004a5a:	60bb      	str	r3, [r7, #8]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	60bb      	str	r3, [r7, #8]
 8004a64:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a72:	f043 0204 	orr.w	r2, r3, #4
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f7ff fe4a 	bl	8004714 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004a80:	e089      	b.n	8004b96 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	f003 0302 	and.w	r3, r3, #2
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d107      	bne.n	8004a9c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d002      	beq.n	8004a9c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 f8be 	bl	8004c18 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d107      	bne.n	8004ab6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d002      	beq.n	8004ab6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f000 f8fd 	bl	8004cb0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004abc:	2b40      	cmp	r3, #64	@ 0x40
 8004abe:	d12f      	bne.n	8004b20 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	f003 0320 	and.w	r3, r3, #32
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d02a      	beq.n	8004b20 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004ad8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a1e      	ldr	r2, [pc, #120]	@ (8004b58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d101      	bne.n	8004ae8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004ae4:	4b1d      	ldr	r3, [pc, #116]	@ (8004b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004ae6:	e001      	b.n	8004aec <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004ae8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004aec:	685a      	ldr	r2, [r3, #4]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4919      	ldr	r1, [pc, #100]	@ (8004b58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004af4:	428b      	cmp	r3, r1
 8004af6:	d101      	bne.n	8004afc <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004af8:	4b18      	ldr	r3, [pc, #96]	@ (8004b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004afa:	e001      	b.n	8004b00 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004afc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b00:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004b04:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b12:	f043 0202 	orr.w	r2, r3, #2
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f7ff fdfa 	bl	8004714 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	f003 0308 	and.w	r3, r3, #8
 8004b26:	2b08      	cmp	r3, #8
 8004b28:	d136      	bne.n	8004b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f003 0320 	and.w	r3, r3, #32
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d031      	beq.n	8004b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a07      	ldr	r2, [pc, #28]	@ (8004b58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d101      	bne.n	8004b42 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004b3e:	4b07      	ldr	r3, [pc, #28]	@ (8004b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004b40:	e001      	b.n	8004b46 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004b42:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b46:	685a      	ldr	r2, [r3, #4]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4902      	ldr	r1, [pc, #8]	@ (8004b58 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004b4e:	428b      	cmp	r3, r1
 8004b50:	d106      	bne.n	8004b60 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004b52:	4b02      	ldr	r3, [pc, #8]	@ (8004b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004b54:	e006      	b.n	8004b64 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004b56:	bf00      	nop
 8004b58:	40003800 	.word	0x40003800
 8004b5c:	40003400 	.word	0x40003400
 8004b60:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b64:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004b68:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	685a      	ldr	r2, [r3, #4]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004b78:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b86:	f043 0204 	orr.w	r2, r3, #4
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f7ff fdc0 	bl	8004714 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004b94:	e000      	b.n	8004b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004b96:	bf00      	nop
}
 8004b98:	bf00      	nop
 8004b9a:	3720      	adds	r7, #32
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b083      	sub	sp, #12
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004ba8:	bf00      	nop
 8004baa:	370c      	adds	r7, #12
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr

08004bb4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b082      	sub	sp, #8
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc0:	1c99      	adds	r1, r3, #2
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	6251      	str	r1, [r2, #36]	@ 0x24
 8004bc6:	881a      	ldrh	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	3b01      	subs	r3, #1
 8004bd6:	b29a      	uxth	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d113      	bne.n	8004c0e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	685a      	ldr	r2, [r3, #4]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004bf4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d106      	bne.n	8004c0e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f7ff ffc9 	bl	8004ba0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004c0e:	bf00      	nop
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
	...

08004c18 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b082      	sub	sp, #8
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c24:	1c99      	adds	r1, r3, #2
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	6251      	str	r1, [r2, #36]	@ 0x24
 8004c2a:	8819      	ldrh	r1, [r3, #0]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a1d      	ldr	r2, [pc, #116]	@ (8004ca8 <I2SEx_TxISR_I2SExt+0x90>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d101      	bne.n	8004c3a <I2SEx_TxISR_I2SExt+0x22>
 8004c36:	4b1d      	ldr	r3, [pc, #116]	@ (8004cac <I2SEx_TxISR_I2SExt+0x94>)
 8004c38:	e001      	b.n	8004c3e <I2SEx_TxISR_I2SExt+0x26>
 8004c3a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c3e:	460a      	mov	r2, r1
 8004c40:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d121      	bne.n	8004c9e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a12      	ldr	r2, [pc, #72]	@ (8004ca8 <I2SEx_TxISR_I2SExt+0x90>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d101      	bne.n	8004c68 <I2SEx_TxISR_I2SExt+0x50>
 8004c64:	4b11      	ldr	r3, [pc, #68]	@ (8004cac <I2SEx_TxISR_I2SExt+0x94>)
 8004c66:	e001      	b.n	8004c6c <I2SEx_TxISR_I2SExt+0x54>
 8004c68:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c6c:	685a      	ldr	r2, [r3, #4]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	490d      	ldr	r1, [pc, #52]	@ (8004ca8 <I2SEx_TxISR_I2SExt+0x90>)
 8004c74:	428b      	cmp	r3, r1
 8004c76:	d101      	bne.n	8004c7c <I2SEx_TxISR_I2SExt+0x64>
 8004c78:	4b0c      	ldr	r3, [pc, #48]	@ (8004cac <I2SEx_TxISR_I2SExt+0x94>)
 8004c7a:	e001      	b.n	8004c80 <I2SEx_TxISR_I2SExt+0x68>
 8004c7c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c80:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004c84:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d106      	bne.n	8004c9e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f7ff ff81 	bl	8004ba0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004c9e:	bf00      	nop
 8004ca0:	3708      	adds	r7, #8
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	40003800 	.word	0x40003800
 8004cac:	40003400 	.word	0x40003400

08004cb0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b082      	sub	sp, #8
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68d8      	ldr	r0, [r3, #12]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc2:	1c99      	adds	r1, r3, #2
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004cc8:	b282      	uxth	r2, r0
 8004cca:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d113      	bne.n	8004d0c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	685a      	ldr	r2, [r3, #4]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004cf2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d106      	bne.n	8004d0c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f7ff ff4a 	bl	8004ba0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004d0c:	bf00      	nop
 8004d0e:	3708      	adds	r7, #8
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b082      	sub	sp, #8
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a20      	ldr	r2, [pc, #128]	@ (8004da4 <I2SEx_RxISR_I2SExt+0x90>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d101      	bne.n	8004d2a <I2SEx_RxISR_I2SExt+0x16>
 8004d26:	4b20      	ldr	r3, [pc, #128]	@ (8004da8 <I2SEx_RxISR_I2SExt+0x94>)
 8004d28:	e001      	b.n	8004d2e <I2SEx_RxISR_I2SExt+0x1a>
 8004d2a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d2e:	68d8      	ldr	r0, [r3, #12]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d34:	1c99      	adds	r1, r3, #2
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004d3a:	b282      	uxth	r2, r0
 8004d3c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	3b01      	subs	r3, #1
 8004d46:	b29a      	uxth	r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d121      	bne.n	8004d9a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a12      	ldr	r2, [pc, #72]	@ (8004da4 <I2SEx_RxISR_I2SExt+0x90>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d101      	bne.n	8004d64 <I2SEx_RxISR_I2SExt+0x50>
 8004d60:	4b11      	ldr	r3, [pc, #68]	@ (8004da8 <I2SEx_RxISR_I2SExt+0x94>)
 8004d62:	e001      	b.n	8004d68 <I2SEx_RxISR_I2SExt+0x54>
 8004d64:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d68:	685a      	ldr	r2, [r3, #4]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	490d      	ldr	r1, [pc, #52]	@ (8004da4 <I2SEx_RxISR_I2SExt+0x90>)
 8004d70:	428b      	cmp	r3, r1
 8004d72:	d101      	bne.n	8004d78 <I2SEx_RxISR_I2SExt+0x64>
 8004d74:	4b0c      	ldr	r3, [pc, #48]	@ (8004da8 <I2SEx_RxISR_I2SExt+0x94>)
 8004d76:	e001      	b.n	8004d7c <I2SEx_RxISR_I2SExt+0x68>
 8004d78:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d7c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004d80:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d106      	bne.n	8004d9a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f7ff ff03 	bl	8004ba0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004d9a:	bf00      	nop
 8004d9c:	3708      	adds	r7, #8
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	40003800 	.word	0x40003800
 8004da8:	40003400 	.word	0x40003400

08004dac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b086      	sub	sp, #24
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d101      	bne.n	8004dbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e267      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 0301 	and.w	r3, r3, #1
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d075      	beq.n	8004eb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004dca:	4b88      	ldr	r3, [pc, #544]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f003 030c 	and.w	r3, r3, #12
 8004dd2:	2b04      	cmp	r3, #4
 8004dd4:	d00c      	beq.n	8004df0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004dd6:	4b85      	ldr	r3, [pc, #532]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004dde:	2b08      	cmp	r3, #8
 8004de0:	d112      	bne.n	8004e08 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004de2:	4b82      	ldr	r3, [pc, #520]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dee:	d10b      	bne.n	8004e08 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004df0:	4b7e      	ldr	r3, [pc, #504]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d05b      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x108>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d157      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e242      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e10:	d106      	bne.n	8004e20 <HAL_RCC_OscConfig+0x74>
 8004e12:	4b76      	ldr	r3, [pc, #472]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a75      	ldr	r2, [pc, #468]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004e18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e1c:	6013      	str	r3, [r2, #0]
 8004e1e:	e01d      	b.n	8004e5c <HAL_RCC_OscConfig+0xb0>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e28:	d10c      	bne.n	8004e44 <HAL_RCC_OscConfig+0x98>
 8004e2a:	4b70      	ldr	r3, [pc, #448]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a6f      	ldr	r2, [pc, #444]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004e30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e34:	6013      	str	r3, [r2, #0]
 8004e36:	4b6d      	ldr	r3, [pc, #436]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a6c      	ldr	r2, [pc, #432]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004e3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e40:	6013      	str	r3, [r2, #0]
 8004e42:	e00b      	b.n	8004e5c <HAL_RCC_OscConfig+0xb0>
 8004e44:	4b69      	ldr	r3, [pc, #420]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a68      	ldr	r2, [pc, #416]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004e4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e4e:	6013      	str	r3, [r2, #0]
 8004e50:	4b66      	ldr	r3, [pc, #408]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a65      	ldr	r2, [pc, #404]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004e56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d013      	beq.n	8004e8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e64:	f7fc f9c0 	bl	80011e8 <HAL_GetTick>
 8004e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e6a:	e008      	b.n	8004e7e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e6c:	f7fc f9bc 	bl	80011e8 <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b64      	cmp	r3, #100	@ 0x64
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e207      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e7e:	4b5b      	ldr	r3, [pc, #364]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d0f0      	beq.n	8004e6c <HAL_RCC_OscConfig+0xc0>
 8004e8a:	e014      	b.n	8004eb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e8c:	f7fc f9ac 	bl	80011e8 <HAL_GetTick>
 8004e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e92:	e008      	b.n	8004ea6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e94:	f7fc f9a8 	bl	80011e8 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b64      	cmp	r3, #100	@ 0x64
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e1f3      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ea6:	4b51      	ldr	r3, [pc, #324]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d1f0      	bne.n	8004e94 <HAL_RCC_OscConfig+0xe8>
 8004eb2:	e000      	b.n	8004eb6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004eb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d063      	beq.n	8004f8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004ec2:	4b4a      	ldr	r3, [pc, #296]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f003 030c 	and.w	r3, r3, #12
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00b      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ece:	4b47      	ldr	r3, [pc, #284]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004ed6:	2b08      	cmp	r3, #8
 8004ed8:	d11c      	bne.n	8004f14 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004eda:	4b44      	ldr	r3, [pc, #272]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d116      	bne.n	8004f14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ee6:	4b41      	ldr	r3, [pc, #260]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0302 	and.w	r3, r3, #2
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d005      	beq.n	8004efe <HAL_RCC_OscConfig+0x152>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d001      	beq.n	8004efe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e1c7      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004efe:	4b3b      	ldr	r3, [pc, #236]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	00db      	lsls	r3, r3, #3
 8004f0c:	4937      	ldr	r1, [pc, #220]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f12:	e03a      	b.n	8004f8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d020      	beq.n	8004f5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f1c:	4b34      	ldr	r3, [pc, #208]	@ (8004ff0 <HAL_RCC_OscConfig+0x244>)
 8004f1e:	2201      	movs	r2, #1
 8004f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f22:	f7fc f961 	bl	80011e8 <HAL_GetTick>
 8004f26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f28:	e008      	b.n	8004f3c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f2a:	f7fc f95d 	bl	80011e8 <HAL_GetTick>
 8004f2e:	4602      	mov	r2, r0
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	1ad3      	subs	r3, r2, r3
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d901      	bls.n	8004f3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e1a8      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0302 	and.w	r3, r3, #2
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d0f0      	beq.n	8004f2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f48:	4b28      	ldr	r3, [pc, #160]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	691b      	ldr	r3, [r3, #16]
 8004f54:	00db      	lsls	r3, r3, #3
 8004f56:	4925      	ldr	r1, [pc, #148]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	600b      	str	r3, [r1, #0]
 8004f5c:	e015      	b.n	8004f8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f5e:	4b24      	ldr	r3, [pc, #144]	@ (8004ff0 <HAL_RCC_OscConfig+0x244>)
 8004f60:	2200      	movs	r2, #0
 8004f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f64:	f7fc f940 	bl	80011e8 <HAL_GetTick>
 8004f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f6a:	e008      	b.n	8004f7e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f6c:	f7fc f93c 	bl	80011e8 <HAL_GetTick>
 8004f70:	4602      	mov	r2, r0
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	d901      	bls.n	8004f7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e187      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0302 	and.w	r3, r3, #2
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1f0      	bne.n	8004f6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0308 	and.w	r3, r3, #8
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d036      	beq.n	8005004 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d016      	beq.n	8004fcc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f9e:	4b15      	ldr	r3, [pc, #84]	@ (8004ff4 <HAL_RCC_OscConfig+0x248>)
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fa4:	f7fc f920 	bl	80011e8 <HAL_GetTick>
 8004fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004faa:	e008      	b.n	8004fbe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fac:	f7fc f91c 	bl	80011e8 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d901      	bls.n	8004fbe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	e167      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8004fec <HAL_RCC_OscConfig+0x240>)
 8004fc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fc2:	f003 0302 	and.w	r3, r3, #2
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d0f0      	beq.n	8004fac <HAL_RCC_OscConfig+0x200>
 8004fca:	e01b      	b.n	8005004 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fcc:	4b09      	ldr	r3, [pc, #36]	@ (8004ff4 <HAL_RCC_OscConfig+0x248>)
 8004fce:	2200      	movs	r2, #0
 8004fd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fd2:	f7fc f909 	bl	80011e8 <HAL_GetTick>
 8004fd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fd8:	e00e      	b.n	8004ff8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fda:	f7fc f905 	bl	80011e8 <HAL_GetTick>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d907      	bls.n	8004ff8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004fe8:	2303      	movs	r3, #3
 8004fea:	e150      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
 8004fec:	40023800 	.word	0x40023800
 8004ff0:	42470000 	.word	0x42470000
 8004ff4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ff8:	4b88      	ldr	r3, [pc, #544]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 8004ffa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ffc:	f003 0302 	and.w	r3, r3, #2
 8005000:	2b00      	cmp	r3, #0
 8005002:	d1ea      	bne.n	8004fda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0304 	and.w	r3, r3, #4
 800500c:	2b00      	cmp	r3, #0
 800500e:	f000 8097 	beq.w	8005140 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005012:	2300      	movs	r3, #0
 8005014:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005016:	4b81      	ldr	r3, [pc, #516]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 8005018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d10f      	bne.n	8005042 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005022:	2300      	movs	r3, #0
 8005024:	60bb      	str	r3, [r7, #8]
 8005026:	4b7d      	ldr	r3, [pc, #500]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 8005028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502a:	4a7c      	ldr	r2, [pc, #496]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 800502c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005030:	6413      	str	r3, [r2, #64]	@ 0x40
 8005032:	4b7a      	ldr	r3, [pc, #488]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 8005034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800503a:	60bb      	str	r3, [r7, #8]
 800503c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800503e:	2301      	movs	r3, #1
 8005040:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005042:	4b77      	ldr	r3, [pc, #476]	@ (8005220 <HAL_RCC_OscConfig+0x474>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800504a:	2b00      	cmp	r3, #0
 800504c:	d118      	bne.n	8005080 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800504e:	4b74      	ldr	r3, [pc, #464]	@ (8005220 <HAL_RCC_OscConfig+0x474>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a73      	ldr	r2, [pc, #460]	@ (8005220 <HAL_RCC_OscConfig+0x474>)
 8005054:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005058:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800505a:	f7fc f8c5 	bl	80011e8 <HAL_GetTick>
 800505e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005060:	e008      	b.n	8005074 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005062:	f7fc f8c1 	bl	80011e8 <HAL_GetTick>
 8005066:	4602      	mov	r2, r0
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	1ad3      	subs	r3, r2, r3
 800506c:	2b02      	cmp	r3, #2
 800506e:	d901      	bls.n	8005074 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005070:	2303      	movs	r3, #3
 8005072:	e10c      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005074:	4b6a      	ldr	r3, [pc, #424]	@ (8005220 <HAL_RCC_OscConfig+0x474>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800507c:	2b00      	cmp	r3, #0
 800507e:	d0f0      	beq.n	8005062 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	2b01      	cmp	r3, #1
 8005086:	d106      	bne.n	8005096 <HAL_RCC_OscConfig+0x2ea>
 8005088:	4b64      	ldr	r3, [pc, #400]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 800508a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800508c:	4a63      	ldr	r2, [pc, #396]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 800508e:	f043 0301 	orr.w	r3, r3, #1
 8005092:	6713      	str	r3, [r2, #112]	@ 0x70
 8005094:	e01c      	b.n	80050d0 <HAL_RCC_OscConfig+0x324>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	2b05      	cmp	r3, #5
 800509c:	d10c      	bne.n	80050b8 <HAL_RCC_OscConfig+0x30c>
 800509e:	4b5f      	ldr	r3, [pc, #380]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 80050a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050a2:	4a5e      	ldr	r2, [pc, #376]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 80050a4:	f043 0304 	orr.w	r3, r3, #4
 80050a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80050aa:	4b5c      	ldr	r3, [pc, #368]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 80050ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ae:	4a5b      	ldr	r2, [pc, #364]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 80050b0:	f043 0301 	orr.w	r3, r3, #1
 80050b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80050b6:	e00b      	b.n	80050d0 <HAL_RCC_OscConfig+0x324>
 80050b8:	4b58      	ldr	r3, [pc, #352]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 80050ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050bc:	4a57      	ldr	r2, [pc, #348]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 80050be:	f023 0301 	bic.w	r3, r3, #1
 80050c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80050c4:	4b55      	ldr	r3, [pc, #340]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 80050c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050c8:	4a54      	ldr	r2, [pc, #336]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 80050ca:	f023 0304 	bic.w	r3, r3, #4
 80050ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d015      	beq.n	8005104 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050d8:	f7fc f886 	bl	80011e8 <HAL_GetTick>
 80050dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050de:	e00a      	b.n	80050f6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050e0:	f7fc f882 	bl	80011e8 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e0cb      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050f6:	4b49      	ldr	r3, [pc, #292]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 80050f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d0ee      	beq.n	80050e0 <HAL_RCC_OscConfig+0x334>
 8005102:	e014      	b.n	800512e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005104:	f7fc f870 	bl	80011e8 <HAL_GetTick>
 8005108:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800510a:	e00a      	b.n	8005122 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800510c:	f7fc f86c 	bl	80011e8 <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800511a:	4293      	cmp	r3, r2
 800511c:	d901      	bls.n	8005122 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800511e:	2303      	movs	r3, #3
 8005120:	e0b5      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005122:	4b3e      	ldr	r3, [pc, #248]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 8005124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005126:	f003 0302 	and.w	r3, r3, #2
 800512a:	2b00      	cmp	r3, #0
 800512c:	d1ee      	bne.n	800510c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800512e:	7dfb      	ldrb	r3, [r7, #23]
 8005130:	2b01      	cmp	r3, #1
 8005132:	d105      	bne.n	8005140 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005134:	4b39      	ldr	r3, [pc, #228]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 8005136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005138:	4a38      	ldr	r2, [pc, #224]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 800513a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800513e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	2b00      	cmp	r3, #0
 8005146:	f000 80a1 	beq.w	800528c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800514a:	4b34      	ldr	r3, [pc, #208]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	f003 030c 	and.w	r3, r3, #12
 8005152:	2b08      	cmp	r3, #8
 8005154:	d05c      	beq.n	8005210 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	2b02      	cmp	r3, #2
 800515c:	d141      	bne.n	80051e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800515e:	4b31      	ldr	r3, [pc, #196]	@ (8005224 <HAL_RCC_OscConfig+0x478>)
 8005160:	2200      	movs	r2, #0
 8005162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005164:	f7fc f840 	bl	80011e8 <HAL_GetTick>
 8005168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800516a:	e008      	b.n	800517e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800516c:	f7fc f83c 	bl	80011e8 <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	2b02      	cmp	r3, #2
 8005178:	d901      	bls.n	800517e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800517a:	2303      	movs	r3, #3
 800517c:	e087      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800517e:	4b27      	ldr	r3, [pc, #156]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d1f0      	bne.n	800516c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	69da      	ldr	r2, [r3, #28]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a1b      	ldr	r3, [r3, #32]
 8005192:	431a      	orrs	r2, r3
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005198:	019b      	lsls	r3, r3, #6
 800519a:	431a      	orrs	r2, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a0:	085b      	lsrs	r3, r3, #1
 80051a2:	3b01      	subs	r3, #1
 80051a4:	041b      	lsls	r3, r3, #16
 80051a6:	431a      	orrs	r2, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ac:	061b      	lsls	r3, r3, #24
 80051ae:	491b      	ldr	r1, [pc, #108]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 80051b0:	4313      	orrs	r3, r2
 80051b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051b4:	4b1b      	ldr	r3, [pc, #108]	@ (8005224 <HAL_RCC_OscConfig+0x478>)
 80051b6:	2201      	movs	r2, #1
 80051b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051ba:	f7fc f815 	bl	80011e8 <HAL_GetTick>
 80051be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051c0:	e008      	b.n	80051d4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051c2:	f7fc f811 	bl	80011e8 <HAL_GetTick>
 80051c6:	4602      	mov	r2, r0
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	2b02      	cmp	r3, #2
 80051ce:	d901      	bls.n	80051d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80051d0:	2303      	movs	r3, #3
 80051d2:	e05c      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051d4:	4b11      	ldr	r3, [pc, #68]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d0f0      	beq.n	80051c2 <HAL_RCC_OscConfig+0x416>
 80051e0:	e054      	b.n	800528c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051e2:	4b10      	ldr	r3, [pc, #64]	@ (8005224 <HAL_RCC_OscConfig+0x478>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e8:	f7fb fffe 	bl	80011e8 <HAL_GetTick>
 80051ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051ee:	e008      	b.n	8005202 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051f0:	f7fb fffa 	bl	80011e8 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	d901      	bls.n	8005202 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e045      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005202:	4b06      	ldr	r3, [pc, #24]	@ (800521c <HAL_RCC_OscConfig+0x470>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d1f0      	bne.n	80051f0 <HAL_RCC_OscConfig+0x444>
 800520e:	e03d      	b.n	800528c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d107      	bne.n	8005228 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e038      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
 800521c:	40023800 	.word	0x40023800
 8005220:	40007000 	.word	0x40007000
 8005224:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005228:	4b1b      	ldr	r3, [pc, #108]	@ (8005298 <HAL_RCC_OscConfig+0x4ec>)
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	699b      	ldr	r3, [r3, #24]
 8005232:	2b01      	cmp	r3, #1
 8005234:	d028      	beq.n	8005288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005240:	429a      	cmp	r2, r3
 8005242:	d121      	bne.n	8005288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800524e:	429a      	cmp	r2, r3
 8005250:	d11a      	bne.n	8005288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005252:	68fa      	ldr	r2, [r7, #12]
 8005254:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005258:	4013      	ands	r3, r2
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800525e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005260:	4293      	cmp	r3, r2
 8005262:	d111      	bne.n	8005288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800526e:	085b      	lsrs	r3, r3, #1
 8005270:	3b01      	subs	r3, #1
 8005272:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005274:	429a      	cmp	r2, r3
 8005276:	d107      	bne.n	8005288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005282:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005284:	429a      	cmp	r2, r3
 8005286:	d001      	beq.n	800528c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e000      	b.n	800528e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800528c:	2300      	movs	r3, #0
}
 800528e:	4618      	mov	r0, r3
 8005290:	3718      	adds	r7, #24
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	40023800 	.word	0x40023800

0800529c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d101      	bne.n	80052b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e0cc      	b.n	800544a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80052b0:	4b68      	ldr	r3, [pc, #416]	@ (8005454 <HAL_RCC_ClockConfig+0x1b8>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0307 	and.w	r3, r3, #7
 80052b8:	683a      	ldr	r2, [r7, #0]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d90c      	bls.n	80052d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052be:	4b65      	ldr	r3, [pc, #404]	@ (8005454 <HAL_RCC_ClockConfig+0x1b8>)
 80052c0:	683a      	ldr	r2, [r7, #0]
 80052c2:	b2d2      	uxtb	r2, r2
 80052c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052c6:	4b63      	ldr	r3, [pc, #396]	@ (8005454 <HAL_RCC_ClockConfig+0x1b8>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0307 	and.w	r3, r3, #7
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d001      	beq.n	80052d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e0b8      	b.n	800544a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0302 	and.w	r3, r3, #2
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d020      	beq.n	8005326 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0304 	and.w	r3, r3, #4
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d005      	beq.n	80052fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052f0:	4b59      	ldr	r3, [pc, #356]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	4a58      	ldr	r2, [pc, #352]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 80052f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80052fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 0308 	and.w	r3, r3, #8
 8005304:	2b00      	cmp	r3, #0
 8005306:	d005      	beq.n	8005314 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005308:	4b53      	ldr	r3, [pc, #332]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	4a52      	ldr	r2, [pc, #328]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 800530e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005312:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005314:	4b50      	ldr	r3, [pc, #320]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	494d      	ldr	r1, [pc, #308]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 8005322:	4313      	orrs	r3, r2
 8005324:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	d044      	beq.n	80053bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	2b01      	cmp	r3, #1
 8005338:	d107      	bne.n	800534a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800533a:	4b47      	ldr	r3, [pc, #284]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d119      	bne.n	800537a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e07f      	b.n	800544a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	2b02      	cmp	r3, #2
 8005350:	d003      	beq.n	800535a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005356:	2b03      	cmp	r3, #3
 8005358:	d107      	bne.n	800536a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800535a:	4b3f      	ldr	r3, [pc, #252]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005362:	2b00      	cmp	r3, #0
 8005364:	d109      	bne.n	800537a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e06f      	b.n	800544a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800536a:	4b3b      	ldr	r3, [pc, #236]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0302 	and.w	r3, r3, #2
 8005372:	2b00      	cmp	r3, #0
 8005374:	d101      	bne.n	800537a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	e067      	b.n	800544a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800537a:	4b37      	ldr	r3, [pc, #220]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f023 0203 	bic.w	r2, r3, #3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	4934      	ldr	r1, [pc, #208]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 8005388:	4313      	orrs	r3, r2
 800538a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800538c:	f7fb ff2c 	bl	80011e8 <HAL_GetTick>
 8005390:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005392:	e00a      	b.n	80053aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005394:	f7fb ff28 	bl	80011e8 <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d901      	bls.n	80053aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e04f      	b.n	800544a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053aa:	4b2b      	ldr	r3, [pc, #172]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f003 020c 	and.w	r2, r3, #12
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d1eb      	bne.n	8005394 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80053bc:	4b25      	ldr	r3, [pc, #148]	@ (8005454 <HAL_RCC_ClockConfig+0x1b8>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0307 	and.w	r3, r3, #7
 80053c4:	683a      	ldr	r2, [r7, #0]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d20c      	bcs.n	80053e4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053ca:	4b22      	ldr	r3, [pc, #136]	@ (8005454 <HAL_RCC_ClockConfig+0x1b8>)
 80053cc:	683a      	ldr	r2, [r7, #0]
 80053ce:	b2d2      	uxtb	r2, r2
 80053d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053d2:	4b20      	ldr	r3, [pc, #128]	@ (8005454 <HAL_RCC_ClockConfig+0x1b8>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0307 	and.w	r3, r3, #7
 80053da:	683a      	ldr	r2, [r7, #0]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d001      	beq.n	80053e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e032      	b.n	800544a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0304 	and.w	r3, r3, #4
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d008      	beq.n	8005402 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053f0:	4b19      	ldr	r3, [pc, #100]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	4916      	ldr	r1, [pc, #88]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0308 	and.w	r3, r3, #8
 800540a:	2b00      	cmp	r3, #0
 800540c:	d009      	beq.n	8005422 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800540e:	4b12      	ldr	r3, [pc, #72]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	00db      	lsls	r3, r3, #3
 800541c:	490e      	ldr	r1, [pc, #56]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 800541e:	4313      	orrs	r3, r2
 8005420:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005422:	f000 f821 	bl	8005468 <HAL_RCC_GetSysClockFreq>
 8005426:	4602      	mov	r2, r0
 8005428:	4b0b      	ldr	r3, [pc, #44]	@ (8005458 <HAL_RCC_ClockConfig+0x1bc>)
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	091b      	lsrs	r3, r3, #4
 800542e:	f003 030f 	and.w	r3, r3, #15
 8005432:	490a      	ldr	r1, [pc, #40]	@ (800545c <HAL_RCC_ClockConfig+0x1c0>)
 8005434:	5ccb      	ldrb	r3, [r1, r3]
 8005436:	fa22 f303 	lsr.w	r3, r2, r3
 800543a:	4a09      	ldr	r2, [pc, #36]	@ (8005460 <HAL_RCC_ClockConfig+0x1c4>)
 800543c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800543e:	4b09      	ldr	r3, [pc, #36]	@ (8005464 <HAL_RCC_ClockConfig+0x1c8>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4618      	mov	r0, r3
 8005444:	f7fb fc7e 	bl	8000d44 <HAL_InitTick>

  return HAL_OK;
 8005448:	2300      	movs	r3, #0
}
 800544a:	4618      	mov	r0, r3
 800544c:	3710      	adds	r7, #16
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
 8005452:	bf00      	nop
 8005454:	40023c00 	.word	0x40023c00
 8005458:	40023800 	.word	0x40023800
 800545c:	0800dafc 	.word	0x0800dafc
 8005460:	20000000 	.word	0x20000000
 8005464:	20000004 	.word	0x20000004

08005468 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005468:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800546c:	b094      	sub	sp, #80	@ 0x50
 800546e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005470:	2300      	movs	r3, #0
 8005472:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005474:	2300      	movs	r3, #0
 8005476:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005478:	2300      	movs	r3, #0
 800547a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800547c:	2300      	movs	r3, #0
 800547e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005480:	4b79      	ldr	r3, [pc, #484]	@ (8005668 <HAL_RCC_GetSysClockFreq+0x200>)
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f003 030c 	and.w	r3, r3, #12
 8005488:	2b08      	cmp	r3, #8
 800548a:	d00d      	beq.n	80054a8 <HAL_RCC_GetSysClockFreq+0x40>
 800548c:	2b08      	cmp	r3, #8
 800548e:	f200 80e1 	bhi.w	8005654 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005492:	2b00      	cmp	r3, #0
 8005494:	d002      	beq.n	800549c <HAL_RCC_GetSysClockFreq+0x34>
 8005496:	2b04      	cmp	r3, #4
 8005498:	d003      	beq.n	80054a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800549a:	e0db      	b.n	8005654 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800549c:	4b73      	ldr	r3, [pc, #460]	@ (800566c <HAL_RCC_GetSysClockFreq+0x204>)
 800549e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80054a0:	e0db      	b.n	800565a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80054a2:	4b73      	ldr	r3, [pc, #460]	@ (8005670 <HAL_RCC_GetSysClockFreq+0x208>)
 80054a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80054a6:	e0d8      	b.n	800565a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80054a8:	4b6f      	ldr	r3, [pc, #444]	@ (8005668 <HAL_RCC_GetSysClockFreq+0x200>)
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80054b0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80054b2:	4b6d      	ldr	r3, [pc, #436]	@ (8005668 <HAL_RCC_GetSysClockFreq+0x200>)
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d063      	beq.n	8005586 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054be:	4b6a      	ldr	r3, [pc, #424]	@ (8005668 <HAL_RCC_GetSysClockFreq+0x200>)
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	099b      	lsrs	r3, r3, #6
 80054c4:	2200      	movs	r2, #0
 80054c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80054c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80054ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80054d2:	2300      	movs	r3, #0
 80054d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80054d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80054da:	4622      	mov	r2, r4
 80054dc:	462b      	mov	r3, r5
 80054de:	f04f 0000 	mov.w	r0, #0
 80054e2:	f04f 0100 	mov.w	r1, #0
 80054e6:	0159      	lsls	r1, r3, #5
 80054e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054ec:	0150      	lsls	r0, r2, #5
 80054ee:	4602      	mov	r2, r0
 80054f0:	460b      	mov	r3, r1
 80054f2:	4621      	mov	r1, r4
 80054f4:	1a51      	subs	r1, r2, r1
 80054f6:	6139      	str	r1, [r7, #16]
 80054f8:	4629      	mov	r1, r5
 80054fa:	eb63 0301 	sbc.w	r3, r3, r1
 80054fe:	617b      	str	r3, [r7, #20]
 8005500:	f04f 0200 	mov.w	r2, #0
 8005504:	f04f 0300 	mov.w	r3, #0
 8005508:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800550c:	4659      	mov	r1, fp
 800550e:	018b      	lsls	r3, r1, #6
 8005510:	4651      	mov	r1, sl
 8005512:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005516:	4651      	mov	r1, sl
 8005518:	018a      	lsls	r2, r1, #6
 800551a:	4651      	mov	r1, sl
 800551c:	ebb2 0801 	subs.w	r8, r2, r1
 8005520:	4659      	mov	r1, fp
 8005522:	eb63 0901 	sbc.w	r9, r3, r1
 8005526:	f04f 0200 	mov.w	r2, #0
 800552a:	f04f 0300 	mov.w	r3, #0
 800552e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005532:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005536:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800553a:	4690      	mov	r8, r2
 800553c:	4699      	mov	r9, r3
 800553e:	4623      	mov	r3, r4
 8005540:	eb18 0303 	adds.w	r3, r8, r3
 8005544:	60bb      	str	r3, [r7, #8]
 8005546:	462b      	mov	r3, r5
 8005548:	eb49 0303 	adc.w	r3, r9, r3
 800554c:	60fb      	str	r3, [r7, #12]
 800554e:	f04f 0200 	mov.w	r2, #0
 8005552:	f04f 0300 	mov.w	r3, #0
 8005556:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800555a:	4629      	mov	r1, r5
 800555c:	024b      	lsls	r3, r1, #9
 800555e:	4621      	mov	r1, r4
 8005560:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005564:	4621      	mov	r1, r4
 8005566:	024a      	lsls	r2, r1, #9
 8005568:	4610      	mov	r0, r2
 800556a:	4619      	mov	r1, r3
 800556c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800556e:	2200      	movs	r2, #0
 8005570:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005572:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005574:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005578:	f7fa fe2a 	bl	80001d0 <__aeabi_uldivmod>
 800557c:	4602      	mov	r2, r0
 800557e:	460b      	mov	r3, r1
 8005580:	4613      	mov	r3, r2
 8005582:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005584:	e058      	b.n	8005638 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005586:	4b38      	ldr	r3, [pc, #224]	@ (8005668 <HAL_RCC_GetSysClockFreq+0x200>)
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	099b      	lsrs	r3, r3, #6
 800558c:	2200      	movs	r2, #0
 800558e:	4618      	mov	r0, r3
 8005590:	4611      	mov	r1, r2
 8005592:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005596:	623b      	str	r3, [r7, #32]
 8005598:	2300      	movs	r3, #0
 800559a:	627b      	str	r3, [r7, #36]	@ 0x24
 800559c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80055a0:	4642      	mov	r2, r8
 80055a2:	464b      	mov	r3, r9
 80055a4:	f04f 0000 	mov.w	r0, #0
 80055a8:	f04f 0100 	mov.w	r1, #0
 80055ac:	0159      	lsls	r1, r3, #5
 80055ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055b2:	0150      	lsls	r0, r2, #5
 80055b4:	4602      	mov	r2, r0
 80055b6:	460b      	mov	r3, r1
 80055b8:	4641      	mov	r1, r8
 80055ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80055be:	4649      	mov	r1, r9
 80055c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80055c4:	f04f 0200 	mov.w	r2, #0
 80055c8:	f04f 0300 	mov.w	r3, #0
 80055cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80055d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80055d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80055d8:	ebb2 040a 	subs.w	r4, r2, sl
 80055dc:	eb63 050b 	sbc.w	r5, r3, fp
 80055e0:	f04f 0200 	mov.w	r2, #0
 80055e4:	f04f 0300 	mov.w	r3, #0
 80055e8:	00eb      	lsls	r3, r5, #3
 80055ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055ee:	00e2      	lsls	r2, r4, #3
 80055f0:	4614      	mov	r4, r2
 80055f2:	461d      	mov	r5, r3
 80055f4:	4643      	mov	r3, r8
 80055f6:	18e3      	adds	r3, r4, r3
 80055f8:	603b      	str	r3, [r7, #0]
 80055fa:	464b      	mov	r3, r9
 80055fc:	eb45 0303 	adc.w	r3, r5, r3
 8005600:	607b      	str	r3, [r7, #4]
 8005602:	f04f 0200 	mov.w	r2, #0
 8005606:	f04f 0300 	mov.w	r3, #0
 800560a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800560e:	4629      	mov	r1, r5
 8005610:	028b      	lsls	r3, r1, #10
 8005612:	4621      	mov	r1, r4
 8005614:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005618:	4621      	mov	r1, r4
 800561a:	028a      	lsls	r2, r1, #10
 800561c:	4610      	mov	r0, r2
 800561e:	4619      	mov	r1, r3
 8005620:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005622:	2200      	movs	r2, #0
 8005624:	61bb      	str	r3, [r7, #24]
 8005626:	61fa      	str	r2, [r7, #28]
 8005628:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800562c:	f7fa fdd0 	bl	80001d0 <__aeabi_uldivmod>
 8005630:	4602      	mov	r2, r0
 8005632:	460b      	mov	r3, r1
 8005634:	4613      	mov	r3, r2
 8005636:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005638:	4b0b      	ldr	r3, [pc, #44]	@ (8005668 <HAL_RCC_GetSysClockFreq+0x200>)
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	0c1b      	lsrs	r3, r3, #16
 800563e:	f003 0303 	and.w	r3, r3, #3
 8005642:	3301      	adds	r3, #1
 8005644:	005b      	lsls	r3, r3, #1
 8005646:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005648:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800564a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800564c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005650:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005652:	e002      	b.n	800565a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005654:	4b05      	ldr	r3, [pc, #20]	@ (800566c <HAL_RCC_GetSysClockFreq+0x204>)
 8005656:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005658:	bf00      	nop
    }
  }
  return sysclockfreq;
 800565a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800565c:	4618      	mov	r0, r3
 800565e:	3750      	adds	r7, #80	@ 0x50
 8005660:	46bd      	mov	sp, r7
 8005662:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005666:	bf00      	nop
 8005668:	40023800 	.word	0x40023800
 800566c:	00f42400 	.word	0x00f42400
 8005670:	007a1200 	.word	0x007a1200

08005674 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005674:	b480      	push	{r7}
 8005676:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005678:	4b03      	ldr	r3, [pc, #12]	@ (8005688 <HAL_RCC_GetHCLKFreq+0x14>)
 800567a:	681b      	ldr	r3, [r3, #0]
}
 800567c:	4618      	mov	r0, r3
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr
 8005686:	bf00      	nop
 8005688:	20000000 	.word	0x20000000

0800568c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005690:	f7ff fff0 	bl	8005674 <HAL_RCC_GetHCLKFreq>
 8005694:	4602      	mov	r2, r0
 8005696:	4b05      	ldr	r3, [pc, #20]	@ (80056ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	0a9b      	lsrs	r3, r3, #10
 800569c:	f003 0307 	and.w	r3, r3, #7
 80056a0:	4903      	ldr	r1, [pc, #12]	@ (80056b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056a2:	5ccb      	ldrb	r3, [r1, r3]
 80056a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	40023800 	.word	0x40023800
 80056b0:	0800db0c 	.word	0x0800db0c

080056b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80056b8:	f7ff ffdc 	bl	8005674 <HAL_RCC_GetHCLKFreq>
 80056bc:	4602      	mov	r2, r0
 80056be:	4b05      	ldr	r3, [pc, #20]	@ (80056d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	0b5b      	lsrs	r3, r3, #13
 80056c4:	f003 0307 	and.w	r3, r3, #7
 80056c8:	4903      	ldr	r1, [pc, #12]	@ (80056d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80056ca:	5ccb      	ldrb	r3, [r1, r3]
 80056cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	40023800 	.word	0x40023800
 80056d8:	0800db0c 	.word	0x0800db0c

080056dc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	220f      	movs	r2, #15
 80056ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80056ec:	4b12      	ldr	r3, [pc, #72]	@ (8005738 <HAL_RCC_GetClockConfig+0x5c>)
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	f003 0203 	and.w	r2, r3, #3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80056f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005738 <HAL_RCC_GetClockConfig+0x5c>)
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005704:	4b0c      	ldr	r3, [pc, #48]	@ (8005738 <HAL_RCC_GetClockConfig+0x5c>)
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005710:	4b09      	ldr	r3, [pc, #36]	@ (8005738 <HAL_RCC_GetClockConfig+0x5c>)
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	08db      	lsrs	r3, r3, #3
 8005716:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800571e:	4b07      	ldr	r3, [pc, #28]	@ (800573c <HAL_RCC_GetClockConfig+0x60>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 0207 	and.w	r2, r3, #7
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	601a      	str	r2, [r3, #0]
}
 800572a:	bf00      	nop
 800572c:	370c      	adds	r7, #12
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop
 8005738:	40023800 	.word	0x40023800
 800573c:	40023c00 	.word	0x40023c00

08005740 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b086      	sub	sp, #24
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005748:	2300      	movs	r3, #0
 800574a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800574c:	2300      	movs	r3, #0
 800574e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 0301 	and.w	r3, r3, #1
 8005758:	2b00      	cmp	r3, #0
 800575a:	d105      	bne.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005764:	2b00      	cmp	r3, #0
 8005766:	d035      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005768:	4b62      	ldr	r3, [pc, #392]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800576a:	2200      	movs	r2, #0
 800576c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800576e:	f7fb fd3b 	bl	80011e8 <HAL_GetTick>
 8005772:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005774:	e008      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005776:	f7fb fd37 	bl	80011e8 <HAL_GetTick>
 800577a:	4602      	mov	r2, r0
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	2b02      	cmp	r3, #2
 8005782:	d901      	bls.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	e0b0      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005788:	4b5b      	ldr	r3, [pc, #364]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005790:	2b00      	cmp	r3, #0
 8005792:	d1f0      	bne.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	019a      	lsls	r2, r3, #6
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	071b      	lsls	r3, r3, #28
 80057a0:	4955      	ldr	r1, [pc, #340]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80057a2:	4313      	orrs	r3, r2
 80057a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80057a8:	4b52      	ldr	r3, [pc, #328]	@ (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80057aa:	2201      	movs	r2, #1
 80057ac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80057ae:	f7fb fd1b 	bl	80011e8 <HAL_GetTick>
 80057b2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80057b4:	e008      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80057b6:	f7fb fd17 	bl	80011e8 <HAL_GetTick>
 80057ba:	4602      	mov	r2, r0
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	d901      	bls.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80057c4:	2303      	movs	r3, #3
 80057c6:	e090      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80057c8:	4b4b      	ldr	r3, [pc, #300]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d0f0      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0302 	and.w	r3, r3, #2
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f000 8083 	beq.w	80058e8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80057e2:	2300      	movs	r3, #0
 80057e4:	60fb      	str	r3, [r7, #12]
 80057e6:	4b44      	ldr	r3, [pc, #272]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80057e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ea:	4a43      	ldr	r2, [pc, #268]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80057ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80057f2:	4b41      	ldr	r3, [pc, #260]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80057f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057fa:	60fb      	str	r3, [r7, #12]
 80057fc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80057fe:	4b3f      	ldr	r3, [pc, #252]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a3e      	ldr	r2, [pc, #248]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005804:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005808:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800580a:	f7fb fced 	bl	80011e8 <HAL_GetTick>
 800580e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005810:	e008      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005812:	f7fb fce9 	bl	80011e8 <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	2b02      	cmp	r3, #2
 800581e:	d901      	bls.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e062      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005824:	4b35      	ldr	r3, [pc, #212]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800582c:	2b00      	cmp	r3, #0
 800582e:	d0f0      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005830:	4b31      	ldr	r3, [pc, #196]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005834:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005838:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d02f      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	429a      	cmp	r2, r3
 800584c:	d028      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800584e:	4b2a      	ldr	r3, [pc, #168]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005852:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005856:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005858:	4b29      	ldr	r3, [pc, #164]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800585a:	2201      	movs	r2, #1
 800585c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800585e:	4b28      	ldr	r3, [pc, #160]	@ (8005900 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005860:	2200      	movs	r2, #0
 8005862:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005864:	4a24      	ldr	r2, [pc, #144]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800586a:	4b23      	ldr	r3, [pc, #140]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800586c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b01      	cmp	r3, #1
 8005874:	d114      	bne.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005876:	f7fb fcb7 	bl	80011e8 <HAL_GetTick>
 800587a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800587c:	e00a      	b.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800587e:	f7fb fcb3 	bl	80011e8 <HAL_GetTick>
 8005882:	4602      	mov	r2, r0
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	f241 3288 	movw	r2, #5000	@ 0x1388
 800588c:	4293      	cmp	r3, r2
 800588e:	d901      	bls.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005890:	2303      	movs	r3, #3
 8005892:	e02a      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005894:	4b18      	ldr	r3, [pc, #96]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005896:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005898:	f003 0302 	and.w	r3, r3, #2
 800589c:	2b00      	cmp	r3, #0
 800589e:	d0ee      	beq.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	68db      	ldr	r3, [r3, #12]
 80058a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058ac:	d10d      	bne.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80058ae:	4b12      	ldr	r3, [pc, #72]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	68db      	ldr	r3, [r3, #12]
 80058ba:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80058be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058c2:	490d      	ldr	r1, [pc, #52]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058c4:	4313      	orrs	r3, r2
 80058c6:	608b      	str	r3, [r1, #8]
 80058c8:	e005      	b.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80058ca:	4b0b      	ldr	r3, [pc, #44]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	4a0a      	ldr	r2, [pc, #40]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058d0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80058d4:	6093      	str	r3, [r2, #8]
 80058d6:	4b08      	ldr	r3, [pc, #32]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058d8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058e2:	4905      	ldr	r1, [pc, #20]	@ (80058f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80058e4:	4313      	orrs	r3, r2
 80058e6:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3718      	adds	r7, #24
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	42470068 	.word	0x42470068
 80058f8:	40023800 	.word	0x40023800
 80058fc:	40007000 	.word	0x40007000
 8005900:	42470e40 	.word	0x42470e40

08005904 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005904:	b480      	push	{r7}
 8005906:	b087      	sub	sp, #28
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800590c:	2300      	movs	r3, #0
 800590e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005910:	2300      	movs	r3, #0
 8005912:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005914:	2300      	movs	r3, #0
 8005916:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005918:	2300      	movs	r3, #0
 800591a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2b01      	cmp	r3, #1
 8005920:	d13f      	bne.n	80059a2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005922:	4b24      	ldr	r3, [pc, #144]	@ (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800592a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d006      	beq.n	8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005938:	d12f      	bne.n	800599a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800593a:	4b1f      	ldr	r3, [pc, #124]	@ (80059b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800593c:	617b      	str	r3, [r7, #20]
          break;
 800593e:	e02f      	b.n	80059a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005940:	4b1c      	ldr	r3, [pc, #112]	@ (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005948:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800594c:	d108      	bne.n	8005960 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800594e:	4b19      	ldr	r3, [pc, #100]	@ (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005956:	4a19      	ldr	r2, [pc, #100]	@ (80059bc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005958:	fbb2 f3f3 	udiv	r3, r2, r3
 800595c:	613b      	str	r3, [r7, #16]
 800595e:	e007      	b.n	8005970 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005960:	4b14      	ldr	r3, [pc, #80]	@ (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005968:	4a15      	ldr	r2, [pc, #84]	@ (80059c0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800596a:	fbb2 f3f3 	udiv	r3, r2, r3
 800596e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005970:	4b10      	ldr	r3, [pc, #64]	@ (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005972:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005976:	099b      	lsrs	r3, r3, #6
 8005978:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	fb02 f303 	mul.w	r3, r2, r3
 8005982:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005984:	4b0b      	ldr	r3, [pc, #44]	@ (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005986:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800598a:	0f1b      	lsrs	r3, r3, #28
 800598c:	f003 0307 	and.w	r3, r3, #7
 8005990:	68ba      	ldr	r2, [r7, #8]
 8005992:	fbb2 f3f3 	udiv	r3, r2, r3
 8005996:	617b      	str	r3, [r7, #20]
          break;
 8005998:	e002      	b.n	80059a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800599a:	2300      	movs	r3, #0
 800599c:	617b      	str	r3, [r7, #20]
          break;
 800599e:	bf00      	nop
        }
      }
      break;
 80059a0:	e000      	b.n	80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80059a2:	bf00      	nop
    }
  }
  return frequency;
 80059a4:	697b      	ldr	r3, [r7, #20]
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	371c      	adds	r7, #28
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	40023800 	.word	0x40023800
 80059b8:	00bb8000 	.word	0x00bb8000
 80059bc:	007a1200 	.word	0x007a1200
 80059c0:	00f42400 	.word	0x00f42400

080059c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b082      	sub	sp, #8
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d101      	bne.n	80059d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e07b      	b.n	8005ace <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d108      	bne.n	80059f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059e6:	d009      	beq.n	80059fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	61da      	str	r2, [r3, #28]
 80059ee:	e005      	b.n	80059fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2200      	movs	r2, #0
 8005a00:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d106      	bne.n	8005a1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f7fb f920 	bl	8000c5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2202      	movs	r2, #2
 8005a20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a32:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005a44:	431a      	orrs	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a4e:	431a      	orrs	r2, r3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	691b      	ldr	r3, [r3, #16]
 8005a54:	f003 0302 	and.w	r3, r3, #2
 8005a58:	431a      	orrs	r2, r3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	431a      	orrs	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	699b      	ldr	r3, [r3, #24]
 8005a68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a6c:	431a      	orrs	r2, r3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	69db      	ldr	r3, [r3, #28]
 8005a72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a76:	431a      	orrs	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6a1b      	ldr	r3, [r3, #32]
 8005a7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a80:	ea42 0103 	orr.w	r1, r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a88:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	430a      	orrs	r2, r1
 8005a92:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	699b      	ldr	r3, [r3, #24]
 8005a98:	0c1b      	lsrs	r3, r3, #16
 8005a9a:	f003 0104 	and.w	r1, r3, #4
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa2:	f003 0210 	and.w	r2, r3, #16
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	69da      	ldr	r2, [r3, #28]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005abc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3708      	adds	r7, #8
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}

08005ad6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ad6:	b580      	push	{r7, lr}
 8005ad8:	b082      	sub	sp, #8
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d101      	bne.n	8005ae8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	e041      	b.n	8005b6c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d106      	bne.n	8005b02 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f000 f839 	bl	8005b74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2202      	movs	r2, #2
 8005b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	3304      	adds	r3, #4
 8005b12:	4619      	mov	r1, r3
 8005b14:	4610      	mov	r0, r2
 8005b16:	f000 f9bf 	bl	8005e98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2201      	movs	r2, #1
 8005b56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2201      	movs	r2, #1
 8005b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3708      	adds	r7, #8
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}

08005b74 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005b7c:	bf00      	nop
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b085      	sub	sp, #20
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d001      	beq.n	8005ba0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e04e      	b.n	8005c3e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	68da      	ldr	r2, [r3, #12]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f042 0201 	orr.w	r2, r2, #1
 8005bb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a23      	ldr	r2, [pc, #140]	@ (8005c4c <HAL_TIM_Base_Start_IT+0xc4>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d022      	beq.n	8005c08 <HAL_TIM_Base_Start_IT+0x80>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bca:	d01d      	beq.n	8005c08 <HAL_TIM_Base_Start_IT+0x80>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a1f      	ldr	r2, [pc, #124]	@ (8005c50 <HAL_TIM_Base_Start_IT+0xc8>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d018      	beq.n	8005c08 <HAL_TIM_Base_Start_IT+0x80>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a1e      	ldr	r2, [pc, #120]	@ (8005c54 <HAL_TIM_Base_Start_IT+0xcc>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d013      	beq.n	8005c08 <HAL_TIM_Base_Start_IT+0x80>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a1c      	ldr	r2, [pc, #112]	@ (8005c58 <HAL_TIM_Base_Start_IT+0xd0>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d00e      	beq.n	8005c08 <HAL_TIM_Base_Start_IT+0x80>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a1b      	ldr	r2, [pc, #108]	@ (8005c5c <HAL_TIM_Base_Start_IT+0xd4>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d009      	beq.n	8005c08 <HAL_TIM_Base_Start_IT+0x80>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a19      	ldr	r2, [pc, #100]	@ (8005c60 <HAL_TIM_Base_Start_IT+0xd8>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d004      	beq.n	8005c08 <HAL_TIM_Base_Start_IT+0x80>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a18      	ldr	r2, [pc, #96]	@ (8005c64 <HAL_TIM_Base_Start_IT+0xdc>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d111      	bne.n	8005c2c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f003 0307 	and.w	r3, r3, #7
 8005c12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2b06      	cmp	r3, #6
 8005c18:	d010      	beq.n	8005c3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f042 0201 	orr.w	r2, r2, #1
 8005c28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c2a:	e007      	b.n	8005c3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f042 0201 	orr.w	r2, r2, #1
 8005c3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c3c:	2300      	movs	r3, #0
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3714      	adds	r7, #20
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	40010000 	.word	0x40010000
 8005c50:	40000400 	.word	0x40000400
 8005c54:	40000800 	.word	0x40000800
 8005c58:	40000c00 	.word	0x40000c00
 8005c5c:	40010400 	.word	0x40010400
 8005c60:	40014000 	.word	0x40014000
 8005c64:	40001800 	.word	0x40001800

08005c68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	f003 0302 	and.w	r3, r3, #2
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d020      	beq.n	8005ccc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f003 0302 	and.w	r3, r3, #2
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d01b      	beq.n	8005ccc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f06f 0202 	mvn.w	r2, #2
 8005c9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	699b      	ldr	r3, [r3, #24]
 8005caa:	f003 0303 	and.w	r3, r3, #3
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d003      	beq.n	8005cba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 f8d2 	bl	8005e5c <HAL_TIM_IC_CaptureCallback>
 8005cb8:	e005      	b.n	8005cc6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 f8c4 	bl	8005e48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cc0:	6878      	ldr	r0, [r7, #4]
 8005cc2:	f000 f8d5 	bl	8005e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	f003 0304 	and.w	r3, r3, #4
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d020      	beq.n	8005d18 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f003 0304 	and.w	r3, r3, #4
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d01b      	beq.n	8005d18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f06f 0204 	mvn.w	r2, #4
 8005ce8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2202      	movs	r2, #2
 8005cee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d003      	beq.n	8005d06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 f8ac 	bl	8005e5c <HAL_TIM_IC_CaptureCallback>
 8005d04:	e005      	b.n	8005d12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f89e 	bl	8005e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f000 f8af 	bl	8005e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	f003 0308 	and.w	r3, r3, #8
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d020      	beq.n	8005d64 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f003 0308 	and.w	r3, r3, #8
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d01b      	beq.n	8005d64 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f06f 0208 	mvn.w	r2, #8
 8005d34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2204      	movs	r2, #4
 8005d3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	f003 0303 	and.w	r3, r3, #3
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d003      	beq.n	8005d52 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 f886 	bl	8005e5c <HAL_TIM_IC_CaptureCallback>
 8005d50:	e005      	b.n	8005d5e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 f878 	bl	8005e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f000 f889 	bl	8005e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	f003 0310 	and.w	r3, r3, #16
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d020      	beq.n	8005db0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f003 0310 	and.w	r3, r3, #16
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d01b      	beq.n	8005db0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f06f 0210 	mvn.w	r2, #16
 8005d80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2208      	movs	r2, #8
 8005d86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	69db      	ldr	r3, [r3, #28]
 8005d8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d003      	beq.n	8005d9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 f860 	bl	8005e5c <HAL_TIM_IC_CaptureCallback>
 8005d9c:	e005      	b.n	8005daa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f000 f852 	bl	8005e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f000 f863 	bl	8005e70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d00c      	beq.n	8005dd4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f003 0301 	and.w	r3, r3, #1
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d007      	beq.n	8005dd4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f06f 0201 	mvn.w	r2, #1
 8005dcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f7fa fef6 	bl	8000bc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00c      	beq.n	8005df8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d007      	beq.n	8005df8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005df0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f000 f900 	bl	8005ff8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00c      	beq.n	8005e1c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d007      	beq.n	8005e1c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 f834 	bl	8005e84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	f003 0320 	and.w	r3, r3, #32
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d00c      	beq.n	8005e40 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f003 0320 	and.w	r3, r3, #32
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d007      	beq.n	8005e40 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f06f 0220 	mvn.w	r2, #32
 8005e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 f8d2 	bl	8005fe4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e40:	bf00      	nop
 8005e42:	3710      	adds	r7, #16
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e50:	bf00      	nop
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e64:	bf00      	nop
 8005e66:	370c      	adds	r7, #12
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr

08005e70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b083      	sub	sp, #12
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e78:	bf00      	nop
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e8c:	bf00      	nop
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b085      	sub	sp, #20
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a43      	ldr	r2, [pc, #268]	@ (8005fb8 <TIM_Base_SetConfig+0x120>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d013      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eb6:	d00f      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4a40      	ldr	r2, [pc, #256]	@ (8005fbc <TIM_Base_SetConfig+0x124>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d00b      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a3f      	ldr	r2, [pc, #252]	@ (8005fc0 <TIM_Base_SetConfig+0x128>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d007      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a3e      	ldr	r2, [pc, #248]	@ (8005fc4 <TIM_Base_SetConfig+0x12c>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d003      	beq.n	8005ed8 <TIM_Base_SetConfig+0x40>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a3d      	ldr	r2, [pc, #244]	@ (8005fc8 <TIM_Base_SetConfig+0x130>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d108      	bne.n	8005eea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ede:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a32      	ldr	r2, [pc, #200]	@ (8005fb8 <TIM_Base_SetConfig+0x120>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d02b      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ef8:	d027      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a2f      	ldr	r2, [pc, #188]	@ (8005fbc <TIM_Base_SetConfig+0x124>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d023      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a2e      	ldr	r2, [pc, #184]	@ (8005fc0 <TIM_Base_SetConfig+0x128>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d01f      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a2d      	ldr	r2, [pc, #180]	@ (8005fc4 <TIM_Base_SetConfig+0x12c>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d01b      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a2c      	ldr	r2, [pc, #176]	@ (8005fc8 <TIM_Base_SetConfig+0x130>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d017      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a2b      	ldr	r2, [pc, #172]	@ (8005fcc <TIM_Base_SetConfig+0x134>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d013      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a2a      	ldr	r2, [pc, #168]	@ (8005fd0 <TIM_Base_SetConfig+0x138>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d00f      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a29      	ldr	r2, [pc, #164]	@ (8005fd4 <TIM_Base_SetConfig+0x13c>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d00b      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a28      	ldr	r2, [pc, #160]	@ (8005fd8 <TIM_Base_SetConfig+0x140>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d007      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a27      	ldr	r2, [pc, #156]	@ (8005fdc <TIM_Base_SetConfig+0x144>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d003      	beq.n	8005f4a <TIM_Base_SetConfig+0xb2>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a26      	ldr	r2, [pc, #152]	@ (8005fe0 <TIM_Base_SetConfig+0x148>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d108      	bne.n	8005f5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	68fa      	ldr	r2, [r7, #12]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	695b      	ldr	r3, [r3, #20]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	689a      	ldr	r2, [r3, #8]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a0e      	ldr	r2, [pc, #56]	@ (8005fb8 <TIM_Base_SetConfig+0x120>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d003      	beq.n	8005f8a <TIM_Base_SetConfig+0xf2>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a10      	ldr	r2, [pc, #64]	@ (8005fc8 <TIM_Base_SetConfig+0x130>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d103      	bne.n	8005f92 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	691a      	ldr	r2, [r3, #16]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f043 0204 	orr.w	r2, r3, #4
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	601a      	str	r2, [r3, #0]
}
 8005faa:	bf00      	nop
 8005fac:	3714      	adds	r7, #20
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	40010000 	.word	0x40010000
 8005fbc:	40000400 	.word	0x40000400
 8005fc0:	40000800 	.word	0x40000800
 8005fc4:	40000c00 	.word	0x40000c00
 8005fc8:	40010400 	.word	0x40010400
 8005fcc:	40014000 	.word	0x40014000
 8005fd0:	40014400 	.word	0x40014400
 8005fd4:	40014800 	.word	0x40014800
 8005fd8:	40001800 	.word	0x40001800
 8005fdc:	40001c00 	.word	0x40001c00
 8005fe0:	40002000 	.word	0x40002000

08005fe4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fec:	bf00      	nop
 8005fee:	370c      	adds	r7, #12
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr

08005ff8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b083      	sub	sp, #12
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006000:	bf00      	nop
 8006002:	370c      	adds	r7, #12
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d101      	bne.n	800601e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	e042      	b.n	80060a4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006024:	b2db      	uxtb	r3, r3
 8006026:	2b00      	cmp	r3, #0
 8006028:	d106      	bne.n	8006038 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f7fa ffc2 	bl	8000fbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2224      	movs	r2, #36	@ 0x24
 800603c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68da      	ldr	r2, [r3, #12]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800604e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	f000 ff6f 	bl	8006f34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	691a      	ldr	r2, [r3, #16]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006064:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	695a      	ldr	r2, [r3, #20]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006074:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	68da      	ldr	r2, [r3, #12]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006084:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2220      	movs	r2, #32
 8006090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2220      	movs	r2, #32
 8006098:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80060a2:	2300      	movs	r3, #0
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3708      	adds	r7, #8
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b08a      	sub	sp, #40	@ 0x28
 80060b0:	af02      	add	r7, sp, #8
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	603b      	str	r3, [r7, #0]
 80060b8:	4613      	mov	r3, r2
 80060ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80060bc:	2300      	movs	r3, #0
 80060be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	2b20      	cmp	r3, #32
 80060ca:	d175      	bne.n	80061b8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d002      	beq.n	80060d8 <HAL_UART_Transmit+0x2c>
 80060d2:	88fb      	ldrh	r3, [r7, #6]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d101      	bne.n	80060dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	e06e      	b.n	80061ba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2221      	movs	r2, #33	@ 0x21
 80060e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060ea:	f7fb f87d 	bl	80011e8 <HAL_GetTick>
 80060ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	88fa      	ldrh	r2, [r7, #6]
 80060f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	88fa      	ldrh	r2, [r7, #6]
 80060fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006104:	d108      	bne.n	8006118 <HAL_UART_Transmit+0x6c>
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	691b      	ldr	r3, [r3, #16]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d104      	bne.n	8006118 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800610e:	2300      	movs	r3, #0
 8006110:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	61bb      	str	r3, [r7, #24]
 8006116:	e003      	b.n	8006120 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800611c:	2300      	movs	r3, #0
 800611e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006120:	e02e      	b.n	8006180 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	2200      	movs	r2, #0
 800612a:	2180      	movs	r1, #128	@ 0x80
 800612c:	68f8      	ldr	r0, [r7, #12]
 800612e:	f000 fc3f 	bl	80069b0 <UART_WaitOnFlagUntilTimeout>
 8006132:	4603      	mov	r3, r0
 8006134:	2b00      	cmp	r3, #0
 8006136:	d005      	beq.n	8006144 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2220      	movs	r2, #32
 800613c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e03a      	b.n	80061ba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d10b      	bne.n	8006162 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800614a:	69bb      	ldr	r3, [r7, #24]
 800614c:	881b      	ldrh	r3, [r3, #0]
 800614e:	461a      	mov	r2, r3
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006158:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	3302      	adds	r3, #2
 800615e:	61bb      	str	r3, [r7, #24]
 8006160:	e007      	b.n	8006172 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	781a      	ldrb	r2, [r3, #0]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800616c:	69fb      	ldr	r3, [r7, #28]
 800616e:	3301      	adds	r3, #1
 8006170:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006176:	b29b      	uxth	r3, r3
 8006178:	3b01      	subs	r3, #1
 800617a:	b29a      	uxth	r2, r3
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006184:	b29b      	uxth	r3, r3
 8006186:	2b00      	cmp	r3, #0
 8006188:	d1cb      	bne.n	8006122 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	9300      	str	r3, [sp, #0]
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	2200      	movs	r2, #0
 8006192:	2140      	movs	r1, #64	@ 0x40
 8006194:	68f8      	ldr	r0, [r7, #12]
 8006196:	f000 fc0b 	bl	80069b0 <UART_WaitOnFlagUntilTimeout>
 800619a:	4603      	mov	r3, r0
 800619c:	2b00      	cmp	r3, #0
 800619e:	d005      	beq.n	80061ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2220      	movs	r2, #32
 80061a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e006      	b.n	80061ba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2220      	movs	r2, #32
 80061b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80061b4:	2300      	movs	r3, #0
 80061b6:	e000      	b.n	80061ba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80061b8:	2302      	movs	r3, #2
  }
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3720      	adds	r7, #32
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}

080061c2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061c2:	b580      	push	{r7, lr}
 80061c4:	b084      	sub	sp, #16
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	60f8      	str	r0, [r7, #12]
 80061ca:	60b9      	str	r1, [r7, #8]
 80061cc:	4613      	mov	r3, r2
 80061ce:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	2b20      	cmp	r3, #32
 80061da:	d112      	bne.n	8006202 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d002      	beq.n	80061e8 <HAL_UART_Receive_DMA+0x26>
 80061e2:	88fb      	ldrh	r3, [r7, #6]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d101      	bne.n	80061ec <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e00b      	b.n	8006204 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2200      	movs	r2, #0
 80061f0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80061f2:	88fb      	ldrh	r3, [r7, #6]
 80061f4:	461a      	mov	r2, r3
 80061f6:	68b9      	ldr	r1, [r7, #8]
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f000 fc33 	bl	8006a64 <UART_Start_Receive_DMA>
 80061fe:	4603      	mov	r3, r0
 8006200:	e000      	b.n	8006204 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006202:	2302      	movs	r3, #2
  }
}
 8006204:	4618      	mov	r0, r3
 8006206:	3710      	adds	r7, #16
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b0ba      	sub	sp, #232	@ 0xe8
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	695b      	ldr	r3, [r3, #20]
 800622e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006232:	2300      	movs	r3, #0
 8006234:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006238:	2300      	movs	r3, #0
 800623a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800623e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006242:	f003 030f 	and.w	r3, r3, #15
 8006246:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800624a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800624e:	2b00      	cmp	r3, #0
 8006250:	d10f      	bne.n	8006272 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006256:	f003 0320 	and.w	r3, r3, #32
 800625a:	2b00      	cmp	r3, #0
 800625c:	d009      	beq.n	8006272 <HAL_UART_IRQHandler+0x66>
 800625e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006262:	f003 0320 	and.w	r3, r3, #32
 8006266:	2b00      	cmp	r3, #0
 8006268:	d003      	beq.n	8006272 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 fda4 	bl	8006db8 <UART_Receive_IT>
      return;
 8006270:	e273      	b.n	800675a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006272:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006276:	2b00      	cmp	r3, #0
 8006278:	f000 80de 	beq.w	8006438 <HAL_UART_IRQHandler+0x22c>
 800627c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006280:	f003 0301 	and.w	r3, r3, #1
 8006284:	2b00      	cmp	r3, #0
 8006286:	d106      	bne.n	8006296 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006288:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800628c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006290:	2b00      	cmp	r3, #0
 8006292:	f000 80d1 	beq.w	8006438 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800629a:	f003 0301 	and.w	r3, r3, #1
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d00b      	beq.n	80062ba <HAL_UART_IRQHandler+0xae>
 80062a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d005      	beq.n	80062ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062b2:	f043 0201 	orr.w	r2, r3, #1
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062be:	f003 0304 	and.w	r3, r3, #4
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00b      	beq.n	80062de <HAL_UART_IRQHandler+0xd2>
 80062c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062ca:	f003 0301 	and.w	r3, r3, #1
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d005      	beq.n	80062de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062d6:	f043 0202 	orr.w	r2, r3, #2
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062e2:	f003 0302 	and.w	r3, r3, #2
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d00b      	beq.n	8006302 <HAL_UART_IRQHandler+0xf6>
 80062ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062ee:	f003 0301 	and.w	r3, r3, #1
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d005      	beq.n	8006302 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062fa:	f043 0204 	orr.w	r2, r3, #4
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006306:	f003 0308 	and.w	r3, r3, #8
 800630a:	2b00      	cmp	r3, #0
 800630c:	d011      	beq.n	8006332 <HAL_UART_IRQHandler+0x126>
 800630e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006312:	f003 0320 	and.w	r3, r3, #32
 8006316:	2b00      	cmp	r3, #0
 8006318:	d105      	bne.n	8006326 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800631a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800631e:	f003 0301 	and.w	r3, r3, #1
 8006322:	2b00      	cmp	r3, #0
 8006324:	d005      	beq.n	8006332 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800632a:	f043 0208 	orr.w	r2, r3, #8
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006336:	2b00      	cmp	r3, #0
 8006338:	f000 820a 	beq.w	8006750 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800633c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006340:	f003 0320 	and.w	r3, r3, #32
 8006344:	2b00      	cmp	r3, #0
 8006346:	d008      	beq.n	800635a <HAL_UART_IRQHandler+0x14e>
 8006348:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800634c:	f003 0320 	and.w	r3, r3, #32
 8006350:	2b00      	cmp	r3, #0
 8006352:	d002      	beq.n	800635a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 fd2f 	bl	8006db8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	695b      	ldr	r3, [r3, #20]
 8006360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006364:	2b40      	cmp	r3, #64	@ 0x40
 8006366:	bf0c      	ite	eq
 8006368:	2301      	moveq	r3, #1
 800636a:	2300      	movne	r3, #0
 800636c:	b2db      	uxtb	r3, r3
 800636e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006376:	f003 0308 	and.w	r3, r3, #8
 800637a:	2b00      	cmp	r3, #0
 800637c:	d103      	bne.n	8006386 <HAL_UART_IRQHandler+0x17a>
 800637e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006382:	2b00      	cmp	r3, #0
 8006384:	d04f      	beq.n	8006426 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 fc3a 	bl	8006c00 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	695b      	ldr	r3, [r3, #20]
 8006392:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006396:	2b40      	cmp	r3, #64	@ 0x40
 8006398:	d141      	bne.n	800641e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	3314      	adds	r3, #20
 80063a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80063a8:	e853 3f00 	ldrex	r3, [r3]
 80063ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80063b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80063b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	3314      	adds	r3, #20
 80063c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80063c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80063ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80063d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80063d6:	e841 2300 	strex	r3, r2, [r1]
 80063da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80063de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d1d9      	bne.n	800639a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d013      	beq.n	8006416 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063f2:	4a8a      	ldr	r2, [pc, #552]	@ (800661c <HAL_UART_IRQHandler+0x410>)
 80063f4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063fa:	4618      	mov	r0, r3
 80063fc:	f7fb f97c 	bl	80016f8 <HAL_DMA_Abort_IT>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d016      	beq.n	8006434 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800640a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800640c:	687a      	ldr	r2, [r7, #4]
 800640e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006410:	4610      	mov	r0, r2
 8006412:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006414:	e00e      	b.n	8006434 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f9b6 	bl	8006788 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800641c:	e00a      	b.n	8006434 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 f9b2 	bl	8006788 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006424:	e006      	b.n	8006434 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 f9ae 	bl	8006788 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2200      	movs	r2, #0
 8006430:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006432:	e18d      	b.n	8006750 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006434:	bf00      	nop
    return;
 8006436:	e18b      	b.n	8006750 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800643c:	2b01      	cmp	r3, #1
 800643e:	f040 8167 	bne.w	8006710 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006446:	f003 0310 	and.w	r3, r3, #16
 800644a:	2b00      	cmp	r3, #0
 800644c:	f000 8160 	beq.w	8006710 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006450:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006454:	f003 0310 	and.w	r3, r3, #16
 8006458:	2b00      	cmp	r3, #0
 800645a:	f000 8159 	beq.w	8006710 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800645e:	2300      	movs	r3, #0
 8006460:	60bb      	str	r3, [r7, #8]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	60bb      	str	r3, [r7, #8]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	60bb      	str	r3, [r7, #8]
 8006472:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800647e:	2b40      	cmp	r3, #64	@ 0x40
 8006480:	f040 80ce 	bne.w	8006620 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006490:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006494:	2b00      	cmp	r3, #0
 8006496:	f000 80a9 	beq.w	80065ec <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800649e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064a2:	429a      	cmp	r2, r3
 80064a4:	f080 80a2 	bcs.w	80065ec <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064ae:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064b4:	69db      	ldr	r3, [r3, #28]
 80064b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064ba:	f000 8088 	beq.w	80065ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	330c      	adds	r3, #12
 80064c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80064cc:	e853 3f00 	ldrex	r3, [r3]
 80064d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80064d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80064d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	330c      	adds	r3, #12
 80064e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80064ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80064ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80064f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80064fa:	e841 2300 	strex	r3, r2, [r1]
 80064fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006502:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006506:	2b00      	cmp	r3, #0
 8006508:	d1d9      	bne.n	80064be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	3314      	adds	r3, #20
 8006510:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006512:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006514:	e853 3f00 	ldrex	r3, [r3]
 8006518:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800651a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800651c:	f023 0301 	bic.w	r3, r3, #1
 8006520:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	3314      	adds	r3, #20
 800652a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800652e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006532:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006534:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006536:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800653a:	e841 2300 	strex	r3, r2, [r1]
 800653e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006540:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1e1      	bne.n	800650a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	3314      	adds	r3, #20
 800654c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006550:	e853 3f00 	ldrex	r3, [r3]
 8006554:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006556:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006558:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800655c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	3314      	adds	r3, #20
 8006566:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800656a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800656c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800656e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006570:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006572:	e841 2300 	strex	r3, r2, [r1]
 8006576:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006578:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800657a:	2b00      	cmp	r3, #0
 800657c:	d1e3      	bne.n	8006546 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2220      	movs	r2, #32
 8006582:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	330c      	adds	r3, #12
 8006592:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006594:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006596:	e853 3f00 	ldrex	r3, [r3]
 800659a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800659c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800659e:	f023 0310 	bic.w	r3, r3, #16
 80065a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	330c      	adds	r3, #12
 80065ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80065b0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80065b2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80065b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80065b8:	e841 2300 	strex	r3, r2, [r1]
 80065bc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80065be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1e3      	bne.n	800658c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065c8:	4618      	mov	r0, r3
 80065ca:	f7fb f825 	bl	8001618 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2202      	movs	r2, #2
 80065d2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80065dc:	b29b      	uxth	r3, r3
 80065de:	1ad3      	subs	r3, r2, r3
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	4619      	mov	r1, r3
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f000 f8d9 	bl	800679c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80065ea:	e0b3      	b.n	8006754 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80065f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80065f4:	429a      	cmp	r2, r3
 80065f6:	f040 80ad 	bne.w	8006754 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065fe:	69db      	ldr	r3, [r3, #28]
 8006600:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006604:	f040 80a6 	bne.w	8006754 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2202      	movs	r2, #2
 800660c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006612:	4619      	mov	r1, r3
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f000 f8c1 	bl	800679c <HAL_UARTEx_RxEventCallback>
      return;
 800661a:	e09b      	b.n	8006754 <HAL_UART_IRQHandler+0x548>
 800661c:	08006cc7 	.word	0x08006cc7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006628:	b29b      	uxth	r3, r3
 800662a:	1ad3      	subs	r3, r2, r3
 800662c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006634:	b29b      	uxth	r3, r3
 8006636:	2b00      	cmp	r3, #0
 8006638:	f000 808e 	beq.w	8006758 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800663c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006640:	2b00      	cmp	r3, #0
 8006642:	f000 8089 	beq.w	8006758 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	330c      	adds	r3, #12
 800664c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006650:	e853 3f00 	ldrex	r3, [r3]
 8006654:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006658:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800665c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	330c      	adds	r3, #12
 8006666:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800666a:	647a      	str	r2, [r7, #68]	@ 0x44
 800666c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800666e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006670:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006672:	e841 2300 	strex	r3, r2, [r1]
 8006676:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800667a:	2b00      	cmp	r3, #0
 800667c:	d1e3      	bne.n	8006646 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	3314      	adds	r3, #20
 8006684:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006688:	e853 3f00 	ldrex	r3, [r3]
 800668c:	623b      	str	r3, [r7, #32]
   return(result);
 800668e:	6a3b      	ldr	r3, [r7, #32]
 8006690:	f023 0301 	bic.w	r3, r3, #1
 8006694:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	3314      	adds	r3, #20
 800669e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80066a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80066a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066aa:	e841 2300 	strex	r3, r2, [r1]
 80066ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d1e3      	bne.n	800667e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2220      	movs	r2, #32
 80066ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2200      	movs	r2, #0
 80066c2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	330c      	adds	r3, #12
 80066ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	e853 3f00 	ldrex	r3, [r3]
 80066d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f023 0310 	bic.w	r3, r3, #16
 80066da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	330c      	adds	r3, #12
 80066e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80066e8:	61fa      	str	r2, [r7, #28]
 80066ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ec:	69b9      	ldr	r1, [r7, #24]
 80066ee:	69fa      	ldr	r2, [r7, #28]
 80066f0:	e841 2300 	strex	r3, r2, [r1]
 80066f4:	617b      	str	r3, [r7, #20]
   return(result);
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d1e3      	bne.n	80066c4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006702:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006706:	4619      	mov	r1, r3
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f000 f847 	bl	800679c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800670e:	e023      	b.n	8006758 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006714:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006718:	2b00      	cmp	r3, #0
 800671a:	d009      	beq.n	8006730 <HAL_UART_IRQHandler+0x524>
 800671c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006720:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006724:	2b00      	cmp	r3, #0
 8006726:	d003      	beq.n	8006730 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 fadd 	bl	8006ce8 <UART_Transmit_IT>
    return;
 800672e:	e014      	b.n	800675a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006738:	2b00      	cmp	r3, #0
 800673a:	d00e      	beq.n	800675a <HAL_UART_IRQHandler+0x54e>
 800673c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006740:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006744:	2b00      	cmp	r3, #0
 8006746:	d008      	beq.n	800675a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f000 fb1d 	bl	8006d88 <UART_EndTransmit_IT>
    return;
 800674e:	e004      	b.n	800675a <HAL_UART_IRQHandler+0x54e>
    return;
 8006750:	bf00      	nop
 8006752:	e002      	b.n	800675a <HAL_UART_IRQHandler+0x54e>
      return;
 8006754:	bf00      	nop
 8006756:	e000      	b.n	800675a <HAL_UART_IRQHandler+0x54e>
      return;
 8006758:	bf00      	nop
  }
}
 800675a:	37e8      	adds	r7, #232	@ 0xe8
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800679c:	b480      	push	{r7}
 800679e:	b083      	sub	sp, #12
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	460b      	mov	r3, r1
 80067a6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b09c      	sub	sp, #112	@ 0x70
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d172      	bne.n	80068b6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80067d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067d2:	2200      	movs	r2, #0
 80067d4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	330c      	adds	r3, #12
 80067dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067e0:	e853 3f00 	ldrex	r3, [r3]
 80067e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80067e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	330c      	adds	r3, #12
 80067f4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80067f6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80067f8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80067fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80067fe:	e841 2300 	strex	r3, r2, [r1]
 8006802:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006804:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006806:	2b00      	cmp	r3, #0
 8006808:	d1e5      	bne.n	80067d6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800680a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	3314      	adds	r3, #20
 8006810:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006814:	e853 3f00 	ldrex	r3, [r3]
 8006818:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800681a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800681c:	f023 0301 	bic.w	r3, r3, #1
 8006820:	667b      	str	r3, [r7, #100]	@ 0x64
 8006822:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	3314      	adds	r3, #20
 8006828:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800682a:	647a      	str	r2, [r7, #68]	@ 0x44
 800682c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006830:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006832:	e841 2300 	strex	r3, r2, [r1]
 8006836:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006838:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1e5      	bne.n	800680a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800683e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	3314      	adds	r3, #20
 8006844:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006848:	e853 3f00 	ldrex	r3, [r3]
 800684c:	623b      	str	r3, [r7, #32]
   return(result);
 800684e:	6a3b      	ldr	r3, [r7, #32]
 8006850:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006854:	663b      	str	r3, [r7, #96]	@ 0x60
 8006856:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	3314      	adds	r3, #20
 800685c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800685e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006860:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006862:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006864:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006866:	e841 2300 	strex	r3, r2, [r1]
 800686a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800686c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686e:	2b00      	cmp	r3, #0
 8006870:	d1e5      	bne.n	800683e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006872:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006874:	2220      	movs	r2, #32
 8006876:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800687a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800687c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800687e:	2b01      	cmp	r3, #1
 8006880:	d119      	bne.n	80068b6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006882:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	330c      	adds	r3, #12
 8006888:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	e853 3f00 	ldrex	r3, [r3]
 8006890:	60fb      	str	r3, [r7, #12]
   return(result);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f023 0310 	bic.w	r3, r3, #16
 8006898:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800689a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	330c      	adds	r3, #12
 80068a0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80068a2:	61fa      	str	r2, [r7, #28]
 80068a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a6:	69b9      	ldr	r1, [r7, #24]
 80068a8:	69fa      	ldr	r2, [r7, #28]
 80068aa:	e841 2300 	strex	r3, r2, [r1]
 80068ae:	617b      	str	r3, [r7, #20]
   return(result);
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1e5      	bne.n	8006882 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80068b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068b8:	2200      	movs	r2, #0
 80068ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d106      	bne.n	80068d2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068c6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80068c8:	4619      	mov	r1, r3
 80068ca:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80068cc:	f7ff ff66 	bl	800679c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80068d0:	e002      	b.n	80068d8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80068d2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80068d4:	f7fa f944 	bl	8000b60 <HAL_UART_RxCpltCallback>
}
 80068d8:	bf00      	nop
 80068da:	3770      	adds	r7, #112	@ 0x70
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ec:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2201      	movs	r2, #1
 80068f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d108      	bne.n	800690e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006900:	085b      	lsrs	r3, r3, #1
 8006902:	b29b      	uxth	r3, r3
 8006904:	4619      	mov	r1, r3
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f7ff ff48 	bl	800679c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800690c:	e002      	b.n	8006914 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800690e:	68f8      	ldr	r0, [r7, #12]
 8006910:	f7ff ff30 	bl	8006774 <HAL_UART_RxHalfCpltCallback>
}
 8006914:	bf00      	nop
 8006916:	3710      	adds	r7, #16
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}

0800691c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006924:	2300      	movs	r3, #0
 8006926:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800692c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	695b      	ldr	r3, [r3, #20]
 8006934:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006938:	2b80      	cmp	r3, #128	@ 0x80
 800693a:	bf0c      	ite	eq
 800693c:	2301      	moveq	r3, #1
 800693e:	2300      	movne	r3, #0
 8006940:	b2db      	uxtb	r3, r3
 8006942:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800694a:	b2db      	uxtb	r3, r3
 800694c:	2b21      	cmp	r3, #33	@ 0x21
 800694e:	d108      	bne.n	8006962 <UART_DMAError+0x46>
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d005      	beq.n	8006962 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	2200      	movs	r2, #0
 800695a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800695c:	68b8      	ldr	r0, [r7, #8]
 800695e:	f000 f927 	bl	8006bb0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	695b      	ldr	r3, [r3, #20]
 8006968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800696c:	2b40      	cmp	r3, #64	@ 0x40
 800696e:	bf0c      	ite	eq
 8006970:	2301      	moveq	r3, #1
 8006972:	2300      	movne	r3, #0
 8006974:	b2db      	uxtb	r3, r3
 8006976:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800697e:	b2db      	uxtb	r3, r3
 8006980:	2b22      	cmp	r3, #34	@ 0x22
 8006982:	d108      	bne.n	8006996 <UART_DMAError+0x7a>
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d005      	beq.n	8006996 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	2200      	movs	r2, #0
 800698e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006990:	68b8      	ldr	r0, [r7, #8]
 8006992:	f000 f935 	bl	8006c00 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800699a:	f043 0210 	orr.w	r2, r3, #16
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069a2:	68b8      	ldr	r0, [r7, #8]
 80069a4:	f7ff fef0 	bl	8006788 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069a8:	bf00      	nop
 80069aa:	3710      	adds	r7, #16
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b086      	sub	sp, #24
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	603b      	str	r3, [r7, #0]
 80069bc:	4613      	mov	r3, r2
 80069be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069c0:	e03b      	b.n	8006a3a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069c2:	6a3b      	ldr	r3, [r7, #32]
 80069c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069c8:	d037      	beq.n	8006a3a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069ca:	f7fa fc0d 	bl	80011e8 <HAL_GetTick>
 80069ce:	4602      	mov	r2, r0
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	1ad3      	subs	r3, r2, r3
 80069d4:	6a3a      	ldr	r2, [r7, #32]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d302      	bcc.n	80069e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80069da:	6a3b      	ldr	r3, [r7, #32]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d101      	bne.n	80069e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80069e0:	2303      	movs	r3, #3
 80069e2:	e03a      	b.n	8006a5a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	68db      	ldr	r3, [r3, #12]
 80069ea:	f003 0304 	and.w	r3, r3, #4
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d023      	beq.n	8006a3a <UART_WaitOnFlagUntilTimeout+0x8a>
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	2b80      	cmp	r3, #128	@ 0x80
 80069f6:	d020      	beq.n	8006a3a <UART_WaitOnFlagUntilTimeout+0x8a>
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	2b40      	cmp	r3, #64	@ 0x40
 80069fc:	d01d      	beq.n	8006a3a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f003 0308 	and.w	r3, r3, #8
 8006a08:	2b08      	cmp	r3, #8
 8006a0a:	d116      	bne.n	8006a3a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	617b      	str	r3, [r7, #20]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	617b      	str	r3, [r7, #20]
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	617b      	str	r3, [r7, #20]
 8006a20:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a22:	68f8      	ldr	r0, [r7, #12]
 8006a24:	f000 f8ec 	bl	8006c00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2208      	movs	r2, #8
 8006a2c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2200      	movs	r2, #0
 8006a32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e00f      	b.n	8006a5a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	4013      	ands	r3, r2
 8006a44:	68ba      	ldr	r2, [r7, #8]
 8006a46:	429a      	cmp	r2, r3
 8006a48:	bf0c      	ite	eq
 8006a4a:	2301      	moveq	r3, #1
 8006a4c:	2300      	movne	r3, #0
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	461a      	mov	r2, r3
 8006a52:	79fb      	ldrb	r3, [r7, #7]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d0b4      	beq.n	80069c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a58:	2300      	movs	r3, #0
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3718      	adds	r7, #24
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}
	...

08006a64 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b098      	sub	sp, #96	@ 0x60
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	4613      	mov	r3, r2
 8006a70:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006a72:	68ba      	ldr	r2, [r7, #8]
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	88fa      	ldrh	r2, [r7, #6]
 8006a7c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2200      	movs	r2, #0
 8006a82:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2222      	movs	r2, #34	@ 0x22
 8006a88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a90:	4a44      	ldr	r2, [pc, #272]	@ (8006ba4 <UART_Start_Receive_DMA+0x140>)
 8006a92:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a98:	4a43      	ldr	r2, [pc, #268]	@ (8006ba8 <UART_Start_Receive_DMA+0x144>)
 8006a9a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aa0:	4a42      	ldr	r2, [pc, #264]	@ (8006bac <UART_Start_Receive_DMA+0x148>)
 8006aa2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006aac:	f107 0308 	add.w	r3, r7, #8
 8006ab0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	3304      	adds	r3, #4
 8006abc:	4619      	mov	r1, r3
 8006abe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	88fb      	ldrh	r3, [r7, #6]
 8006ac4:	f7fa fd50 	bl	8001568 <HAL_DMA_Start_IT>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d008      	beq.n	8006ae0 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2210      	movs	r2, #16
 8006ad2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2220      	movs	r2, #32
 8006ad8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e05d      	b.n	8006b9c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	613b      	str	r3, [r7, #16]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	613b      	str	r3, [r7, #16]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	613b      	str	r3, [r7, #16]
 8006af4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d019      	beq.n	8006b32 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	330c      	adds	r3, #12
 8006b04:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b08:	e853 3f00 	ldrex	r3, [r3]
 8006b0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b14:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	330c      	adds	r3, #12
 8006b1c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b1e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006b20:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b22:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006b24:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006b26:	e841 2300 	strex	r3, r2, [r1]
 8006b2a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006b2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1e5      	bne.n	8006afe <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	3314      	adds	r3, #20
 8006b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b3c:	e853 3f00 	ldrex	r3, [r3]
 8006b40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b44:	f043 0301 	orr.w	r3, r3, #1
 8006b48:	657b      	str	r3, [r7, #84]	@ 0x54
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	3314      	adds	r3, #20
 8006b50:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006b52:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006b54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b56:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006b58:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006b5a:	e841 2300 	strex	r3, r2, [r1]
 8006b5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1e5      	bne.n	8006b32 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	3314      	adds	r3, #20
 8006b6c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b6e:	69bb      	ldr	r3, [r7, #24]
 8006b70:	e853 3f00 	ldrex	r3, [r3]
 8006b74:	617b      	str	r3, [r7, #20]
   return(result);
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	3314      	adds	r3, #20
 8006b84:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006b86:	627a      	str	r2, [r7, #36]	@ 0x24
 8006b88:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8a:	6a39      	ldr	r1, [r7, #32]
 8006b8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b8e:	e841 2300 	strex	r3, r2, [r1]
 8006b92:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b94:	69fb      	ldr	r3, [r7, #28]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d1e5      	bne.n	8006b66 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006b9a:	2300      	movs	r3, #0
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3760      	adds	r7, #96	@ 0x60
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	080067b5 	.word	0x080067b5
 8006ba8:	080068e1 	.word	0x080068e1
 8006bac:	0800691d 	.word	0x0800691d

08006bb0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b089      	sub	sp, #36	@ 0x24
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	330c      	adds	r3, #12
 8006bbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	e853 3f00 	ldrex	r3, [r3]
 8006bc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006bce:	61fb      	str	r3, [r7, #28]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	330c      	adds	r3, #12
 8006bd6:	69fa      	ldr	r2, [r7, #28]
 8006bd8:	61ba      	str	r2, [r7, #24]
 8006bda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bdc:	6979      	ldr	r1, [r7, #20]
 8006bde:	69ba      	ldr	r2, [r7, #24]
 8006be0:	e841 2300 	strex	r3, r2, [r1]
 8006be4:	613b      	str	r3, [r7, #16]
   return(result);
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d1e5      	bne.n	8006bb8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2220      	movs	r2, #32
 8006bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006bf4:	bf00      	nop
 8006bf6:	3724      	adds	r7, #36	@ 0x24
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr

08006c00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b095      	sub	sp, #84	@ 0x54
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	330c      	adds	r3, #12
 8006c0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c12:	e853 3f00 	ldrex	r3, [r3]
 8006c16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	330c      	adds	r3, #12
 8006c26:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c28:	643a      	str	r2, [r7, #64]	@ 0x40
 8006c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c30:	e841 2300 	strex	r3, r2, [r1]
 8006c34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d1e5      	bne.n	8006c08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	3314      	adds	r3, #20
 8006c42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c44:	6a3b      	ldr	r3, [r7, #32]
 8006c46:	e853 3f00 	ldrex	r3, [r3]
 8006c4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c4c:	69fb      	ldr	r3, [r7, #28]
 8006c4e:	f023 0301 	bic.w	r3, r3, #1
 8006c52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	3314      	adds	r3, #20
 8006c5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c64:	e841 2300 	strex	r3, r2, [r1]
 8006c68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1e5      	bne.n	8006c3c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d119      	bne.n	8006cac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	330c      	adds	r3, #12
 8006c7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	e853 3f00 	ldrex	r3, [r3]
 8006c86:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	f023 0310 	bic.w	r3, r3, #16
 8006c8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	330c      	adds	r3, #12
 8006c96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c98:	61ba      	str	r2, [r7, #24]
 8006c9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c9c:	6979      	ldr	r1, [r7, #20]
 8006c9e:	69ba      	ldr	r2, [r7, #24]
 8006ca0:	e841 2300 	strex	r3, r2, [r1]
 8006ca4:	613b      	str	r3, [r7, #16]
   return(result);
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d1e5      	bne.n	8006c78 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2220      	movs	r2, #32
 8006cb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006cba:	bf00      	nop
 8006cbc:	3754      	adds	r7, #84	@ 0x54
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr

08006cc6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006cc6:	b580      	push	{r7, lr}
 8006cc8:	b084      	sub	sp, #16
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cd2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006cda:	68f8      	ldr	r0, [r7, #12]
 8006cdc:	f7ff fd54 	bl	8006788 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ce0:	bf00      	nop
 8006ce2:	3710      	adds	r7, #16
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b085      	sub	sp, #20
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	2b21      	cmp	r3, #33	@ 0x21
 8006cfa:	d13e      	bne.n	8006d7a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d04:	d114      	bne.n	8006d30 <UART_Transmit_IT+0x48>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	691b      	ldr	r3, [r3, #16]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d110      	bne.n	8006d30 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6a1b      	ldr	r3, [r3, #32]
 8006d12:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	881b      	ldrh	r3, [r3, #0]
 8006d18:	461a      	mov	r2, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d22:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6a1b      	ldr	r3, [r3, #32]
 8006d28:	1c9a      	adds	r2, r3, #2
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	621a      	str	r2, [r3, #32]
 8006d2e:	e008      	b.n	8006d42 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6a1b      	ldr	r3, [r3, #32]
 8006d34:	1c59      	adds	r1, r3, #1
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	6211      	str	r1, [r2, #32]
 8006d3a:	781a      	ldrb	r2, [r3, #0]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	3b01      	subs	r3, #1
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	4619      	mov	r1, r3
 8006d50:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d10f      	bne.n	8006d76 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	68da      	ldr	r2, [r3, #12]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d64:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	68da      	ldr	r2, [r3, #12]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d74:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006d76:	2300      	movs	r3, #0
 8006d78:	e000      	b.n	8006d7c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006d7a:	2302      	movs	r3, #2
  }
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3714      	adds	r7, #20
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr

08006d88 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	68da      	ldr	r2, [r3, #12]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d9e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2220      	movs	r2, #32
 8006da4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f7ff fcd9 	bl	8006760 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006dae:	2300      	movs	r3, #0
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3708      	adds	r7, #8
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}

08006db8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b08c      	sub	sp, #48	@ 0x30
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	2b22      	cmp	r3, #34	@ 0x22
 8006dd2:	f040 80aa 	bne.w	8006f2a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dde:	d115      	bne.n	8006e0c <UART_Receive_IT+0x54>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d111      	bne.n	8006e0c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dec:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dfe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e04:	1c9a      	adds	r2, r3, #2
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e0a:	e024      	b.n	8006e56 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e1a:	d007      	beq.n	8006e2c <UART_Receive_IT+0x74>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d10a      	bne.n	8006e3a <UART_Receive_IT+0x82>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	691b      	ldr	r3, [r3, #16]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d106      	bne.n	8006e3a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	b2da      	uxtb	r2, r3
 8006e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e36:	701a      	strb	r2, [r3, #0]
 8006e38:	e008      	b.n	8006e4c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e46:	b2da      	uxtb	r2, r3
 8006e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e4a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e50:	1c5a      	adds	r2, r3, #1
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	3b01      	subs	r3, #1
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	687a      	ldr	r2, [r7, #4]
 8006e62:	4619      	mov	r1, r3
 8006e64:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d15d      	bne.n	8006f26 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	68da      	ldr	r2, [r3, #12]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f022 0220 	bic.w	r2, r2, #32
 8006e78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68da      	ldr	r2, [r3, #12]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	695a      	ldr	r2, [r3, #20]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f022 0201 	bic.w	r2, r2, #1
 8006e98:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2220      	movs	r2, #32
 8006e9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d135      	bne.n	8006f1c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	330c      	adds	r3, #12
 8006ebc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	e853 3f00 	ldrex	r3, [r3]
 8006ec4:	613b      	str	r3, [r7, #16]
   return(result);
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	f023 0310 	bic.w	r3, r3, #16
 8006ecc:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	330c      	adds	r3, #12
 8006ed4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ed6:	623a      	str	r2, [r7, #32]
 8006ed8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eda:	69f9      	ldr	r1, [r7, #28]
 8006edc:	6a3a      	ldr	r2, [r7, #32]
 8006ede:	e841 2300 	strex	r3, r2, [r1]
 8006ee2:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ee4:	69bb      	ldr	r3, [r7, #24]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d1e5      	bne.n	8006eb6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0310 	and.w	r3, r3, #16
 8006ef4:	2b10      	cmp	r3, #16
 8006ef6:	d10a      	bne.n	8006f0e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ef8:	2300      	movs	r3, #0
 8006efa:	60fb      	str	r3, [r7, #12]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	60fb      	str	r3, [r7, #12]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	60fb      	str	r3, [r7, #12]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f12:	4619      	mov	r1, r3
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f7ff fc41 	bl	800679c <HAL_UARTEx_RxEventCallback>
 8006f1a:	e002      	b.n	8006f22 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f7f9 fe1f 	bl	8000b60 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006f22:	2300      	movs	r3, #0
 8006f24:	e002      	b.n	8006f2c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006f26:	2300      	movs	r3, #0
 8006f28:	e000      	b.n	8006f2c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006f2a:	2302      	movs	r3, #2
  }
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	3730      	adds	r7, #48	@ 0x30
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}

08006f34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f38:	b0c0      	sub	sp, #256	@ 0x100
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	691b      	ldr	r3, [r3, #16]
 8006f48:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f50:	68d9      	ldr	r1, [r3, #12]
 8006f52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	ea40 0301 	orr.w	r3, r0, r1
 8006f5c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f62:	689a      	ldr	r2, [r3, #8]
 8006f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f68:	691b      	ldr	r3, [r3, #16]
 8006f6a:	431a      	orrs	r2, r3
 8006f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f70:	695b      	ldr	r3, [r3, #20]
 8006f72:	431a      	orrs	r2, r3
 8006f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f78:	69db      	ldr	r3, [r3, #28]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	68db      	ldr	r3, [r3, #12]
 8006f88:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006f8c:	f021 010c 	bic.w	r1, r1, #12
 8006f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f94:	681a      	ldr	r2, [r3, #0]
 8006f96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006f9a:	430b      	orrs	r3, r1
 8006f9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	695b      	ldr	r3, [r3, #20]
 8006fa6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fae:	6999      	ldr	r1, [r3, #24]
 8006fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fb4:	681a      	ldr	r2, [r3, #0]
 8006fb6:	ea40 0301 	orr.w	r3, r0, r1
 8006fba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	4b8f      	ldr	r3, [pc, #572]	@ (8007200 <UART_SetConfig+0x2cc>)
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d005      	beq.n	8006fd4 <UART_SetConfig+0xa0>
 8006fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	4b8d      	ldr	r3, [pc, #564]	@ (8007204 <UART_SetConfig+0x2d0>)
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d104      	bne.n	8006fde <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006fd4:	f7fe fb6e 	bl	80056b4 <HAL_RCC_GetPCLK2Freq>
 8006fd8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006fdc:	e003      	b.n	8006fe6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006fde:	f7fe fb55 	bl	800568c <HAL_RCC_GetPCLK1Freq>
 8006fe2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fea:	69db      	ldr	r3, [r3, #28]
 8006fec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ff0:	f040 810c 	bne.w	800720c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ff4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006ffe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007002:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007006:	4622      	mov	r2, r4
 8007008:	462b      	mov	r3, r5
 800700a:	1891      	adds	r1, r2, r2
 800700c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800700e:	415b      	adcs	r3, r3
 8007010:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007012:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007016:	4621      	mov	r1, r4
 8007018:	eb12 0801 	adds.w	r8, r2, r1
 800701c:	4629      	mov	r1, r5
 800701e:	eb43 0901 	adc.w	r9, r3, r1
 8007022:	f04f 0200 	mov.w	r2, #0
 8007026:	f04f 0300 	mov.w	r3, #0
 800702a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800702e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007032:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007036:	4690      	mov	r8, r2
 8007038:	4699      	mov	r9, r3
 800703a:	4623      	mov	r3, r4
 800703c:	eb18 0303 	adds.w	r3, r8, r3
 8007040:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007044:	462b      	mov	r3, r5
 8007046:	eb49 0303 	adc.w	r3, r9, r3
 800704a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800704e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800705a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800705e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007062:	460b      	mov	r3, r1
 8007064:	18db      	adds	r3, r3, r3
 8007066:	653b      	str	r3, [r7, #80]	@ 0x50
 8007068:	4613      	mov	r3, r2
 800706a:	eb42 0303 	adc.w	r3, r2, r3
 800706e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007070:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007074:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007078:	f7f9 f8aa 	bl	80001d0 <__aeabi_uldivmod>
 800707c:	4602      	mov	r2, r0
 800707e:	460b      	mov	r3, r1
 8007080:	4b61      	ldr	r3, [pc, #388]	@ (8007208 <UART_SetConfig+0x2d4>)
 8007082:	fba3 2302 	umull	r2, r3, r3, r2
 8007086:	095b      	lsrs	r3, r3, #5
 8007088:	011c      	lsls	r4, r3, #4
 800708a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800708e:	2200      	movs	r2, #0
 8007090:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007094:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007098:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800709c:	4642      	mov	r2, r8
 800709e:	464b      	mov	r3, r9
 80070a0:	1891      	adds	r1, r2, r2
 80070a2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80070a4:	415b      	adcs	r3, r3
 80070a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80070ac:	4641      	mov	r1, r8
 80070ae:	eb12 0a01 	adds.w	sl, r2, r1
 80070b2:	4649      	mov	r1, r9
 80070b4:	eb43 0b01 	adc.w	fp, r3, r1
 80070b8:	f04f 0200 	mov.w	r2, #0
 80070bc:	f04f 0300 	mov.w	r3, #0
 80070c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80070c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80070c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80070cc:	4692      	mov	sl, r2
 80070ce:	469b      	mov	fp, r3
 80070d0:	4643      	mov	r3, r8
 80070d2:	eb1a 0303 	adds.w	r3, sl, r3
 80070d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80070da:	464b      	mov	r3, r9
 80070dc:	eb4b 0303 	adc.w	r3, fp, r3
 80070e0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80070e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80070f0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80070f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80070f8:	460b      	mov	r3, r1
 80070fa:	18db      	adds	r3, r3, r3
 80070fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80070fe:	4613      	mov	r3, r2
 8007100:	eb42 0303 	adc.w	r3, r2, r3
 8007104:	647b      	str	r3, [r7, #68]	@ 0x44
 8007106:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800710a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800710e:	f7f9 f85f 	bl	80001d0 <__aeabi_uldivmod>
 8007112:	4602      	mov	r2, r0
 8007114:	460b      	mov	r3, r1
 8007116:	4611      	mov	r1, r2
 8007118:	4b3b      	ldr	r3, [pc, #236]	@ (8007208 <UART_SetConfig+0x2d4>)
 800711a:	fba3 2301 	umull	r2, r3, r3, r1
 800711e:	095b      	lsrs	r3, r3, #5
 8007120:	2264      	movs	r2, #100	@ 0x64
 8007122:	fb02 f303 	mul.w	r3, r2, r3
 8007126:	1acb      	subs	r3, r1, r3
 8007128:	00db      	lsls	r3, r3, #3
 800712a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800712e:	4b36      	ldr	r3, [pc, #216]	@ (8007208 <UART_SetConfig+0x2d4>)
 8007130:	fba3 2302 	umull	r2, r3, r3, r2
 8007134:	095b      	lsrs	r3, r3, #5
 8007136:	005b      	lsls	r3, r3, #1
 8007138:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800713c:	441c      	add	r4, r3
 800713e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007142:	2200      	movs	r2, #0
 8007144:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007148:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800714c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007150:	4642      	mov	r2, r8
 8007152:	464b      	mov	r3, r9
 8007154:	1891      	adds	r1, r2, r2
 8007156:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007158:	415b      	adcs	r3, r3
 800715a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800715c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007160:	4641      	mov	r1, r8
 8007162:	1851      	adds	r1, r2, r1
 8007164:	6339      	str	r1, [r7, #48]	@ 0x30
 8007166:	4649      	mov	r1, r9
 8007168:	414b      	adcs	r3, r1
 800716a:	637b      	str	r3, [r7, #52]	@ 0x34
 800716c:	f04f 0200 	mov.w	r2, #0
 8007170:	f04f 0300 	mov.w	r3, #0
 8007174:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007178:	4659      	mov	r1, fp
 800717a:	00cb      	lsls	r3, r1, #3
 800717c:	4651      	mov	r1, sl
 800717e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007182:	4651      	mov	r1, sl
 8007184:	00ca      	lsls	r2, r1, #3
 8007186:	4610      	mov	r0, r2
 8007188:	4619      	mov	r1, r3
 800718a:	4603      	mov	r3, r0
 800718c:	4642      	mov	r2, r8
 800718e:	189b      	adds	r3, r3, r2
 8007190:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007194:	464b      	mov	r3, r9
 8007196:	460a      	mov	r2, r1
 8007198:	eb42 0303 	adc.w	r3, r2, r3
 800719c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80071a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80071ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80071b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80071b4:	460b      	mov	r3, r1
 80071b6:	18db      	adds	r3, r3, r3
 80071b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071ba:	4613      	mov	r3, r2
 80071bc:	eb42 0303 	adc.w	r3, r2, r3
 80071c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80071c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80071c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80071ca:	f7f9 f801 	bl	80001d0 <__aeabi_uldivmod>
 80071ce:	4602      	mov	r2, r0
 80071d0:	460b      	mov	r3, r1
 80071d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007208 <UART_SetConfig+0x2d4>)
 80071d4:	fba3 1302 	umull	r1, r3, r3, r2
 80071d8:	095b      	lsrs	r3, r3, #5
 80071da:	2164      	movs	r1, #100	@ 0x64
 80071dc:	fb01 f303 	mul.w	r3, r1, r3
 80071e0:	1ad3      	subs	r3, r2, r3
 80071e2:	00db      	lsls	r3, r3, #3
 80071e4:	3332      	adds	r3, #50	@ 0x32
 80071e6:	4a08      	ldr	r2, [pc, #32]	@ (8007208 <UART_SetConfig+0x2d4>)
 80071e8:	fba2 2303 	umull	r2, r3, r2, r3
 80071ec:	095b      	lsrs	r3, r3, #5
 80071ee:	f003 0207 	and.w	r2, r3, #7
 80071f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4422      	add	r2, r4
 80071fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80071fc:	e106      	b.n	800740c <UART_SetConfig+0x4d8>
 80071fe:	bf00      	nop
 8007200:	40011000 	.word	0x40011000
 8007204:	40011400 	.word	0x40011400
 8007208:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800720c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007210:	2200      	movs	r2, #0
 8007212:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007216:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800721a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800721e:	4642      	mov	r2, r8
 8007220:	464b      	mov	r3, r9
 8007222:	1891      	adds	r1, r2, r2
 8007224:	6239      	str	r1, [r7, #32]
 8007226:	415b      	adcs	r3, r3
 8007228:	627b      	str	r3, [r7, #36]	@ 0x24
 800722a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800722e:	4641      	mov	r1, r8
 8007230:	1854      	adds	r4, r2, r1
 8007232:	4649      	mov	r1, r9
 8007234:	eb43 0501 	adc.w	r5, r3, r1
 8007238:	f04f 0200 	mov.w	r2, #0
 800723c:	f04f 0300 	mov.w	r3, #0
 8007240:	00eb      	lsls	r3, r5, #3
 8007242:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007246:	00e2      	lsls	r2, r4, #3
 8007248:	4614      	mov	r4, r2
 800724a:	461d      	mov	r5, r3
 800724c:	4643      	mov	r3, r8
 800724e:	18e3      	adds	r3, r4, r3
 8007250:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007254:	464b      	mov	r3, r9
 8007256:	eb45 0303 	adc.w	r3, r5, r3
 800725a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800725e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	2200      	movs	r2, #0
 8007266:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800726a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800726e:	f04f 0200 	mov.w	r2, #0
 8007272:	f04f 0300 	mov.w	r3, #0
 8007276:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800727a:	4629      	mov	r1, r5
 800727c:	008b      	lsls	r3, r1, #2
 800727e:	4621      	mov	r1, r4
 8007280:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007284:	4621      	mov	r1, r4
 8007286:	008a      	lsls	r2, r1, #2
 8007288:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800728c:	f7f8 ffa0 	bl	80001d0 <__aeabi_uldivmod>
 8007290:	4602      	mov	r2, r0
 8007292:	460b      	mov	r3, r1
 8007294:	4b60      	ldr	r3, [pc, #384]	@ (8007418 <UART_SetConfig+0x4e4>)
 8007296:	fba3 2302 	umull	r2, r3, r3, r2
 800729a:	095b      	lsrs	r3, r3, #5
 800729c:	011c      	lsls	r4, r3, #4
 800729e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072a2:	2200      	movs	r2, #0
 80072a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80072a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80072ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80072b0:	4642      	mov	r2, r8
 80072b2:	464b      	mov	r3, r9
 80072b4:	1891      	adds	r1, r2, r2
 80072b6:	61b9      	str	r1, [r7, #24]
 80072b8:	415b      	adcs	r3, r3
 80072ba:	61fb      	str	r3, [r7, #28]
 80072bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80072c0:	4641      	mov	r1, r8
 80072c2:	1851      	adds	r1, r2, r1
 80072c4:	6139      	str	r1, [r7, #16]
 80072c6:	4649      	mov	r1, r9
 80072c8:	414b      	adcs	r3, r1
 80072ca:	617b      	str	r3, [r7, #20]
 80072cc:	f04f 0200 	mov.w	r2, #0
 80072d0:	f04f 0300 	mov.w	r3, #0
 80072d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80072d8:	4659      	mov	r1, fp
 80072da:	00cb      	lsls	r3, r1, #3
 80072dc:	4651      	mov	r1, sl
 80072de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072e2:	4651      	mov	r1, sl
 80072e4:	00ca      	lsls	r2, r1, #3
 80072e6:	4610      	mov	r0, r2
 80072e8:	4619      	mov	r1, r3
 80072ea:	4603      	mov	r3, r0
 80072ec:	4642      	mov	r2, r8
 80072ee:	189b      	adds	r3, r3, r2
 80072f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80072f4:	464b      	mov	r3, r9
 80072f6:	460a      	mov	r2, r1
 80072f8:	eb42 0303 	adc.w	r3, r2, r3
 80072fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	67bb      	str	r3, [r7, #120]	@ 0x78
 800730a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800730c:	f04f 0200 	mov.w	r2, #0
 8007310:	f04f 0300 	mov.w	r3, #0
 8007314:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007318:	4649      	mov	r1, r9
 800731a:	008b      	lsls	r3, r1, #2
 800731c:	4641      	mov	r1, r8
 800731e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007322:	4641      	mov	r1, r8
 8007324:	008a      	lsls	r2, r1, #2
 8007326:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800732a:	f7f8 ff51 	bl	80001d0 <__aeabi_uldivmod>
 800732e:	4602      	mov	r2, r0
 8007330:	460b      	mov	r3, r1
 8007332:	4611      	mov	r1, r2
 8007334:	4b38      	ldr	r3, [pc, #224]	@ (8007418 <UART_SetConfig+0x4e4>)
 8007336:	fba3 2301 	umull	r2, r3, r3, r1
 800733a:	095b      	lsrs	r3, r3, #5
 800733c:	2264      	movs	r2, #100	@ 0x64
 800733e:	fb02 f303 	mul.w	r3, r2, r3
 8007342:	1acb      	subs	r3, r1, r3
 8007344:	011b      	lsls	r3, r3, #4
 8007346:	3332      	adds	r3, #50	@ 0x32
 8007348:	4a33      	ldr	r2, [pc, #204]	@ (8007418 <UART_SetConfig+0x4e4>)
 800734a:	fba2 2303 	umull	r2, r3, r2, r3
 800734e:	095b      	lsrs	r3, r3, #5
 8007350:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007354:	441c      	add	r4, r3
 8007356:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800735a:	2200      	movs	r2, #0
 800735c:	673b      	str	r3, [r7, #112]	@ 0x70
 800735e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007360:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007364:	4642      	mov	r2, r8
 8007366:	464b      	mov	r3, r9
 8007368:	1891      	adds	r1, r2, r2
 800736a:	60b9      	str	r1, [r7, #8]
 800736c:	415b      	adcs	r3, r3
 800736e:	60fb      	str	r3, [r7, #12]
 8007370:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007374:	4641      	mov	r1, r8
 8007376:	1851      	adds	r1, r2, r1
 8007378:	6039      	str	r1, [r7, #0]
 800737a:	4649      	mov	r1, r9
 800737c:	414b      	adcs	r3, r1
 800737e:	607b      	str	r3, [r7, #4]
 8007380:	f04f 0200 	mov.w	r2, #0
 8007384:	f04f 0300 	mov.w	r3, #0
 8007388:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800738c:	4659      	mov	r1, fp
 800738e:	00cb      	lsls	r3, r1, #3
 8007390:	4651      	mov	r1, sl
 8007392:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007396:	4651      	mov	r1, sl
 8007398:	00ca      	lsls	r2, r1, #3
 800739a:	4610      	mov	r0, r2
 800739c:	4619      	mov	r1, r3
 800739e:	4603      	mov	r3, r0
 80073a0:	4642      	mov	r2, r8
 80073a2:	189b      	adds	r3, r3, r2
 80073a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073a6:	464b      	mov	r3, r9
 80073a8:	460a      	mov	r2, r1
 80073aa:	eb42 0303 	adc.w	r3, r2, r3
 80073ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80073b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80073ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80073bc:	f04f 0200 	mov.w	r2, #0
 80073c0:	f04f 0300 	mov.w	r3, #0
 80073c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80073c8:	4649      	mov	r1, r9
 80073ca:	008b      	lsls	r3, r1, #2
 80073cc:	4641      	mov	r1, r8
 80073ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073d2:	4641      	mov	r1, r8
 80073d4:	008a      	lsls	r2, r1, #2
 80073d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80073da:	f7f8 fef9 	bl	80001d0 <__aeabi_uldivmod>
 80073de:	4602      	mov	r2, r0
 80073e0:	460b      	mov	r3, r1
 80073e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007418 <UART_SetConfig+0x4e4>)
 80073e4:	fba3 1302 	umull	r1, r3, r3, r2
 80073e8:	095b      	lsrs	r3, r3, #5
 80073ea:	2164      	movs	r1, #100	@ 0x64
 80073ec:	fb01 f303 	mul.w	r3, r1, r3
 80073f0:	1ad3      	subs	r3, r2, r3
 80073f2:	011b      	lsls	r3, r3, #4
 80073f4:	3332      	adds	r3, #50	@ 0x32
 80073f6:	4a08      	ldr	r2, [pc, #32]	@ (8007418 <UART_SetConfig+0x4e4>)
 80073f8:	fba2 2303 	umull	r2, r3, r2, r3
 80073fc:	095b      	lsrs	r3, r3, #5
 80073fe:	f003 020f 	and.w	r2, r3, #15
 8007402:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4422      	add	r2, r4
 800740a:	609a      	str	r2, [r3, #8]
}
 800740c:	bf00      	nop
 800740e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007412:	46bd      	mov	sp, r7
 8007414:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007418:	51eb851f 	.word	0x51eb851f

0800741c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800741c:	b084      	sub	sp, #16
 800741e:	b580      	push	{r7, lr}
 8007420:	b084      	sub	sp, #16
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
 8007426:	f107 001c 	add.w	r0, r7, #28
 800742a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800742e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007432:	2b01      	cmp	r3, #1
 8007434:	d123      	bne.n	800747e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800743a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800744a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800745e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007462:	2b01      	cmp	r3, #1
 8007464:	d105      	bne.n	8007472 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f000 f9dc 	bl	8007830 <USB_CoreReset>
 8007478:	4603      	mov	r3, r0
 800747a:	73fb      	strb	r3, [r7, #15]
 800747c:	e01b      	b.n	80074b6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	68db      	ldr	r3, [r3, #12]
 8007482:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 f9d0 	bl	8007830 <USB_CoreReset>
 8007490:	4603      	mov	r3, r0
 8007492:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007494:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007498:	2b00      	cmp	r3, #0
 800749a:	d106      	bne.n	80074aa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80074a8:	e005      	b.n	80074b6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80074b6:	7fbb      	ldrb	r3, [r7, #30]
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d10b      	bne.n	80074d4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	f043 0206 	orr.w	r2, r3, #6
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	f043 0220 	orr.w	r2, r3, #32
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80074d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3710      	adds	r7, #16
 80074da:	46bd      	mov	sp, r7
 80074dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80074e0:	b004      	add	sp, #16
 80074e2:	4770      	bx	lr

080074e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	f043 0201 	orr.w	r2, r3, #1
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	370c      	adds	r7, #12
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr

08007506 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007506:	b480      	push	{r7}
 8007508:	b083      	sub	sp, #12
 800750a:	af00      	add	r7, sp, #0
 800750c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	689b      	ldr	r3, [r3, #8]
 8007512:	f023 0201 	bic.w	r2, r3, #1
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800751a:	2300      	movs	r3, #0
}
 800751c:	4618      	mov	r0, r3
 800751e:	370c      	adds	r7, #12
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	460b      	mov	r3, r1
 8007532:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007534:	2300      	movs	r3, #0
 8007536:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	68db      	ldr	r3, [r3, #12]
 800753c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007544:	78fb      	ldrb	r3, [r7, #3]
 8007546:	2b01      	cmp	r3, #1
 8007548:	d115      	bne.n	8007576 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	68db      	ldr	r3, [r3, #12]
 800754e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007556:	200a      	movs	r0, #10
 8007558:	f7f9 fe52 	bl	8001200 <HAL_Delay>
      ms += 10U;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	330a      	adds	r3, #10
 8007560:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f000 f956 	bl	8007814 <USB_GetMode>
 8007568:	4603      	mov	r3, r0
 800756a:	2b01      	cmp	r3, #1
 800756c:	d01e      	beq.n	80075ac <USB_SetCurrentMode+0x84>
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2bc7      	cmp	r3, #199	@ 0xc7
 8007572:	d9f0      	bls.n	8007556 <USB_SetCurrentMode+0x2e>
 8007574:	e01a      	b.n	80075ac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007576:	78fb      	ldrb	r3, [r7, #3]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d115      	bne.n	80075a8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007588:	200a      	movs	r0, #10
 800758a:	f7f9 fe39 	bl	8001200 <HAL_Delay>
      ms += 10U;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	330a      	adds	r3, #10
 8007592:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 f93d 	bl	8007814 <USB_GetMode>
 800759a:	4603      	mov	r3, r0
 800759c:	2b00      	cmp	r3, #0
 800759e:	d005      	beq.n	80075ac <USB_SetCurrentMode+0x84>
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2bc7      	cmp	r3, #199	@ 0xc7
 80075a4:	d9f0      	bls.n	8007588 <USB_SetCurrentMode+0x60>
 80075a6:	e001      	b.n	80075ac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	e005      	b.n	80075b8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2bc8      	cmp	r3, #200	@ 0xc8
 80075b0:	d101      	bne.n	80075b6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	e000      	b.n	80075b8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80075b6:	2300      	movs	r3, #0
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b085      	sub	sp, #20
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80075ca:	2300      	movs	r3, #0
 80075cc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	3301      	adds	r3, #1
 80075d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80075da:	d901      	bls.n	80075e0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80075dc:	2303      	movs	r3, #3
 80075de:	e01b      	b.n	8007618 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	691b      	ldr	r3, [r3, #16]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	daf2      	bge.n	80075ce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80075e8:	2300      	movs	r3, #0
 80075ea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	019b      	lsls	r3, r3, #6
 80075f0:	f043 0220 	orr.w	r2, r3, #32
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	3301      	adds	r3, #1
 80075fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007604:	d901      	bls.n	800760a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007606:	2303      	movs	r3, #3
 8007608:	e006      	b.n	8007618 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	691b      	ldr	r3, [r3, #16]
 800760e:	f003 0320 	and.w	r3, r3, #32
 8007612:	2b20      	cmp	r3, #32
 8007614:	d0f0      	beq.n	80075f8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007616:	2300      	movs	r3, #0
}
 8007618:	4618      	mov	r0, r3
 800761a:	3714      	adds	r7, #20
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr

08007624 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007624:	b480      	push	{r7}
 8007626:	b085      	sub	sp, #20
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800762c:	2300      	movs	r3, #0
 800762e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	3301      	adds	r3, #1
 8007634:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800763c:	d901      	bls.n	8007642 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800763e:	2303      	movs	r3, #3
 8007640:	e018      	b.n	8007674 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	2b00      	cmp	r3, #0
 8007648:	daf2      	bge.n	8007630 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800764a:	2300      	movs	r3, #0
 800764c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2210      	movs	r2, #16
 8007652:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	3301      	adds	r3, #1
 8007658:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007660:	d901      	bls.n	8007666 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007662:	2303      	movs	r3, #3
 8007664:	e006      	b.n	8007674 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	691b      	ldr	r3, [r3, #16]
 800766a:	f003 0310 	and.w	r3, r3, #16
 800766e:	2b10      	cmp	r3, #16
 8007670:	d0f0      	beq.n	8007654 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007672:	2300      	movs	r3, #0
}
 8007674:	4618      	mov	r0, r3
 8007676:	3714      	adds	r7, #20
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr

08007680 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007680:	b480      	push	{r7}
 8007682:	b089      	sub	sp, #36	@ 0x24
 8007684:	af00      	add	r7, sp, #0
 8007686:	60f8      	str	r0, [r7, #12]
 8007688:	60b9      	str	r1, [r7, #8]
 800768a:	4611      	mov	r1, r2
 800768c:	461a      	mov	r2, r3
 800768e:	460b      	mov	r3, r1
 8007690:	71fb      	strb	r3, [r7, #7]
 8007692:	4613      	mov	r3, r2
 8007694:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800769e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d123      	bne.n	80076ee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80076a6:	88bb      	ldrh	r3, [r7, #4]
 80076a8:	3303      	adds	r3, #3
 80076aa:	089b      	lsrs	r3, r3, #2
 80076ac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80076ae:	2300      	movs	r3, #0
 80076b0:	61bb      	str	r3, [r7, #24]
 80076b2:	e018      	b.n	80076e6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80076b4:	79fb      	ldrb	r3, [r7, #7]
 80076b6:	031a      	lsls	r2, r3, #12
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	4413      	add	r3, r2
 80076bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80076c0:	461a      	mov	r2, r3
 80076c2:	69fb      	ldr	r3, [r7, #28]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80076c8:	69fb      	ldr	r3, [r7, #28]
 80076ca:	3301      	adds	r3, #1
 80076cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80076ce:	69fb      	ldr	r3, [r7, #28]
 80076d0:	3301      	adds	r3, #1
 80076d2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80076d4:	69fb      	ldr	r3, [r7, #28]
 80076d6:	3301      	adds	r3, #1
 80076d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80076da:	69fb      	ldr	r3, [r7, #28]
 80076dc:	3301      	adds	r3, #1
 80076de:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80076e0:	69bb      	ldr	r3, [r7, #24]
 80076e2:	3301      	adds	r3, #1
 80076e4:	61bb      	str	r3, [r7, #24]
 80076e6:	69ba      	ldr	r2, [r7, #24]
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d3e2      	bcc.n	80076b4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80076ee:	2300      	movs	r3, #0
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3724      	adds	r7, #36	@ 0x24
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b08b      	sub	sp, #44	@ 0x2c
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	4613      	mov	r3, r2
 8007708:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007712:	88fb      	ldrh	r3, [r7, #6]
 8007714:	089b      	lsrs	r3, r3, #2
 8007716:	b29b      	uxth	r3, r3
 8007718:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800771a:	88fb      	ldrh	r3, [r7, #6]
 800771c:	f003 0303 	and.w	r3, r3, #3
 8007720:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007722:	2300      	movs	r3, #0
 8007724:	623b      	str	r3, [r7, #32]
 8007726:	e014      	b.n	8007752 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007728:	69bb      	ldr	r3, [r7, #24]
 800772a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007732:	601a      	str	r2, [r3, #0]
    pDest++;
 8007734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007736:	3301      	adds	r3, #1
 8007738:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800773a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800773c:	3301      	adds	r3, #1
 800773e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007742:	3301      	adds	r3, #1
 8007744:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007748:	3301      	adds	r3, #1
 800774a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800774c:	6a3b      	ldr	r3, [r7, #32]
 800774e:	3301      	adds	r3, #1
 8007750:	623b      	str	r3, [r7, #32]
 8007752:	6a3a      	ldr	r2, [r7, #32]
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	429a      	cmp	r2, r3
 8007758:	d3e6      	bcc.n	8007728 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800775a:	8bfb      	ldrh	r3, [r7, #30]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d01e      	beq.n	800779e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007760:	2300      	movs	r3, #0
 8007762:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800776a:	461a      	mov	r2, r3
 800776c:	f107 0310 	add.w	r3, r7, #16
 8007770:	6812      	ldr	r2, [r2, #0]
 8007772:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007774:	693a      	ldr	r2, [r7, #16]
 8007776:	6a3b      	ldr	r3, [r7, #32]
 8007778:	b2db      	uxtb	r3, r3
 800777a:	00db      	lsls	r3, r3, #3
 800777c:	fa22 f303 	lsr.w	r3, r2, r3
 8007780:	b2da      	uxtb	r2, r3
 8007782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007784:	701a      	strb	r2, [r3, #0]
      i++;
 8007786:	6a3b      	ldr	r3, [r7, #32]
 8007788:	3301      	adds	r3, #1
 800778a:	623b      	str	r3, [r7, #32]
      pDest++;
 800778c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800778e:	3301      	adds	r3, #1
 8007790:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007792:	8bfb      	ldrh	r3, [r7, #30]
 8007794:	3b01      	subs	r3, #1
 8007796:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007798:	8bfb      	ldrh	r3, [r7, #30]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d1ea      	bne.n	8007774 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800779e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	372c      	adds	r7, #44	@ 0x2c
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr

080077ac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b085      	sub	sp, #20
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	695b      	ldr	r3, [r3, #20]
 80077b8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	699b      	ldr	r3, [r3, #24]
 80077be:	68fa      	ldr	r2, [r7, #12]
 80077c0:	4013      	ands	r3, r2
 80077c2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80077c4:	68fb      	ldr	r3, [r7, #12]
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3714      	adds	r7, #20
 80077ca:	46bd      	mov	sp, r7
 80077cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d0:	4770      	bx	lr

080077d2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80077d2:	b480      	push	{r7}
 80077d4:	b085      	sub	sp, #20
 80077d6:	af00      	add	r7, sp, #0
 80077d8:	6078      	str	r0, [r7, #4]
 80077da:	460b      	mov	r3, r1
 80077dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80077e2:	78fb      	ldrb	r3, [r7, #3]
 80077e4:	015a      	lsls	r2, r3, #5
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	4413      	add	r3, r2
 80077ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077ee:	689b      	ldr	r3, [r3, #8]
 80077f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80077f2:	78fb      	ldrb	r3, [r7, #3]
 80077f4:	015a      	lsls	r2, r3, #5
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	4413      	add	r3, r2
 80077fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077fe:	68db      	ldr	r3, [r3, #12]
 8007800:	68ba      	ldr	r2, [r7, #8]
 8007802:	4013      	ands	r3, r2
 8007804:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007806:	68bb      	ldr	r3, [r7, #8]
}
 8007808:	4618      	mov	r0, r3
 800780a:	3714      	adds	r7, #20
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	695b      	ldr	r3, [r3, #20]
 8007820:	f003 0301 	and.w	r3, r3, #1
}
 8007824:	4618      	mov	r0, r3
 8007826:	370c      	adds	r7, #12
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr

08007830 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007830:	b480      	push	{r7}
 8007832:	b085      	sub	sp, #20
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007838:	2300      	movs	r3, #0
 800783a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	3301      	adds	r3, #1
 8007840:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007848:	d901      	bls.n	800784e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800784a:	2303      	movs	r3, #3
 800784c:	e022      	b.n	8007894 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	691b      	ldr	r3, [r3, #16]
 8007852:	2b00      	cmp	r3, #0
 8007854:	daf2      	bge.n	800783c <USB_CoreReset+0xc>

  count = 10U;
 8007856:	230a      	movs	r3, #10
 8007858:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800785a:	e002      	b.n	8007862 <USB_CoreReset+0x32>
  {
    count--;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	3b01      	subs	r3, #1
 8007860:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d1f9      	bne.n	800785c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	691b      	ldr	r3, [r3, #16]
 800786c:	f043 0201 	orr.w	r2, r3, #1
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	3301      	adds	r3, #1
 8007878:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007880:	d901      	bls.n	8007886 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007882:	2303      	movs	r3, #3
 8007884:	e006      	b.n	8007894 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	691b      	ldr	r3, [r3, #16]
 800788a:	f003 0301 	and.w	r3, r3, #1
 800788e:	2b01      	cmp	r3, #1
 8007890:	d0f0      	beq.n	8007874 <USB_CoreReset+0x44>

  return HAL_OK;
 8007892:	2300      	movs	r3, #0
}
 8007894:	4618      	mov	r0, r3
 8007896:	3714      	adds	r7, #20
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80078a0:	b084      	sub	sp, #16
 80078a2:	b580      	push	{r7, lr}
 80078a4:	b086      	sub	sp, #24
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
 80078aa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80078ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80078b2:	2300      	movs	r3, #0
 80078b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80078c0:	461a      	mov	r2, r3
 80078c2:	2300      	movs	r3, #0
 80078c4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ca:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078d6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078e2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d119      	bne.n	800792a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80078f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	d10a      	bne.n	8007914 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68fa      	ldr	r2, [r7, #12]
 8007908:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800790c:	f043 0304 	orr.w	r3, r3, #4
 8007910:	6013      	str	r3, [r2, #0]
 8007912:	e014      	b.n	800793e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	68fa      	ldr	r2, [r7, #12]
 800791e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007922:	f023 0304 	bic.w	r3, r3, #4
 8007926:	6013      	str	r3, [r2, #0]
 8007928:	e009      	b.n	800793e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	68fa      	ldr	r2, [r7, #12]
 8007934:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007938:	f023 0304 	bic.w	r3, r3, #4
 800793c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800793e:	2110      	movs	r1, #16
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f7ff fe3d 	bl	80075c0 <USB_FlushTxFifo>
 8007946:	4603      	mov	r3, r0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d001      	beq.n	8007950 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f7ff fe67 	bl	8007624 <USB_FlushRxFifo>
 8007956:	4603      	mov	r3, r0
 8007958:	2b00      	cmp	r3, #0
 800795a:	d001      	beq.n	8007960 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007960:	2300      	movs	r3, #0
 8007962:	613b      	str	r3, [r7, #16]
 8007964:	e015      	b.n	8007992 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	015a      	lsls	r2, r3, #5
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	4413      	add	r3, r2
 800796e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007972:	461a      	mov	r2, r3
 8007974:	f04f 33ff 	mov.w	r3, #4294967295
 8007978:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	015a      	lsls	r2, r3, #5
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	4413      	add	r3, r2
 8007982:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007986:	461a      	mov	r2, r3
 8007988:	2300      	movs	r3, #0
 800798a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	3301      	adds	r3, #1
 8007990:	613b      	str	r3, [r7, #16]
 8007992:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007996:	461a      	mov	r2, r3
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	4293      	cmp	r3, r2
 800799c:	d3e3      	bcc.n	8007966 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f04f 32ff 	mov.w	r2, #4294967295
 80079aa:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	4a18      	ldr	r2, [pc, #96]	@ (8007a10 <USB_HostInit+0x170>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d10b      	bne.n	80079cc <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80079ba:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	4a15      	ldr	r2, [pc, #84]	@ (8007a14 <USB_HostInit+0x174>)
 80079c0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	4a14      	ldr	r2, [pc, #80]	@ (8007a18 <USB_HostInit+0x178>)
 80079c6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80079ca:	e009      	b.n	80079e0 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2280      	movs	r2, #128	@ 0x80
 80079d0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	4a11      	ldr	r2, [pc, #68]	@ (8007a1c <USB_HostInit+0x17c>)
 80079d6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	4a11      	ldr	r2, [pc, #68]	@ (8007a20 <USB_HostInit+0x180>)
 80079dc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80079e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d105      	bne.n	80079f4 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	699b      	ldr	r3, [r3, #24]
 80079ec:	f043 0210 	orr.w	r2, r3, #16
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	699a      	ldr	r2, [r3, #24]
 80079f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007a24 <USB_HostInit+0x184>)
 80079fa:	4313      	orrs	r3, r2
 80079fc:	687a      	ldr	r2, [r7, #4]
 80079fe:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007a00:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3718      	adds	r7, #24
 8007a06:	46bd      	mov	sp, r7
 8007a08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007a0c:	b004      	add	sp, #16
 8007a0e:	4770      	bx	lr
 8007a10:	40040000 	.word	0x40040000
 8007a14:	01000200 	.word	0x01000200
 8007a18:	00e00300 	.word	0x00e00300
 8007a1c:	00600080 	.word	0x00600080
 8007a20:	004000e0 	.word	0x004000e0
 8007a24:	a3200008 	.word	0xa3200008

08007a28 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b085      	sub	sp, #20
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
 8007a30:	460b      	mov	r3, r1
 8007a32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	68fa      	ldr	r2, [r7, #12]
 8007a42:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007a46:	f023 0303 	bic.w	r3, r3, #3
 8007a4a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	78fb      	ldrb	r3, [r7, #3]
 8007a56:	f003 0303 	and.w	r3, r3, #3
 8007a5a:	68f9      	ldr	r1, [r7, #12]
 8007a5c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007a60:	4313      	orrs	r3, r2
 8007a62:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007a64:	78fb      	ldrb	r3, [r7, #3]
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d107      	bne.n	8007a7a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a70:	461a      	mov	r2, r3
 8007a72:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007a76:	6053      	str	r3, [r2, #4]
 8007a78:	e00c      	b.n	8007a94 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8007a7a:	78fb      	ldrb	r3, [r7, #3]
 8007a7c:	2b02      	cmp	r3, #2
 8007a7e:	d107      	bne.n	8007a90 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a86:	461a      	mov	r2, r3
 8007a88:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007a8c:	6053      	str	r3, [r2, #4]
 8007a8e:	e001      	b.n	8007a94 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007a90:	2301      	movs	r3, #1
 8007a92:	e000      	b.n	8007a96 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007a94:	2300      	movs	r3, #0
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3714      	adds	r7, #20
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr

08007aa2 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8007aa2:	b580      	push	{r7, lr}
 8007aa4:	b084      	sub	sp, #16
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007ac2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	68fa      	ldr	r2, [r7, #12]
 8007ac8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ad0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007ad2:	2064      	movs	r0, #100	@ 0x64
 8007ad4:	f7f9 fb94 	bl	8001200 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007ae0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ae4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007ae6:	200a      	movs	r0, #10
 8007ae8:	f7f9 fb8a 	bl	8001200 <HAL_Delay>

  return HAL_OK;
 8007aec:	2300      	movs	r3, #0
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3710      	adds	r7, #16
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}

08007af6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007af6:	b480      	push	{r7}
 8007af8:	b085      	sub	sp, #20
 8007afa:	af00      	add	r7, sp, #0
 8007afc:	6078      	str	r0, [r7, #4]
 8007afe:	460b      	mov	r3, r1
 8007b00:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007b06:	2300      	movs	r3, #0
 8007b08:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007b1a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d109      	bne.n	8007b3a <USB_DriveVbus+0x44>
 8007b26:	78fb      	ldrb	r3, [r7, #3]
 8007b28:	2b01      	cmp	r3, #1
 8007b2a:	d106      	bne.n	8007b3a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	68fa      	ldr	r2, [r7, #12]
 8007b30:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007b34:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007b38:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007b40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b44:	d109      	bne.n	8007b5a <USB_DriveVbus+0x64>
 8007b46:	78fb      	ldrb	r3, [r7, #3]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d106      	bne.n	8007b5a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	68fa      	ldr	r2, [r7, #12]
 8007b50:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007b54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b58:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007b5a:	2300      	movs	r3, #0
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3714      	adds	r7, #20
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b085      	sub	sp, #20
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007b74:	2300      	movs	r3, #0
 8007b76:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	0c5b      	lsrs	r3, r3, #17
 8007b86:	f003 0303 	and.w	r3, r3, #3
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3714      	adds	r7, #20
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b94:	4770      	bx	lr

08007b96 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007b96:	b480      	push	{r7}
 8007b98:	b085      	sub	sp, #20
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	b29b      	uxth	r3, r3
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3714      	adds	r7, #20
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr

08007bb8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b088      	sub	sp, #32
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	4608      	mov	r0, r1
 8007bc2:	4611      	mov	r1, r2
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	70fb      	strb	r3, [r7, #3]
 8007bca:	460b      	mov	r3, r1
 8007bcc:	70bb      	strb	r3, [r7, #2]
 8007bce:	4613      	mov	r3, r2
 8007bd0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8007bda:	78fb      	ldrb	r3, [r7, #3]
 8007bdc:	015a      	lsls	r2, r3, #5
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	4413      	add	r3, r2
 8007be2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007be6:	461a      	mov	r2, r3
 8007be8:	f04f 33ff 	mov.w	r3, #4294967295
 8007bec:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007bee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007bf2:	2b03      	cmp	r3, #3
 8007bf4:	d87c      	bhi.n	8007cf0 <USB_HC_Init+0x138>
 8007bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8007bfc <USB_HC_Init+0x44>)
 8007bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bfc:	08007c0d 	.word	0x08007c0d
 8007c00:	08007cb3 	.word	0x08007cb3
 8007c04:	08007c0d 	.word	0x08007c0d
 8007c08:	08007c75 	.word	0x08007c75
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007c0c:	78fb      	ldrb	r3, [r7, #3]
 8007c0e:	015a      	lsls	r2, r3, #5
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	4413      	add	r3, r2
 8007c14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c18:	461a      	mov	r2, r3
 8007c1a:	f240 439d 	movw	r3, #1181	@ 0x49d
 8007c1e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007c20:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	da10      	bge.n	8007c4a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007c28:	78fb      	ldrb	r3, [r7, #3]
 8007c2a:	015a      	lsls	r2, r3, #5
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	4413      	add	r3, r2
 8007c30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c34:	68db      	ldr	r3, [r3, #12]
 8007c36:	78fa      	ldrb	r2, [r7, #3]
 8007c38:	0151      	lsls	r1, r2, #5
 8007c3a:	693a      	ldr	r2, [r7, #16]
 8007c3c:	440a      	add	r2, r1
 8007c3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c46:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007c48:	e055      	b.n	8007cf6 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	4a6f      	ldr	r2, [pc, #444]	@ (8007e0c <USB_HC_Init+0x254>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d151      	bne.n	8007cf6 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007c52:	78fb      	ldrb	r3, [r7, #3]
 8007c54:	015a      	lsls	r2, r3, #5
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	4413      	add	r3, r2
 8007c5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c5e:	68db      	ldr	r3, [r3, #12]
 8007c60:	78fa      	ldrb	r2, [r7, #3]
 8007c62:	0151      	lsls	r1, r2, #5
 8007c64:	693a      	ldr	r2, [r7, #16]
 8007c66:	440a      	add	r2, r1
 8007c68:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c6c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007c70:	60d3      	str	r3, [r2, #12]
      break;
 8007c72:	e040      	b.n	8007cf6 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007c74:	78fb      	ldrb	r3, [r7, #3]
 8007c76:	015a      	lsls	r2, r3, #5
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	4413      	add	r3, r2
 8007c7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c80:	461a      	mov	r2, r3
 8007c82:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007c86:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007c88:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	da34      	bge.n	8007cfa <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007c90:	78fb      	ldrb	r3, [r7, #3]
 8007c92:	015a      	lsls	r2, r3, #5
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	4413      	add	r3, r2
 8007c98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c9c:	68db      	ldr	r3, [r3, #12]
 8007c9e:	78fa      	ldrb	r2, [r7, #3]
 8007ca0:	0151      	lsls	r1, r2, #5
 8007ca2:	693a      	ldr	r2, [r7, #16]
 8007ca4:	440a      	add	r2, r1
 8007ca6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007caa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007cae:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007cb0:	e023      	b.n	8007cfa <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007cb2:	78fb      	ldrb	r3, [r7, #3]
 8007cb4:	015a      	lsls	r2, r3, #5
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	4413      	add	r3, r2
 8007cba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	f240 2325 	movw	r3, #549	@ 0x225
 8007cc4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007cc6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	da17      	bge.n	8007cfe <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007cce:	78fb      	ldrb	r3, [r7, #3]
 8007cd0:	015a      	lsls	r2, r3, #5
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	4413      	add	r3, r2
 8007cd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cda:	68db      	ldr	r3, [r3, #12]
 8007cdc:	78fa      	ldrb	r2, [r7, #3]
 8007cde:	0151      	lsls	r1, r2, #5
 8007ce0:	693a      	ldr	r2, [r7, #16]
 8007ce2:	440a      	add	r2, r1
 8007ce4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ce8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8007cec:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007cee:	e006      	b.n	8007cfe <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	77fb      	strb	r3, [r7, #31]
      break;
 8007cf4:	e004      	b.n	8007d00 <USB_HC_Init+0x148>
      break;
 8007cf6:	bf00      	nop
 8007cf8:	e002      	b.n	8007d00 <USB_HC_Init+0x148>
      break;
 8007cfa:	bf00      	nop
 8007cfc:	e000      	b.n	8007d00 <USB_HC_Init+0x148>
      break;
 8007cfe:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007d00:	78fb      	ldrb	r3, [r7, #3]
 8007d02:	015a      	lsls	r2, r3, #5
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	4413      	add	r3, r2
 8007d08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d0c:	461a      	mov	r2, r3
 8007d0e:	2300      	movs	r3, #0
 8007d10:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007d12:	78fb      	ldrb	r3, [r7, #3]
 8007d14:	015a      	lsls	r2, r3, #5
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	4413      	add	r3, r2
 8007d1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d1e:	68db      	ldr	r3, [r3, #12]
 8007d20:	78fa      	ldrb	r2, [r7, #3]
 8007d22:	0151      	lsls	r1, r2, #5
 8007d24:	693a      	ldr	r2, [r7, #16]
 8007d26:	440a      	add	r2, r1
 8007d28:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d2c:	f043 0302 	orr.w	r3, r3, #2
 8007d30:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007d38:	699a      	ldr	r2, [r3, #24]
 8007d3a:	78fb      	ldrb	r3, [r7, #3]
 8007d3c:	f003 030f 	and.w	r3, r3, #15
 8007d40:	2101      	movs	r1, #1
 8007d42:	fa01 f303 	lsl.w	r3, r1, r3
 8007d46:	6939      	ldr	r1, [r7, #16]
 8007d48:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007d5c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	da03      	bge.n	8007d6c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007d64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d68:	61bb      	str	r3, [r7, #24]
 8007d6a:	e001      	b.n	8007d70 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f7ff fef9 	bl	8007b68 <USB_GetHostSpeed>
 8007d76:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007d78:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007d7c:	2b02      	cmp	r3, #2
 8007d7e:	d106      	bne.n	8007d8e <USB_HC_Init+0x1d6>
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2b02      	cmp	r3, #2
 8007d84:	d003      	beq.n	8007d8e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007d86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007d8a:	617b      	str	r3, [r7, #20]
 8007d8c:	e001      	b.n	8007d92 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007d92:	787b      	ldrb	r3, [r7, #1]
 8007d94:	059b      	lsls	r3, r3, #22
 8007d96:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007d9a:	78bb      	ldrb	r3, [r7, #2]
 8007d9c:	02db      	lsls	r3, r3, #11
 8007d9e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007da2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007da4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007da8:	049b      	lsls	r3, r3, #18
 8007daa:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007dae:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8007db0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007db2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007db6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007db8:	69bb      	ldr	r3, [r7, #24]
 8007dba:	431a      	orrs	r2, r3
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007dc0:	78fa      	ldrb	r2, [r7, #3]
 8007dc2:	0151      	lsls	r1, r2, #5
 8007dc4:	693a      	ldr	r2, [r7, #16]
 8007dc6:	440a      	add	r2, r1
 8007dc8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007dcc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007dd0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007dd2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007dd6:	2b03      	cmp	r3, #3
 8007dd8:	d003      	beq.n	8007de2 <USB_HC_Init+0x22a>
 8007dda:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d10f      	bne.n	8007e02 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007de2:	78fb      	ldrb	r3, [r7, #3]
 8007de4:	015a      	lsls	r2, r3, #5
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	4413      	add	r3, r2
 8007dea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	78fa      	ldrb	r2, [r7, #3]
 8007df2:	0151      	lsls	r1, r2, #5
 8007df4:	693a      	ldr	r2, [r7, #16]
 8007df6:	440a      	add	r2, r1
 8007df8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007dfc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007e00:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007e02:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	3720      	adds	r7, #32
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}
 8007e0c:	40040000 	.word	0x40040000

08007e10 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b08c      	sub	sp, #48	@ 0x30
 8007e14:	af02      	add	r7, sp, #8
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	60b9      	str	r1, [r7, #8]
 8007e1a:	4613      	mov	r3, r2
 8007e1c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	785b      	ldrb	r3, [r3, #1]
 8007e26:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007e28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007e2c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	4a5d      	ldr	r2, [pc, #372]	@ (8007fa8 <USB_HC_StartXfer+0x198>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d12f      	bne.n	8007e96 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8007e36:	79fb      	ldrb	r3, [r7, #7]
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d11c      	bne.n	8007e76 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007e3c:	68bb      	ldr	r3, [r7, #8]
 8007e3e:	7c9b      	ldrb	r3, [r3, #18]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d003      	beq.n	8007e4c <USB_HC_StartXfer+0x3c>
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	7c9b      	ldrb	r3, [r3, #18]
 8007e48:	2b02      	cmp	r3, #2
 8007e4a:	d124      	bne.n	8007e96 <USB_HC_StartXfer+0x86>
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	799b      	ldrb	r3, [r3, #6]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d120      	bne.n	8007e96 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	015a      	lsls	r2, r3, #5
 8007e58:	6a3b      	ldr	r3, [r7, #32]
 8007e5a:	4413      	add	r3, r2
 8007e5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	69fa      	ldr	r2, [r7, #28]
 8007e64:	0151      	lsls	r1, r2, #5
 8007e66:	6a3a      	ldr	r2, [r7, #32]
 8007e68:	440a      	add	r2, r1
 8007e6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e72:	60d3      	str	r3, [r2, #12]
 8007e74:	e00f      	b.n	8007e96 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	791b      	ldrb	r3, [r3, #4]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d10b      	bne.n	8007e96 <USB_HC_StartXfer+0x86>
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	795b      	ldrb	r3, [r3, #5]
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d107      	bne.n	8007e96 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	785b      	ldrb	r3, [r3, #1]
 8007e8a:	4619      	mov	r1, r3
 8007e8c:	68f8      	ldr	r0, [r7, #12]
 8007e8e:	f000 fb6b 	bl	8008568 <USB_DoPing>
        return HAL_OK;
 8007e92:	2300      	movs	r3, #0
 8007e94:	e232      	b.n	80082fc <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	799b      	ldrb	r3, [r3, #6]
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d158      	bne.n	8007f50 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	78db      	ldrb	r3, [r3, #3]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d007      	beq.n	8007eba <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007eaa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007eac:	68ba      	ldr	r2, [r7, #8]
 8007eae:	8a92      	ldrh	r2, [r2, #20]
 8007eb0:	fb03 f202 	mul.w	r2, r3, r2
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	61da      	str	r2, [r3, #28]
 8007eb8:	e07c      	b.n	8007fb4 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	7c9b      	ldrb	r3, [r3, #18]
 8007ebe:	2b01      	cmp	r3, #1
 8007ec0:	d130      	bne.n	8007f24 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	6a1b      	ldr	r3, [r3, #32]
 8007ec6:	2bbc      	cmp	r3, #188	@ 0xbc
 8007ec8:	d918      	bls.n	8007efc <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	8a9b      	ldrh	r3, [r3, #20]
 8007ece:	461a      	mov	r2, r3
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	69da      	ldr	r2, [r3, #28]
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	68db      	ldr	r3, [r3, #12]
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d003      	beq.n	8007eec <USB_HC_StartXfer+0xdc>
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	2b02      	cmp	r3, #2
 8007eea:	d103      	bne.n	8007ef4 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	2202      	movs	r2, #2
 8007ef0:	60da      	str	r2, [r3, #12]
 8007ef2:	e05f      	b.n	8007fb4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	60da      	str	r2, [r3, #12]
 8007efa:	e05b      	b.n	8007fb4 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	6a1a      	ldr	r2, [r3, #32]
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	68db      	ldr	r3, [r3, #12]
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d007      	beq.n	8007f1c <USB_HC_StartXfer+0x10c>
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	68db      	ldr	r3, [r3, #12]
 8007f10:	2b02      	cmp	r3, #2
 8007f12:	d003      	beq.n	8007f1c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	2204      	movs	r2, #4
 8007f18:	60da      	str	r2, [r3, #12]
 8007f1a:	e04b      	b.n	8007fb4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	2203      	movs	r2, #3
 8007f20:	60da      	str	r2, [r3, #12]
 8007f22:	e047      	b.n	8007fb4 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007f24:	79fb      	ldrb	r3, [r7, #7]
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d10d      	bne.n	8007f46 <USB_HC_StartXfer+0x136>
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	6a1b      	ldr	r3, [r3, #32]
 8007f2e:	68ba      	ldr	r2, [r7, #8]
 8007f30:	8a92      	ldrh	r2, [r2, #20]
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d907      	bls.n	8007f46 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007f36:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007f38:	68ba      	ldr	r2, [r7, #8]
 8007f3a:	8a92      	ldrh	r2, [r2, #20]
 8007f3c:	fb03 f202 	mul.w	r2, r3, r2
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	61da      	str	r2, [r3, #28]
 8007f44:	e036      	b.n	8007fb4 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	6a1a      	ldr	r2, [r3, #32]
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	61da      	str	r2, [r3, #28]
 8007f4e:	e031      	b.n	8007fb4 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	6a1b      	ldr	r3, [r3, #32]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d018      	beq.n	8007f8a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	6a1b      	ldr	r3, [r3, #32]
 8007f5c:	68ba      	ldr	r2, [r7, #8]
 8007f5e:	8a92      	ldrh	r2, [r2, #20]
 8007f60:	4413      	add	r3, r2
 8007f62:	3b01      	subs	r3, #1
 8007f64:	68ba      	ldr	r2, [r7, #8]
 8007f66:	8a92      	ldrh	r2, [r2, #20]
 8007f68:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f6c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007f6e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007f70:	8b7b      	ldrh	r3, [r7, #26]
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d90b      	bls.n	8007f8e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007f76:	8b7b      	ldrh	r3, [r7, #26]
 8007f78:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007f7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007f7c:	68ba      	ldr	r2, [r7, #8]
 8007f7e:	8a92      	ldrh	r2, [r2, #20]
 8007f80:	fb03 f202 	mul.w	r2, r3, r2
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	61da      	str	r2, [r3, #28]
 8007f88:	e001      	b.n	8007f8e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	78db      	ldrb	r3, [r3, #3]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d00a      	beq.n	8007fac <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007f96:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007f98:	68ba      	ldr	r2, [r7, #8]
 8007f9a:	8a92      	ldrh	r2, [r2, #20]
 8007f9c:	fb03 f202 	mul.w	r2, r3, r2
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	61da      	str	r2, [r3, #28]
 8007fa4:	e006      	b.n	8007fb4 <USB_HC_StartXfer+0x1a4>
 8007fa6:	bf00      	nop
 8007fa8:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	6a1a      	ldr	r2, [r3, #32]
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	69db      	ldr	r3, [r3, #28]
 8007fb8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007fbc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007fbe:	04d9      	lsls	r1, r3, #19
 8007fc0:	4ba3      	ldr	r3, [pc, #652]	@ (8008250 <USB_HC_StartXfer+0x440>)
 8007fc2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007fc4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	7d9b      	ldrb	r3, [r3, #22]
 8007fca:	075b      	lsls	r3, r3, #29
 8007fcc:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007fd0:	69f9      	ldr	r1, [r7, #28]
 8007fd2:	0148      	lsls	r0, r1, #5
 8007fd4:	6a39      	ldr	r1, [r7, #32]
 8007fd6:	4401      	add	r1, r0
 8007fd8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007fdc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007fde:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007fe0:	79fb      	ldrb	r3, [r7, #7]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d009      	beq.n	8007ffa <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	6999      	ldr	r1, [r3, #24]
 8007fea:	69fb      	ldr	r3, [r7, #28]
 8007fec:	015a      	lsls	r2, r3, #5
 8007fee:	6a3b      	ldr	r3, [r7, #32]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ff6:	460a      	mov	r2, r1
 8007ff8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007ffa:	6a3b      	ldr	r3, [r7, #32]
 8007ffc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	f003 0301 	and.w	r3, r3, #1
 8008006:	2b00      	cmp	r3, #0
 8008008:	bf0c      	ite	eq
 800800a:	2301      	moveq	r3, #1
 800800c:	2300      	movne	r3, #0
 800800e:	b2db      	uxtb	r3, r3
 8008010:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008012:	69fb      	ldr	r3, [r7, #28]
 8008014:	015a      	lsls	r2, r3, #5
 8008016:	6a3b      	ldr	r3, [r7, #32]
 8008018:	4413      	add	r3, r2
 800801a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	69fa      	ldr	r2, [r7, #28]
 8008022:	0151      	lsls	r1, r2, #5
 8008024:	6a3a      	ldr	r2, [r7, #32]
 8008026:	440a      	add	r2, r1
 8008028:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800802c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008030:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008032:	69fb      	ldr	r3, [r7, #28]
 8008034:	015a      	lsls	r2, r3, #5
 8008036:	6a3b      	ldr	r3, [r7, #32]
 8008038:	4413      	add	r3, r2
 800803a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	7e7b      	ldrb	r3, [r7, #25]
 8008042:	075b      	lsls	r3, r3, #29
 8008044:	69f9      	ldr	r1, [r7, #28]
 8008046:	0148      	lsls	r0, r1, #5
 8008048:	6a39      	ldr	r1, [r7, #32]
 800804a:	4401      	add	r1, r0
 800804c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8008050:	4313      	orrs	r3, r2
 8008052:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	799b      	ldrb	r3, [r3, #6]
 8008058:	2b01      	cmp	r3, #1
 800805a:	f040 80c3 	bne.w	80081e4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	7c5b      	ldrb	r3, [r3, #17]
 8008062:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008064:	68ba      	ldr	r2, [r7, #8]
 8008066:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008068:	4313      	orrs	r3, r2
 800806a:	69fa      	ldr	r2, [r7, #28]
 800806c:	0151      	lsls	r1, r2, #5
 800806e:	6a3a      	ldr	r2, [r7, #32]
 8008070:	440a      	add	r2, r1
 8008072:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008076:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800807a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	015a      	lsls	r2, r3, #5
 8008080:	6a3b      	ldr	r3, [r7, #32]
 8008082:	4413      	add	r3, r2
 8008084:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008088:	68db      	ldr	r3, [r3, #12]
 800808a:	69fa      	ldr	r2, [r7, #28]
 800808c:	0151      	lsls	r1, r2, #5
 800808e:	6a3a      	ldr	r2, [r7, #32]
 8008090:	440a      	add	r2, r1
 8008092:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008096:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800809a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	79db      	ldrb	r3, [r3, #7]
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d123      	bne.n	80080ec <USB_HC_StartXfer+0x2dc>
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	78db      	ldrb	r3, [r3, #3]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d11f      	bne.n	80080ec <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80080ac:	69fb      	ldr	r3, [r7, #28]
 80080ae:	015a      	lsls	r2, r3, #5
 80080b0:	6a3b      	ldr	r3, [r7, #32]
 80080b2:	4413      	add	r3, r2
 80080b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	69fa      	ldr	r2, [r7, #28]
 80080bc:	0151      	lsls	r1, r2, #5
 80080be:	6a3a      	ldr	r2, [r7, #32]
 80080c0:	440a      	add	r2, r1
 80080c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80080ca:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80080cc:	69fb      	ldr	r3, [r7, #28]
 80080ce:	015a      	lsls	r2, r3, #5
 80080d0:	6a3b      	ldr	r3, [r7, #32]
 80080d2:	4413      	add	r3, r2
 80080d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080d8:	68db      	ldr	r3, [r3, #12]
 80080da:	69fa      	ldr	r2, [r7, #28]
 80080dc:	0151      	lsls	r1, r2, #5
 80080de:	6a3a      	ldr	r2, [r7, #32]
 80080e0:	440a      	add	r2, r1
 80080e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080ea:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	7c9b      	ldrb	r3, [r3, #18]
 80080f0:	2b01      	cmp	r3, #1
 80080f2:	d003      	beq.n	80080fc <USB_HC_StartXfer+0x2ec>
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	7c9b      	ldrb	r3, [r3, #18]
 80080f8:	2b03      	cmp	r3, #3
 80080fa:	d117      	bne.n	800812c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008100:	2b01      	cmp	r3, #1
 8008102:	d113      	bne.n	800812c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	78db      	ldrb	r3, [r3, #3]
 8008108:	2b01      	cmp	r3, #1
 800810a:	d10f      	bne.n	800812c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	015a      	lsls	r2, r3, #5
 8008110:	6a3b      	ldr	r3, [r7, #32]
 8008112:	4413      	add	r3, r2
 8008114:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	69fa      	ldr	r2, [r7, #28]
 800811c:	0151      	lsls	r1, r2, #5
 800811e:	6a3a      	ldr	r2, [r7, #32]
 8008120:	440a      	add	r2, r1
 8008122:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008126:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800812a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	7c9b      	ldrb	r3, [r3, #18]
 8008130:	2b01      	cmp	r3, #1
 8008132:	d162      	bne.n	80081fa <USB_HC_StartXfer+0x3ea>
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	78db      	ldrb	r3, [r3, #3]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d15e      	bne.n	80081fa <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	68db      	ldr	r3, [r3, #12]
 8008140:	3b01      	subs	r3, #1
 8008142:	2b03      	cmp	r3, #3
 8008144:	d858      	bhi.n	80081f8 <USB_HC_StartXfer+0x3e8>
 8008146:	a201      	add	r2, pc, #4	@ (adr r2, 800814c <USB_HC_StartXfer+0x33c>)
 8008148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800814c:	0800815d 	.word	0x0800815d
 8008150:	0800817f 	.word	0x0800817f
 8008154:	080081a1 	.word	0x080081a1
 8008158:	080081c3 	.word	0x080081c3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800815c:	69fb      	ldr	r3, [r7, #28]
 800815e:	015a      	lsls	r2, r3, #5
 8008160:	6a3b      	ldr	r3, [r7, #32]
 8008162:	4413      	add	r3, r2
 8008164:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	69fa      	ldr	r2, [r7, #28]
 800816c:	0151      	lsls	r1, r2, #5
 800816e:	6a3a      	ldr	r2, [r7, #32]
 8008170:	440a      	add	r2, r1
 8008172:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008176:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800817a:	6053      	str	r3, [r2, #4]
          break;
 800817c:	e03d      	b.n	80081fa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800817e:	69fb      	ldr	r3, [r7, #28]
 8008180:	015a      	lsls	r2, r3, #5
 8008182:	6a3b      	ldr	r3, [r7, #32]
 8008184:	4413      	add	r3, r2
 8008186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	69fa      	ldr	r2, [r7, #28]
 800818e:	0151      	lsls	r1, r2, #5
 8008190:	6a3a      	ldr	r2, [r7, #32]
 8008192:	440a      	add	r2, r1
 8008194:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008198:	f043 030e 	orr.w	r3, r3, #14
 800819c:	6053      	str	r3, [r2, #4]
          break;
 800819e:	e02c      	b.n	80081fa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80081a0:	69fb      	ldr	r3, [r7, #28]
 80081a2:	015a      	lsls	r2, r3, #5
 80081a4:	6a3b      	ldr	r3, [r7, #32]
 80081a6:	4413      	add	r3, r2
 80081a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	69fa      	ldr	r2, [r7, #28]
 80081b0:	0151      	lsls	r1, r2, #5
 80081b2:	6a3a      	ldr	r2, [r7, #32]
 80081b4:	440a      	add	r2, r1
 80081b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80081ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80081be:	6053      	str	r3, [r2, #4]
          break;
 80081c0:	e01b      	b.n	80081fa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80081c2:	69fb      	ldr	r3, [r7, #28]
 80081c4:	015a      	lsls	r2, r3, #5
 80081c6:	6a3b      	ldr	r3, [r7, #32]
 80081c8:	4413      	add	r3, r2
 80081ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	69fa      	ldr	r2, [r7, #28]
 80081d2:	0151      	lsls	r1, r2, #5
 80081d4:	6a3a      	ldr	r2, [r7, #32]
 80081d6:	440a      	add	r2, r1
 80081d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80081dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80081e0:	6053      	str	r3, [r2, #4]
          break;
 80081e2:	e00a      	b.n	80081fa <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80081e4:	69fb      	ldr	r3, [r7, #28]
 80081e6:	015a      	lsls	r2, r3, #5
 80081e8:	6a3b      	ldr	r3, [r7, #32]
 80081ea:	4413      	add	r3, r2
 80081ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081f0:	461a      	mov	r2, r3
 80081f2:	2300      	movs	r3, #0
 80081f4:	6053      	str	r3, [r2, #4]
 80081f6:	e000      	b.n	80081fa <USB_HC_StartXfer+0x3ea>
          break;
 80081f8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80081fa:	69fb      	ldr	r3, [r7, #28]
 80081fc:	015a      	lsls	r2, r3, #5
 80081fe:	6a3b      	ldr	r3, [r7, #32]
 8008200:	4413      	add	r3, r2
 8008202:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008210:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	78db      	ldrb	r3, [r3, #3]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d004      	beq.n	8008224 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008220:	613b      	str	r3, [r7, #16]
 8008222:	e003      	b.n	800822c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800822a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008232:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008234:	69fb      	ldr	r3, [r7, #28]
 8008236:	015a      	lsls	r2, r3, #5
 8008238:	6a3b      	ldr	r3, [r7, #32]
 800823a:	4413      	add	r3, r2
 800823c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008240:	461a      	mov	r2, r3
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008246:	79fb      	ldrb	r3, [r7, #7]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d003      	beq.n	8008254 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800824c:	2300      	movs	r3, #0
 800824e:	e055      	b.n	80082fc <USB_HC_StartXfer+0x4ec>
 8008250:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	78db      	ldrb	r3, [r3, #3]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d14e      	bne.n	80082fa <USB_HC_StartXfer+0x4ea>
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	6a1b      	ldr	r3, [r3, #32]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d04a      	beq.n	80082fa <USB_HC_StartXfer+0x4ea>
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	79db      	ldrb	r3, [r3, #7]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d146      	bne.n	80082fa <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	7c9b      	ldrb	r3, [r3, #18]
 8008270:	2b03      	cmp	r3, #3
 8008272:	d831      	bhi.n	80082d8 <USB_HC_StartXfer+0x4c8>
 8008274:	a201      	add	r2, pc, #4	@ (adr r2, 800827c <USB_HC_StartXfer+0x46c>)
 8008276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800827a:	bf00      	nop
 800827c:	0800828d 	.word	0x0800828d
 8008280:	080082b1 	.word	0x080082b1
 8008284:	0800828d 	.word	0x0800828d
 8008288:	080082b1 	.word	0x080082b1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	6a1b      	ldr	r3, [r3, #32]
 8008290:	3303      	adds	r3, #3
 8008292:	089b      	lsrs	r3, r3, #2
 8008294:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008296:	8afa      	ldrh	r2, [r7, #22]
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800829c:	b29b      	uxth	r3, r3
 800829e:	429a      	cmp	r2, r3
 80082a0:	d91c      	bls.n	80082dc <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	699b      	ldr	r3, [r3, #24]
 80082a6:	f043 0220 	orr.w	r2, r3, #32
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	619a      	str	r2, [r3, #24]
        }
        break;
 80082ae:	e015      	b.n	80082dc <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	6a1b      	ldr	r3, [r3, #32]
 80082b4:	3303      	adds	r3, #3
 80082b6:	089b      	lsrs	r3, r3, #2
 80082b8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80082ba:	8afa      	ldrh	r2, [r7, #22]
 80082bc:	6a3b      	ldr	r3, [r7, #32]
 80082be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80082c2:	691b      	ldr	r3, [r3, #16]
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d90a      	bls.n	80082e0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	699b      	ldr	r3, [r3, #24]
 80082ce:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	619a      	str	r2, [r3, #24]
        }
        break;
 80082d6:	e003      	b.n	80082e0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80082d8:	bf00      	nop
 80082da:	e002      	b.n	80082e2 <USB_HC_StartXfer+0x4d2>
        break;
 80082dc:	bf00      	nop
 80082de:	e000      	b.n	80082e2 <USB_HC_StartXfer+0x4d2>
        break;
 80082e0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	6999      	ldr	r1, [r3, #24]
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	785a      	ldrb	r2, [r3, #1]
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	6a1b      	ldr	r3, [r3, #32]
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	2000      	movs	r0, #0
 80082f2:	9000      	str	r0, [sp, #0]
 80082f4:	68f8      	ldr	r0, [r7, #12]
 80082f6:	f7ff f9c3 	bl	8007680 <USB_WritePacket>
  }

  return HAL_OK;
 80082fa:	2300      	movs	r3, #0
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3728      	adds	r7, #40	@ 0x28
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}

08008304 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008304:	b480      	push	{r7}
 8008306:	b085      	sub	sp, #20
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008316:	695b      	ldr	r3, [r3, #20]
 8008318:	b29b      	uxth	r3, r3
}
 800831a:	4618      	mov	r0, r3
 800831c:	3714      	adds	r7, #20
 800831e:	46bd      	mov	sp, r7
 8008320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008324:	4770      	bx	lr

08008326 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008326:	b480      	push	{r7}
 8008328:	b089      	sub	sp, #36	@ 0x24
 800832a:	af00      	add	r7, sp, #0
 800832c:	6078      	str	r0, [r7, #4]
 800832e:	460b      	mov	r3, r1
 8008330:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008336:	78fb      	ldrb	r3, [r7, #3]
 8008338:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800833a:	2300      	movs	r3, #0
 800833c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800833e:	69bb      	ldr	r3, [r7, #24]
 8008340:	015a      	lsls	r2, r3, #5
 8008342:	69fb      	ldr	r3, [r7, #28]
 8008344:	4413      	add	r3, r2
 8008346:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	0c9b      	lsrs	r3, r3, #18
 800834e:	f003 0303 	and.w	r3, r3, #3
 8008352:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008354:	69bb      	ldr	r3, [r7, #24]
 8008356:	015a      	lsls	r2, r3, #5
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	4413      	add	r3, r2
 800835c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	0fdb      	lsrs	r3, r3, #31
 8008364:	f003 0301 	and.w	r3, r3, #1
 8008368:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800836a:	69bb      	ldr	r3, [r7, #24]
 800836c:	015a      	lsls	r2, r3, #5
 800836e:	69fb      	ldr	r3, [r7, #28]
 8008370:	4413      	add	r3, r2
 8008372:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	0fdb      	lsrs	r3, r3, #31
 800837a:	f003 0301 	and.w	r3, r3, #1
 800837e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	689b      	ldr	r3, [r3, #8]
 8008384:	f003 0320 	and.w	r3, r3, #32
 8008388:	2b20      	cmp	r3, #32
 800838a:	d10d      	bne.n	80083a8 <USB_HC_Halt+0x82>
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d10a      	bne.n	80083a8 <USB_HC_Halt+0x82>
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d005      	beq.n	80083a4 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	2b01      	cmp	r3, #1
 800839c:	d002      	beq.n	80083a4 <USB_HC_Halt+0x7e>
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	2b03      	cmp	r3, #3
 80083a2:	d101      	bne.n	80083a8 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80083a4:	2300      	movs	r3, #0
 80083a6:	e0d8      	b.n	800855a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d002      	beq.n	80083b4 <USB_HC_Halt+0x8e>
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	2b02      	cmp	r3, #2
 80083b2:	d173      	bne.n	800849c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80083b4:	69bb      	ldr	r3, [r7, #24]
 80083b6:	015a      	lsls	r2, r3, #5
 80083b8:	69fb      	ldr	r3, [r7, #28]
 80083ba:	4413      	add	r3, r2
 80083bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	69ba      	ldr	r2, [r7, #24]
 80083c4:	0151      	lsls	r1, r2, #5
 80083c6:	69fa      	ldr	r2, [r7, #28]
 80083c8:	440a      	add	r2, r1
 80083ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80083ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083d2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	f003 0320 	and.w	r3, r3, #32
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d14a      	bne.n	8008476 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083e4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d133      	bne.n	8008454 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80083ec:	69bb      	ldr	r3, [r7, #24]
 80083ee:	015a      	lsls	r2, r3, #5
 80083f0:	69fb      	ldr	r3, [r7, #28]
 80083f2:	4413      	add	r3, r2
 80083f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	69ba      	ldr	r2, [r7, #24]
 80083fc:	0151      	lsls	r1, r2, #5
 80083fe:	69fa      	ldr	r2, [r7, #28]
 8008400:	440a      	add	r2, r1
 8008402:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008406:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800840a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800840c:	69bb      	ldr	r3, [r7, #24]
 800840e:	015a      	lsls	r2, r3, #5
 8008410:	69fb      	ldr	r3, [r7, #28]
 8008412:	4413      	add	r3, r2
 8008414:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	69ba      	ldr	r2, [r7, #24]
 800841c:	0151      	lsls	r1, r2, #5
 800841e:	69fa      	ldr	r2, [r7, #28]
 8008420:	440a      	add	r2, r1
 8008422:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008426:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800842a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	3301      	adds	r3, #1
 8008430:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008438:	d82e      	bhi.n	8008498 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	015a      	lsls	r2, r3, #5
 800843e:	69fb      	ldr	r3, [r7, #28]
 8008440:	4413      	add	r3, r2
 8008442:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800844c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008450:	d0ec      	beq.n	800842c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008452:	e081      	b.n	8008558 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008454:	69bb      	ldr	r3, [r7, #24]
 8008456:	015a      	lsls	r2, r3, #5
 8008458:	69fb      	ldr	r3, [r7, #28]
 800845a:	4413      	add	r3, r2
 800845c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	69ba      	ldr	r2, [r7, #24]
 8008464:	0151      	lsls	r1, r2, #5
 8008466:	69fa      	ldr	r2, [r7, #28]
 8008468:	440a      	add	r2, r1
 800846a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800846e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008472:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008474:	e070      	b.n	8008558 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008476:	69bb      	ldr	r3, [r7, #24]
 8008478:	015a      	lsls	r2, r3, #5
 800847a:	69fb      	ldr	r3, [r7, #28]
 800847c:	4413      	add	r3, r2
 800847e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	69ba      	ldr	r2, [r7, #24]
 8008486:	0151      	lsls	r1, r2, #5
 8008488:	69fa      	ldr	r2, [r7, #28]
 800848a:	440a      	add	r2, r1
 800848c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008490:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008494:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008496:	e05f      	b.n	8008558 <USB_HC_Halt+0x232>
            break;
 8008498:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800849a:	e05d      	b.n	8008558 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800849c:	69bb      	ldr	r3, [r7, #24]
 800849e:	015a      	lsls	r2, r3, #5
 80084a0:	69fb      	ldr	r3, [r7, #28]
 80084a2:	4413      	add	r3, r2
 80084a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	69ba      	ldr	r2, [r7, #24]
 80084ac:	0151      	lsls	r1, r2, #5
 80084ae:	69fa      	ldr	r2, [r7, #28]
 80084b0:	440a      	add	r2, r1
 80084b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80084b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80084ba:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80084bc:	69fb      	ldr	r3, [r7, #28]
 80084be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80084c2:	691b      	ldr	r3, [r3, #16]
 80084c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d133      	bne.n	8008534 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80084cc:	69bb      	ldr	r3, [r7, #24]
 80084ce:	015a      	lsls	r2, r3, #5
 80084d0:	69fb      	ldr	r3, [r7, #28]
 80084d2:	4413      	add	r3, r2
 80084d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	69ba      	ldr	r2, [r7, #24]
 80084dc:	0151      	lsls	r1, r2, #5
 80084de:	69fa      	ldr	r2, [r7, #28]
 80084e0:	440a      	add	r2, r1
 80084e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80084e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80084ea:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80084ec:	69bb      	ldr	r3, [r7, #24]
 80084ee:	015a      	lsls	r2, r3, #5
 80084f0:	69fb      	ldr	r3, [r7, #28]
 80084f2:	4413      	add	r3, r2
 80084f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	69ba      	ldr	r2, [r7, #24]
 80084fc:	0151      	lsls	r1, r2, #5
 80084fe:	69fa      	ldr	r2, [r7, #28]
 8008500:	440a      	add	r2, r1
 8008502:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008506:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800850a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	3301      	adds	r3, #1
 8008510:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008518:	d81d      	bhi.n	8008556 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800851a:	69bb      	ldr	r3, [r7, #24]
 800851c:	015a      	lsls	r2, r3, #5
 800851e:	69fb      	ldr	r3, [r7, #28]
 8008520:	4413      	add	r3, r2
 8008522:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800852c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008530:	d0ec      	beq.n	800850c <USB_HC_Halt+0x1e6>
 8008532:	e011      	b.n	8008558 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008534:	69bb      	ldr	r3, [r7, #24]
 8008536:	015a      	lsls	r2, r3, #5
 8008538:	69fb      	ldr	r3, [r7, #28]
 800853a:	4413      	add	r3, r2
 800853c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	69ba      	ldr	r2, [r7, #24]
 8008544:	0151      	lsls	r1, r2, #5
 8008546:	69fa      	ldr	r2, [r7, #28]
 8008548:	440a      	add	r2, r1
 800854a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800854e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008552:	6013      	str	r3, [r2, #0]
 8008554:	e000      	b.n	8008558 <USB_HC_Halt+0x232>
          break;
 8008556:	bf00      	nop
    }
  }

  return HAL_OK;
 8008558:	2300      	movs	r3, #0
}
 800855a:	4618      	mov	r0, r3
 800855c:	3724      	adds	r7, #36	@ 0x24
 800855e:	46bd      	mov	sp, r7
 8008560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008564:	4770      	bx	lr
	...

08008568 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008568:	b480      	push	{r7}
 800856a:	b087      	sub	sp, #28
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	460b      	mov	r3, r1
 8008572:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008578:	78fb      	ldrb	r3, [r7, #3]
 800857a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800857c:	2301      	movs	r3, #1
 800857e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	04da      	lsls	r2, r3, #19
 8008584:	4b15      	ldr	r3, [pc, #84]	@ (80085dc <USB_DoPing+0x74>)
 8008586:	4013      	ands	r3, r2
 8008588:	693a      	ldr	r2, [r7, #16]
 800858a:	0151      	lsls	r1, r2, #5
 800858c:	697a      	ldr	r2, [r7, #20]
 800858e:	440a      	add	r2, r1
 8008590:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008594:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008598:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800859a:	693b      	ldr	r3, [r7, #16]
 800859c:	015a      	lsls	r2, r3, #5
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	4413      	add	r3, r2
 80085a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80085b0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80085b8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	015a      	lsls	r2, r3, #5
 80085be:	697b      	ldr	r3, [r7, #20]
 80085c0:	4413      	add	r3, r2
 80085c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085c6:	461a      	mov	r2, r3
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80085cc:	2300      	movs	r3, #0
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	371c      	adds	r7, #28
 80085d2:	46bd      	mov	sp, r7
 80085d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d8:	4770      	bx	lr
 80085da:	bf00      	nop
 80085dc:	1ff80000 	.word	0x1ff80000

080085e0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b088      	sub	sp, #32
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80085e8:	2300      	movs	r3, #0
 80085ea:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80085f0:	2300      	movs	r3, #0
 80085f2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f7fe ff86 	bl	8007506 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80085fa:	2110      	movs	r1, #16
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f7fe ffdf 	bl	80075c0 <USB_FlushTxFifo>
 8008602:	4603      	mov	r3, r0
 8008604:	2b00      	cmp	r3, #0
 8008606:	d001      	beq.n	800860c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008608:	2301      	movs	r3, #1
 800860a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f7ff f809 	bl	8007624 <USB_FlushRxFifo>
 8008612:	4603      	mov	r3, r0
 8008614:	2b00      	cmp	r3, #0
 8008616:	d001      	beq.n	800861c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008618:	2301      	movs	r3, #1
 800861a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800861c:	2300      	movs	r3, #0
 800861e:	61bb      	str	r3, [r7, #24]
 8008620:	e01f      	b.n	8008662 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008622:	69bb      	ldr	r3, [r7, #24]
 8008624:	015a      	lsls	r2, r3, #5
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	4413      	add	r3, r2
 800862a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008638:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008640:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008648:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800864a:	69bb      	ldr	r3, [r7, #24]
 800864c:	015a      	lsls	r2, r3, #5
 800864e:	697b      	ldr	r3, [r7, #20]
 8008650:	4413      	add	r3, r2
 8008652:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008656:	461a      	mov	r2, r3
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800865c:	69bb      	ldr	r3, [r7, #24]
 800865e:	3301      	adds	r3, #1
 8008660:	61bb      	str	r3, [r7, #24]
 8008662:	69bb      	ldr	r3, [r7, #24]
 8008664:	2b0f      	cmp	r3, #15
 8008666:	d9dc      	bls.n	8008622 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008668:	2300      	movs	r3, #0
 800866a:	61bb      	str	r3, [r7, #24]
 800866c:	e034      	b.n	80086d8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800866e:	69bb      	ldr	r3, [r7, #24]
 8008670:	015a      	lsls	r2, r3, #5
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	4413      	add	r3, r2
 8008676:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008684:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008686:	693b      	ldr	r3, [r7, #16]
 8008688:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800868c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008694:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008696:	69bb      	ldr	r3, [r7, #24]
 8008698:	015a      	lsls	r2, r3, #5
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	4413      	add	r3, r2
 800869e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086a2:	461a      	mov	r2, r3
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	3301      	adds	r3, #1
 80086ac:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80086b4:	d80c      	bhi.n	80086d0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80086b6:	69bb      	ldr	r3, [r7, #24]
 80086b8:	015a      	lsls	r2, r3, #5
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	4413      	add	r3, r2
 80086be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80086c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80086cc:	d0ec      	beq.n	80086a8 <USB_StopHost+0xc8>
 80086ce:	e000      	b.n	80086d2 <USB_StopHost+0xf2>
        break;
 80086d0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	3301      	adds	r3, #1
 80086d6:	61bb      	str	r3, [r7, #24]
 80086d8:	69bb      	ldr	r3, [r7, #24]
 80086da:	2b0f      	cmp	r3, #15
 80086dc:	d9c7      	bls.n	800866e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80086de:	697b      	ldr	r3, [r7, #20]
 80086e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80086e4:	461a      	mov	r2, r3
 80086e6:	f04f 33ff 	mov.w	r3, #4294967295
 80086ea:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f04f 32ff 	mov.w	r2, #4294967295
 80086f2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f7fe fef5 	bl	80074e4 <USB_EnableGlobalInt>

  return ret;
 80086fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3720      	adds	r7, #32
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}

08008704 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008704:	b590      	push	{r4, r7, lr}
 8008706:	b089      	sub	sp, #36	@ 0x24
 8008708:	af04      	add	r7, sp, #16
 800870a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800870c:	2301      	movs	r3, #1
 800870e:	2202      	movs	r2, #2
 8008710:	2102      	movs	r1, #2
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f000 fcbd 	bl	8009092 <USBH_FindInterface>
 8008718:	4603      	mov	r3, r0
 800871a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800871c:	7bfb      	ldrb	r3, [r7, #15]
 800871e:	2bff      	cmp	r3, #255	@ 0xff
 8008720:	d002      	beq.n	8008728 <USBH_CDC_InterfaceInit+0x24>
 8008722:	7bfb      	ldrb	r3, [r7, #15]
 8008724:	2b01      	cmp	r3, #1
 8008726:	d901      	bls.n	800872c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008728:	2302      	movs	r3, #2
 800872a:	e13d      	b.n	80089a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800872c:	7bfb      	ldrb	r3, [r7, #15]
 800872e:	4619      	mov	r1, r3
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f000 fc92 	bl	800905a <USBH_SelectInterface>
 8008736:	4603      	mov	r3, r0
 8008738:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800873a:	7bbb      	ldrb	r3, [r7, #14]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d001      	beq.n	8008744 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008740:	2302      	movs	r3, #2
 8008742:	e131      	b.n	80089a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800874a:	2050      	movs	r0, #80	@ 0x50
 800874c:	f004 ffc8 	bl	800d6e0 <malloc>
 8008750:	4603      	mov	r3, r0
 8008752:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800875a:	69db      	ldr	r3, [r3, #28]
 800875c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d101      	bne.n	8008768 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008764:	2302      	movs	r3, #2
 8008766:	e11f      	b.n	80089a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008768:	2250      	movs	r2, #80	@ 0x50
 800876a:	2100      	movs	r1, #0
 800876c:	68b8      	ldr	r0, [r7, #8]
 800876e:	f005 f875 	bl	800d85c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008772:	7bfb      	ldrb	r3, [r7, #15]
 8008774:	687a      	ldr	r2, [r7, #4]
 8008776:	211a      	movs	r1, #26
 8008778:	fb01 f303 	mul.w	r3, r1, r3
 800877c:	4413      	add	r3, r2
 800877e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	b25b      	sxtb	r3, r3
 8008786:	2b00      	cmp	r3, #0
 8008788:	da15      	bge.n	80087b6 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800878a:	7bfb      	ldrb	r3, [r7, #15]
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	211a      	movs	r1, #26
 8008790:	fb01 f303 	mul.w	r3, r1, r3
 8008794:	4413      	add	r3, r2
 8008796:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800879a:	781a      	ldrb	r2, [r3, #0]
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80087a0:	7bfb      	ldrb	r3, [r7, #15]
 80087a2:	687a      	ldr	r2, [r7, #4]
 80087a4:	211a      	movs	r1, #26
 80087a6:	fb01 f303 	mul.w	r3, r1, r3
 80087aa:	4413      	add	r3, r2
 80087ac:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80087b0:	881a      	ldrh	r2, [r3, #0]
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	785b      	ldrb	r3, [r3, #1]
 80087ba:	4619      	mov	r1, r3
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f002 f90c 	bl	800a9da <USBH_AllocPipe>
 80087c2:	4603      	mov	r3, r0
 80087c4:	461a      	mov	r2, r3
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	7819      	ldrb	r1, [r3, #0]
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	7858      	ldrb	r0, [r3, #1]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80087de:	68ba      	ldr	r2, [r7, #8]
 80087e0:	8952      	ldrh	r2, [r2, #10]
 80087e2:	9202      	str	r2, [sp, #8]
 80087e4:	2203      	movs	r2, #3
 80087e6:	9201      	str	r2, [sp, #4]
 80087e8:	9300      	str	r3, [sp, #0]
 80087ea:	4623      	mov	r3, r4
 80087ec:	4602      	mov	r2, r0
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f002 f8c4 	bl	800a97c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	2200      	movs	r2, #0
 80087fa:	4619      	mov	r1, r3
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f004 fee9 	bl	800d5d4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008802:	2300      	movs	r3, #0
 8008804:	2200      	movs	r2, #0
 8008806:	210a      	movs	r1, #10
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f000 fc42 	bl	8009092 <USBH_FindInterface>
 800880e:	4603      	mov	r3, r0
 8008810:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008812:	7bfb      	ldrb	r3, [r7, #15]
 8008814:	2bff      	cmp	r3, #255	@ 0xff
 8008816:	d002      	beq.n	800881e <USBH_CDC_InterfaceInit+0x11a>
 8008818:	7bfb      	ldrb	r3, [r7, #15]
 800881a:	2b01      	cmp	r3, #1
 800881c:	d901      	bls.n	8008822 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800881e:	2302      	movs	r3, #2
 8008820:	e0c2      	b.n	80089a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008822:	7bfb      	ldrb	r3, [r7, #15]
 8008824:	687a      	ldr	r2, [r7, #4]
 8008826:	211a      	movs	r1, #26
 8008828:	fb01 f303 	mul.w	r3, r1, r3
 800882c:	4413      	add	r3, r2
 800882e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008832:	781b      	ldrb	r3, [r3, #0]
 8008834:	b25b      	sxtb	r3, r3
 8008836:	2b00      	cmp	r3, #0
 8008838:	da16      	bge.n	8008868 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800883a:	7bfb      	ldrb	r3, [r7, #15]
 800883c:	687a      	ldr	r2, [r7, #4]
 800883e:	211a      	movs	r1, #26
 8008840:	fb01 f303 	mul.w	r3, r1, r3
 8008844:	4413      	add	r3, r2
 8008846:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800884a:	781a      	ldrb	r2, [r3, #0]
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008850:	7bfb      	ldrb	r3, [r7, #15]
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	211a      	movs	r1, #26
 8008856:	fb01 f303 	mul.w	r3, r1, r3
 800885a:	4413      	add	r3, r2
 800885c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008860:	881a      	ldrh	r2, [r3, #0]
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	835a      	strh	r2, [r3, #26]
 8008866:	e015      	b.n	8008894 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008868:	7bfb      	ldrb	r3, [r7, #15]
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	211a      	movs	r1, #26
 800886e:	fb01 f303 	mul.w	r3, r1, r3
 8008872:	4413      	add	r3, r2
 8008874:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008878:	781a      	ldrb	r2, [r3, #0]
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800887e:	7bfb      	ldrb	r3, [r7, #15]
 8008880:	687a      	ldr	r2, [r7, #4]
 8008882:	211a      	movs	r1, #26
 8008884:	fb01 f303 	mul.w	r3, r1, r3
 8008888:	4413      	add	r3, r2
 800888a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800888e:	881a      	ldrh	r2, [r3, #0]
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008894:	7bfb      	ldrb	r3, [r7, #15]
 8008896:	687a      	ldr	r2, [r7, #4]
 8008898:	211a      	movs	r1, #26
 800889a:	fb01 f303 	mul.w	r3, r1, r3
 800889e:	4413      	add	r3, r2
 80088a0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	b25b      	sxtb	r3, r3
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	da16      	bge.n	80088da <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80088ac:	7bfb      	ldrb	r3, [r7, #15]
 80088ae:	687a      	ldr	r2, [r7, #4]
 80088b0:	211a      	movs	r1, #26
 80088b2:	fb01 f303 	mul.w	r3, r1, r3
 80088b6:	4413      	add	r3, r2
 80088b8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80088bc:	781a      	ldrb	r2, [r3, #0]
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80088c2:	7bfb      	ldrb	r3, [r7, #15]
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	211a      	movs	r1, #26
 80088c8:	fb01 f303 	mul.w	r3, r1, r3
 80088cc:	4413      	add	r3, r2
 80088ce:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80088d2:	881a      	ldrh	r2, [r3, #0]
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	835a      	strh	r2, [r3, #26]
 80088d8:	e015      	b.n	8008906 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80088da:	7bfb      	ldrb	r3, [r7, #15]
 80088dc:	687a      	ldr	r2, [r7, #4]
 80088de:	211a      	movs	r1, #26
 80088e0:	fb01 f303 	mul.w	r3, r1, r3
 80088e4:	4413      	add	r3, r2
 80088e6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80088ea:	781a      	ldrb	r2, [r3, #0]
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80088f0:	7bfb      	ldrb	r3, [r7, #15]
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	211a      	movs	r1, #26
 80088f6:	fb01 f303 	mul.w	r3, r1, r3
 80088fa:	4413      	add	r3, r2
 80088fc:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008900:	881a      	ldrh	r2, [r3, #0]
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	7b9b      	ldrb	r3, [r3, #14]
 800890a:	4619      	mov	r1, r3
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f002 f864 	bl	800a9da <USBH_AllocPipe>
 8008912:	4603      	mov	r3, r0
 8008914:	461a      	mov	r2, r3
 8008916:	68bb      	ldr	r3, [r7, #8]
 8008918:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	7bdb      	ldrb	r3, [r3, #15]
 800891e:	4619      	mov	r1, r3
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f002 f85a 	bl	800a9da <USBH_AllocPipe>
 8008926:	4603      	mov	r3, r0
 8008928:	461a      	mov	r2, r3
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	7b59      	ldrb	r1, [r3, #13]
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	7b98      	ldrb	r0, [r3, #14]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008942:	68ba      	ldr	r2, [r7, #8]
 8008944:	8b12      	ldrh	r2, [r2, #24]
 8008946:	9202      	str	r2, [sp, #8]
 8008948:	2202      	movs	r2, #2
 800894a:	9201      	str	r2, [sp, #4]
 800894c:	9300      	str	r3, [sp, #0]
 800894e:	4623      	mov	r3, r4
 8008950:	4602      	mov	r2, r0
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f002 f812 	bl	800a97c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	7b19      	ldrb	r1, [r3, #12]
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	7bd8      	ldrb	r0, [r3, #15]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800896c:	68ba      	ldr	r2, [r7, #8]
 800896e:	8b52      	ldrh	r2, [r2, #26]
 8008970:	9202      	str	r2, [sp, #8]
 8008972:	2202      	movs	r2, #2
 8008974:	9201      	str	r2, [sp, #4]
 8008976:	9300      	str	r3, [sp, #0]
 8008978:	4623      	mov	r3, r4
 800897a:	4602      	mov	r2, r0
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f001 fffd 	bl	800a97c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	2200      	movs	r2, #0
 8008986:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	7b5b      	ldrb	r3, [r3, #13]
 800898e:	2200      	movs	r2, #0
 8008990:	4619      	mov	r1, r3
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f004 fe1e 	bl	800d5d4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	7b1b      	ldrb	r3, [r3, #12]
 800899c:	2200      	movs	r2, #0
 800899e:	4619      	mov	r1, r3
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f004 fe17 	bl	800d5d4 <USBH_LL_SetToggle>

  return USBH_OK;
 80089a6:	2300      	movs	r3, #0
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	3714      	adds	r7, #20
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd90      	pop	{r4, r7, pc}

080089b0 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b084      	sub	sp, #16
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089be:	69db      	ldr	r3, [r3, #28]
 80089c0:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	781b      	ldrb	r3, [r3, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d00e      	beq.n	80089e8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	781b      	ldrb	r3, [r3, #0]
 80089ce:	4619      	mov	r1, r3
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f001 fff2 	bl	800a9ba <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	781b      	ldrb	r3, [r3, #0]
 80089da:	4619      	mov	r1, r3
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f002 f81d 	bl	800aa1c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2200      	movs	r2, #0
 80089e6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	7b1b      	ldrb	r3, [r3, #12]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d00e      	beq.n	8008a0e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	7b1b      	ldrb	r3, [r3, #12]
 80089f4:	4619      	mov	r1, r3
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f001 ffdf 	bl	800a9ba <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	7b1b      	ldrb	r3, [r3, #12]
 8008a00:	4619      	mov	r1, r3
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f002 f80a 	bl	800aa1c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	7b5b      	ldrb	r3, [r3, #13]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d00e      	beq.n	8008a34 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	7b5b      	ldrb	r3, [r3, #13]
 8008a1a:	4619      	mov	r1, r3
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f001 ffcc 	bl	800a9ba <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	7b5b      	ldrb	r3, [r3, #13]
 8008a26:	4619      	mov	r1, r3
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f001 fff7 	bl	800aa1c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2200      	movs	r2, #0
 8008a32:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a3a:	69db      	ldr	r3, [r3, #28]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d00b      	beq.n	8008a58 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a46:	69db      	ldr	r3, [r3, #28]
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f004 fe51 	bl	800d6f0 <free>
    phost->pActiveClass->pData = 0U;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a54:	2200      	movs	r2, #0
 8008a56:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008a58:	2300      	movs	r3, #0
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	3710      	adds	r7, #16
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}

08008a62 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008a62:	b580      	push	{r7, lr}
 8008a64:	b084      	sub	sp, #16
 8008a66:	af00      	add	r7, sp, #0
 8008a68:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a70:	69db      	ldr	r3, [r3, #28]
 8008a72:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	3340      	adds	r3, #64	@ 0x40
 8008a78:	4619      	mov	r1, r3
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f000 f8b1 	bl	8008be2 <GetLineCoding>
 8008a80:	4603      	mov	r3, r0
 8008a82:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008a84:	7afb      	ldrb	r3, [r7, #11]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d105      	bne.n	8008a96 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008a90:	2102      	movs	r1, #2
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008a96:	7afb      	ldrb	r3, [r7, #11]
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	3710      	adds	r7, #16
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}

08008aa0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008aac:	2300      	movs	r3, #0
 8008aae:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ab6:	69db      	ldr	r3, [r3, #28]
 8008ab8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008ac0:	2b04      	cmp	r3, #4
 8008ac2:	d877      	bhi.n	8008bb4 <USBH_CDC_Process+0x114>
 8008ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8008acc <USBH_CDC_Process+0x2c>)
 8008ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aca:	bf00      	nop
 8008acc:	08008ae1 	.word	0x08008ae1
 8008ad0:	08008ae7 	.word	0x08008ae7
 8008ad4:	08008b17 	.word	0x08008b17
 8008ad8:	08008b8b 	.word	0x08008b8b
 8008adc:	08008b99 	.word	0x08008b99
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	73fb      	strb	r3, [r7, #15]
      break;
 8008ae4:	e06d      	b.n	8008bc2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008aea:	4619      	mov	r1, r3
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f000 f897 	bl	8008c20 <SetLineCoding>
 8008af2:	4603      	mov	r3, r0
 8008af4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008af6:	7bbb      	ldrb	r3, [r7, #14]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d104      	bne.n	8008b06 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	2202      	movs	r2, #2
 8008b00:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008b04:	e058      	b.n	8008bb8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008b06:	7bbb      	ldrb	r3, [r7, #14]
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d055      	beq.n	8008bb8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	2204      	movs	r2, #4
 8008b10:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008b14:	e050      	b.n	8008bb8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	3340      	adds	r3, #64	@ 0x40
 8008b1a:	4619      	mov	r1, r3
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f860 	bl	8008be2 <GetLineCoding>
 8008b22:	4603      	mov	r3, r0
 8008b24:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008b26:	7bbb      	ldrb	r3, [r7, #14]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d126      	bne.n	8008b7a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b3e:	791b      	ldrb	r3, [r3, #4]
 8008b40:	429a      	cmp	r2, r3
 8008b42:	d13b      	bne.n	8008bbc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b4e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008b50:	429a      	cmp	r2, r3
 8008b52:	d133      	bne.n	8008bbc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b5e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d12b      	bne.n	8008bbc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b6c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008b6e:	429a      	cmp	r2, r3
 8008b70:	d124      	bne.n	8008bbc <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 f96a 	bl	8008e4c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008b78:	e020      	b.n	8008bbc <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008b7a:	7bbb      	ldrb	r3, [r7, #14]
 8008b7c:	2b01      	cmp	r3, #1
 8008b7e:	d01d      	beq.n	8008bbc <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	2204      	movs	r2, #4
 8008b84:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008b88:	e018      	b.n	8008bbc <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f000 f867 	bl	8008c5e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 f8e6 	bl	8008d62 <CDC_ProcessReception>
      break;
 8008b96:	e014      	b.n	8008bc2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008b98:	2100      	movs	r1, #0
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	f001 f8ff 	bl	8009d9e <USBH_ClrFeature>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008ba4:	7bbb      	ldrb	r3, [r7, #14]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d10a      	bne.n	8008bc0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	2200      	movs	r2, #0
 8008bae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8008bb2:	e005      	b.n	8008bc0 <USBH_CDC_Process+0x120>

    default:
      break;
 8008bb4:	bf00      	nop
 8008bb6:	e004      	b.n	8008bc2 <USBH_CDC_Process+0x122>
      break;
 8008bb8:	bf00      	nop
 8008bba:	e002      	b.n	8008bc2 <USBH_CDC_Process+0x122>
      break;
 8008bbc:	bf00      	nop
 8008bbe:	e000      	b.n	8008bc2 <USBH_CDC_Process+0x122>
      break;
 8008bc0:	bf00      	nop

  }

  return status;
 8008bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3710      	adds	r7, #16
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}

08008bcc <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008bcc:	b480      	push	{r7}
 8008bce:	b083      	sub	sp, #12
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008bd4:	2300      	movs	r3, #0
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	370c      	adds	r7, #12
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be0:	4770      	bx	lr

08008be2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008be2:	b580      	push	{r7, lr}
 8008be4:	b082      	sub	sp, #8
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
 8008bea:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	22a1      	movs	r2, #161	@ 0xa1
 8008bf0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2221      	movs	r2, #33	@ 0x21
 8008bf6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2200      	movs	r2, #0
 8008c02:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2207      	movs	r2, #7
 8008c08:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	2207      	movs	r2, #7
 8008c0e:	4619      	mov	r1, r3
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f001 fbf9 	bl	800a408 <USBH_CtlReq>
 8008c16:	4603      	mov	r3, r0
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3708      	adds	r7, #8
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}

08008c20 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b082      	sub	sp, #8
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2221      	movs	r2, #33	@ 0x21
 8008c2e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2220      	movs	r2, #32
 8008c34:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2207      	movs	r2, #7
 8008c46:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	2207      	movs	r2, #7
 8008c4c:	4619      	mov	r1, r3
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f001 fbda 	bl	800a408 <USBH_CtlReq>
 8008c54:	4603      	mov	r3, r0
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	3708      	adds	r7, #8
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}

08008c5e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008c5e:	b580      	push	{r7, lr}
 8008c60:	b086      	sub	sp, #24
 8008c62:	af02      	add	r7, sp, #8
 8008c64:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008c6c:	69db      	ldr	r3, [r3, #28]
 8008c6e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008c70:	2300      	movs	r3, #0
 8008c72:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	d002      	beq.n	8008c84 <CDC_ProcessTransmission+0x26>
 8008c7e:	2b02      	cmp	r3, #2
 8008c80:	d023      	beq.n	8008cca <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008c82:	e06a      	b.n	8008d5a <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c88:	68fa      	ldr	r2, [r7, #12]
 8008c8a:	8b12      	ldrh	r2, [r2, #24]
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d90b      	bls.n	8008ca8 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	69d9      	ldr	r1, [r3, #28]
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	8b1a      	ldrh	r2, [r3, #24]
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	7b5b      	ldrb	r3, [r3, #13]
 8008c9c:	2001      	movs	r0, #1
 8008c9e:	9000      	str	r0, [sp, #0]
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f001 fe28 	bl	800a8f6 <USBH_BulkSendData>
 8008ca6:	e00b      	b.n	8008cc0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8008cb0:	b29a      	uxth	r2, r3
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	7b5b      	ldrb	r3, [r3, #13]
 8008cb6:	2001      	movs	r0, #1
 8008cb8:	9000      	str	r0, [sp, #0]
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f001 fe1b 	bl	800a8f6 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2202      	movs	r2, #2
 8008cc4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008cc8:	e047      	b.n	8008d5a <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	7b5b      	ldrb	r3, [r3, #13]
 8008cce:	4619      	mov	r1, r3
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f004 fc55 	bl	800d580 <USBH_LL_GetURBState>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008cda:	7afb      	ldrb	r3, [r7, #11]
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d12e      	bne.n	8008d3e <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ce4:	68fa      	ldr	r2, [r7, #12]
 8008ce6:	8b12      	ldrh	r2, [r2, #24]
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d90e      	bls.n	8008d0a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cf0:	68fa      	ldr	r2, [r7, #12]
 8008cf2:	8b12      	ldrh	r2, [r2, #24]
 8008cf4:	1a9a      	subs	r2, r3, r2
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	69db      	ldr	r3, [r3, #28]
 8008cfe:	68fa      	ldr	r2, [r7, #12]
 8008d00:	8b12      	ldrh	r2, [r2, #24]
 8008d02:	441a      	add	r2, r3
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	61da      	str	r2, [r3, #28]
 8008d08:	e002      	b.n	8008d10 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d004      	beq.n	8008d22 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8008d20:	e006      	b.n	8008d30 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	2200      	movs	r2, #0
 8008d26:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 f87a 	bl	8008e24 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8008d30:	2300      	movs	r3, #0
 8008d32:	2200      	movs	r2, #0
 8008d34:	2104      	movs	r1, #4
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f000 febc 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 8008d3c:	e00c      	b.n	8008d58 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8008d3e:	7afb      	ldrb	r3, [r7, #11]
 8008d40:	2b02      	cmp	r3, #2
 8008d42:	d109      	bne.n	8008d58 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	2200      	movs	r2, #0
 8008d50:	2104      	movs	r1, #4
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 feae 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 8008d58:	bf00      	nop
  }
}
 8008d5a:	bf00      	nop
 8008d5c:	3710      	adds	r7, #16
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}

08008d62 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008d62:	b580      	push	{r7, lr}
 8008d64:	b086      	sub	sp, #24
 8008d66:	af00      	add	r7, sp, #0
 8008d68:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008d70:	69db      	ldr	r3, [r3, #28]
 8008d72:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008d74:	2300      	movs	r3, #0
 8008d76:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008d7e:	2b03      	cmp	r3, #3
 8008d80:	d002      	beq.n	8008d88 <CDC_ProcessReception+0x26>
 8008d82:	2b04      	cmp	r3, #4
 8008d84:	d00e      	beq.n	8008da4 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8008d86:	e049      	b.n	8008e1c <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8008d88:	697b      	ldr	r3, [r7, #20]
 8008d8a:	6a19      	ldr	r1, [r3, #32]
 8008d8c:	697b      	ldr	r3, [r7, #20]
 8008d8e:	8b5a      	ldrh	r2, [r3, #26]
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	7b1b      	ldrb	r3, [r3, #12]
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f001 fdd3 	bl	800a940 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	2204      	movs	r2, #4
 8008d9e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008da2:	e03b      	b.n	8008e1c <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008da4:	697b      	ldr	r3, [r7, #20]
 8008da6:	7b1b      	ldrb	r3, [r3, #12]
 8008da8:	4619      	mov	r1, r3
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f004 fbe8 	bl	800d580 <USBH_LL_GetURBState>
 8008db0:	4603      	mov	r3, r0
 8008db2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008db4:	7cfb      	ldrb	r3, [r7, #19]
 8008db6:	2b01      	cmp	r3, #1
 8008db8:	d12f      	bne.n	8008e1a <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	7b1b      	ldrb	r3, [r3, #12]
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f004 fb4b 	bl	800d45c <USBH_LL_GetLastXferSize>
 8008dc6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dcc:	68fa      	ldr	r2, [r7, #12]
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	d016      	beq.n	8008e00 <CDC_ProcessReception+0x9e>
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	8b5b      	ldrh	r3, [r3, #26]
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d110      	bne.n	8008e00 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	1ad2      	subs	r2, r2, r3
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	6a1a      	ldr	r2, [r3, #32]
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	441a      	add	r2, r3
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	2203      	movs	r2, #3
 8008dfa:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8008dfe:	e006      	b.n	8008e0e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	2200      	movs	r2, #0
 8008e04:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 f815 	bl	8008e38 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8008e0e:	2300      	movs	r3, #0
 8008e10:	2200      	movs	r2, #0
 8008e12:	2104      	movs	r1, #4
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	f000 fe4d 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 8008e1a:	bf00      	nop
  }
}
 8008e1c:	bf00      	nop
 8008e1e:	3718      	adds	r7, #24
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bd80      	pop	{r7, pc}

08008e24 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b083      	sub	sp, #12
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008e2c:	bf00      	nop
 8008e2e:	370c      	adds	r7, #12
 8008e30:	46bd      	mov	sp, r7
 8008e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e36:	4770      	bx	lr

08008e38 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b083      	sub	sp, #12
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008e40:	bf00      	nop
 8008e42:	370c      	adds	r7, #12
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr

08008e4c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b083      	sub	sp, #12
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008e54:	bf00      	nop
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008e60:	b5b0      	push	{r4, r5, r7, lr}
 8008e62:	b090      	sub	sp, #64	@ 0x40
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	60f8      	str	r0, [r7, #12]
 8008e68:	60b9      	str	r1, [r7, #8]
 8008e6a:	4613      	mov	r3, r2
 8008e6c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d101      	bne.n	8008e78 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008e74:	2302      	movs	r3, #2
 8008e76:	e04d      	b.n	8008f14 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	79fa      	ldrb	r2, [r7, #7]
 8008e7c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	2200      	movs	r2, #0
 8008e84:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008e90:	68f8      	ldr	r0, [r7, #12]
 8008e92:	f000 f847 	bl	8008f24 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d003      	beq.n	8008ec4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	68ba      	ldr	r2, [r7, #8]
 8008ec0:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 8008ec4:	4b15      	ldr	r3, [pc, #84]	@ (8008f1c <USBH_Init+0xbc>)
 8008ec6:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8008eca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008ecc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 8008ed0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008ed4:	2100      	movs	r1, #0
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f001 fe73 	bl	800abc2 <osMessageCreate>
 8008edc:	4602      	mov	r2, r0
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 8008ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8008f20 <USBH_Init+0xc0>)
 8008ee6:	f107 0414 	add.w	r4, r7, #20
 8008eea:	461d      	mov	r5, r3
 8008eec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008eee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008ef0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008ef4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 8008ef8:	f107 0314 	add.w	r3, r7, #20
 8008efc:	68f9      	ldr	r1, [r7, #12]
 8008efe:	4618      	mov	r0, r3
 8008f00:	f001 fdff 	bl	800ab02 <osThreadCreate>
 8008f04:	4602      	mov	r2, r0
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008f0c:	68f8      	ldr	r0, [r7, #12]
 8008f0e:	f004 f9f1 	bl	800d2f4 <USBH_LL_Init>

  return USBH_OK;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3740      	adds	r7, #64	@ 0x40
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bdb0      	pop	{r4, r5, r7, pc}
 8008f1c:	0800dabc 	.word	0x0800dabc
 8008f20:	0800dad8 	.word	0x0800dad8

08008f24 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b084      	sub	sp, #16
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	60fb      	str	r3, [r7, #12]
 8008f30:	e009      	b.n	8008f46 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8008f32:	687a      	ldr	r2, [r7, #4]
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	33e0      	adds	r3, #224	@ 0xe0
 8008f38:	009b      	lsls	r3, r3, #2
 8008f3a:	4413      	add	r3, r2
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	3301      	adds	r3, #1
 8008f44:	60fb      	str	r3, [r7, #12]
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	2b0f      	cmp	r3, #15
 8008f4a:	d9f2      	bls.n	8008f32 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	60fb      	str	r3, [r7, #12]
 8008f50:	e009      	b.n	8008f66 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8008f52:	687a      	ldr	r2, [r7, #4]
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	4413      	add	r3, r2
 8008f58:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	3301      	adds	r3, #1
 8008f64:	60fb      	str	r3, [r7, #12]
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f6c:	d3f1      	bcc.n	8008f52 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2200      	movs	r2, #0
 8008f72:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2200      	movs	r2, #0
 8008f78:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2240      	movs	r2, #64	@ 0x40
 8008f92:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2200      	movs	r2, #0
 8008f98:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2200      	movs	r2, #0
 8008fae:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	331c      	adds	r3, #28
 8008fbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008fc2:	2100      	movs	r1, #0
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	f004 fc49 	bl	800d85c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008fd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008fd4:	2100      	movs	r1, #0
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	f004 fc40 	bl	800d85c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008fe2:	2212      	movs	r2, #18
 8008fe4:	2100      	movs	r1, #0
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f004 fc38 	bl	800d85c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008ff2:	223e      	movs	r2, #62	@ 0x3e
 8008ff4:	2100      	movs	r1, #0
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f004 fc30 	bl	800d85c <memset>

  return USBH_OK;
 8008ffc:	2300      	movs	r3, #0
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3710      	adds	r7, #16
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}

08009006 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009006:	b480      	push	{r7}
 8009008:	b085      	sub	sp, #20
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
 800900e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8009010:	2300      	movs	r3, #0
 8009012:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d016      	beq.n	8009048 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009020:	2b00      	cmp	r3, #0
 8009022:	d10e      	bne.n	8009042 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800902a:	1c59      	adds	r1, r3, #1
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8009032:	687a      	ldr	r2, [r7, #4]
 8009034:	33de      	adds	r3, #222	@ 0xde
 8009036:	6839      	ldr	r1, [r7, #0]
 8009038:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800903c:	2300      	movs	r3, #0
 800903e:	73fb      	strb	r3, [r7, #15]
 8009040:	e004      	b.n	800904c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009042:	2302      	movs	r3, #2
 8009044:	73fb      	strb	r3, [r7, #15]
 8009046:	e001      	b.n	800904c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009048:	2302      	movs	r3, #2
 800904a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800904c:	7bfb      	ldrb	r3, [r7, #15]
}
 800904e:	4618      	mov	r0, r3
 8009050:	3714      	adds	r7, #20
 8009052:	46bd      	mov	sp, r7
 8009054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009058:	4770      	bx	lr

0800905a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800905a:	b480      	push	{r7}
 800905c:	b085      	sub	sp, #20
 800905e:	af00      	add	r7, sp, #0
 8009060:	6078      	str	r0, [r7, #4]
 8009062:	460b      	mov	r3, r1
 8009064:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009066:	2300      	movs	r3, #0
 8009068:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8009070:	78fa      	ldrb	r2, [r7, #3]
 8009072:	429a      	cmp	r2, r3
 8009074:	d204      	bcs.n	8009080 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	78fa      	ldrb	r2, [r7, #3]
 800907a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800907e:	e001      	b.n	8009084 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009080:	2302      	movs	r3, #2
 8009082:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009084:	7bfb      	ldrb	r3, [r7, #15]
}
 8009086:	4618      	mov	r0, r3
 8009088:	3714      	adds	r7, #20
 800908a:	46bd      	mov	sp, r7
 800908c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009090:	4770      	bx	lr

08009092 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009092:	b480      	push	{r7}
 8009094:	b087      	sub	sp, #28
 8009096:	af00      	add	r7, sp, #0
 8009098:	6078      	str	r0, [r7, #4]
 800909a:	4608      	mov	r0, r1
 800909c:	4611      	mov	r1, r2
 800909e:	461a      	mov	r2, r3
 80090a0:	4603      	mov	r3, r0
 80090a2:	70fb      	strb	r3, [r7, #3]
 80090a4:	460b      	mov	r3, r1
 80090a6:	70bb      	strb	r3, [r7, #2]
 80090a8:	4613      	mov	r3, r2
 80090aa:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80090ac:	2300      	movs	r3, #0
 80090ae:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80090b0:	2300      	movs	r3, #0
 80090b2:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80090ba:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80090bc:	e025      	b.n	800910a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80090be:	7dfb      	ldrb	r3, [r7, #23]
 80090c0:	221a      	movs	r2, #26
 80090c2:	fb02 f303 	mul.w	r3, r2, r3
 80090c6:	3308      	adds	r3, #8
 80090c8:	68fa      	ldr	r2, [r7, #12]
 80090ca:	4413      	add	r3, r2
 80090cc:	3302      	adds	r3, #2
 80090ce:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	795b      	ldrb	r3, [r3, #5]
 80090d4:	78fa      	ldrb	r2, [r7, #3]
 80090d6:	429a      	cmp	r2, r3
 80090d8:	d002      	beq.n	80090e0 <USBH_FindInterface+0x4e>
 80090da:	78fb      	ldrb	r3, [r7, #3]
 80090dc:	2bff      	cmp	r3, #255	@ 0xff
 80090de:	d111      	bne.n	8009104 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80090e4:	78ba      	ldrb	r2, [r7, #2]
 80090e6:	429a      	cmp	r2, r3
 80090e8:	d002      	beq.n	80090f0 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80090ea:	78bb      	ldrb	r3, [r7, #2]
 80090ec:	2bff      	cmp	r3, #255	@ 0xff
 80090ee:	d109      	bne.n	8009104 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80090f4:	787a      	ldrb	r2, [r7, #1]
 80090f6:	429a      	cmp	r2, r3
 80090f8:	d002      	beq.n	8009100 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80090fa:	787b      	ldrb	r3, [r7, #1]
 80090fc:	2bff      	cmp	r3, #255	@ 0xff
 80090fe:	d101      	bne.n	8009104 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8009100:	7dfb      	ldrb	r3, [r7, #23]
 8009102:	e006      	b.n	8009112 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009104:	7dfb      	ldrb	r3, [r7, #23]
 8009106:	3301      	adds	r3, #1
 8009108:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800910a:	7dfb      	ldrb	r3, [r7, #23]
 800910c:	2b01      	cmp	r3, #1
 800910e:	d9d6      	bls.n	80090be <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009110:	23ff      	movs	r3, #255	@ 0xff
}
 8009112:	4618      	mov	r0, r3
 8009114:	371c      	adds	r7, #28
 8009116:	46bd      	mov	sp, r7
 8009118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911c:	4770      	bx	lr

0800911e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800911e:	b580      	push	{r7, lr}
 8009120:	b082      	sub	sp, #8
 8009122:	af00      	add	r7, sp, #0
 8009124:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f004 f920 	bl	800d36c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800912c:	2101      	movs	r1, #1
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f004 fa39 	bl	800d5a6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009134:	2300      	movs	r3, #0
}
 8009136:	4618      	mov	r0, r3
 8009138:	3708      	adds	r7, #8
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}
	...

08009140 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b088      	sub	sp, #32
 8009144:	af04      	add	r7, sp, #16
 8009146:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009148:	2302      	movs	r3, #2
 800914a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800914c:	2300      	movs	r3, #0
 800914e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8009156:	b2db      	uxtb	r3, r3
 8009158:	2b01      	cmp	r3, #1
 800915a:	d102      	bne.n	8009162 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2203      	movs	r2, #3
 8009160:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	781b      	ldrb	r3, [r3, #0]
 8009166:	b2db      	uxtb	r3, r3
 8009168:	2b0b      	cmp	r3, #11
 800916a:	f200 81f5 	bhi.w	8009558 <USBH_Process+0x418>
 800916e:	a201      	add	r2, pc, #4	@ (adr r2, 8009174 <USBH_Process+0x34>)
 8009170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009174:	080091a5 	.word	0x080091a5
 8009178:	080091e3 	.word	0x080091e3
 800917c:	08009259 	.word	0x08009259
 8009180:	080094e7 	.word	0x080094e7
 8009184:	08009559 	.word	0x08009559
 8009188:	08009305 	.word	0x08009305
 800918c:	08009481 	.word	0x08009481
 8009190:	08009347 	.word	0x08009347
 8009194:	08009373 	.word	0x08009373
 8009198:	0800939b 	.word	0x0800939b
 800919c:	080093e9 	.word	0x080093e9
 80091a0:	080094cf 	.word	0x080094cf
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80091aa:	b2db      	uxtb	r3, r3
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	f000 81d5 	beq.w	800955c <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2201      	movs	r2, #1
 80091b6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80091b8:	20c8      	movs	r0, #200	@ 0xc8
 80091ba:	f004 fa3e 	bl	800d63a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	f004 f931 	bl	800d426 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2200      	movs	r2, #0
 80091c8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2200      	movs	r2, #0
 80091d0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80091d4:	2300      	movs	r3, #0
 80091d6:	2200      	movs	r2, #0
 80091d8:	2101      	movs	r1, #1
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f000 fc6a 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80091e0:	e1bc      	b.n	800955c <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	d107      	bne.n	80091fe <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2200      	movs	r2, #0
 80091f2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2202      	movs	r2, #2
 80091fa:	701a      	strb	r2, [r3, #0]
 80091fc:	e025      	b.n	800924a <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009204:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009208:	d914      	bls.n	8009234 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009210:	3301      	adds	r3, #1
 8009212:	b2da      	uxtb	r2, r3
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009220:	2b03      	cmp	r3, #3
 8009222:	d903      	bls.n	800922c <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	220d      	movs	r2, #13
 8009228:	701a      	strb	r2, [r3, #0]
 800922a:	e00e      	b.n	800924a <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2200      	movs	r2, #0
 8009230:	701a      	strb	r2, [r3, #0]
 8009232:	e00a      	b.n	800924a <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800923a:	f103 020a 	add.w	r2, r3, #10
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8009244:	200a      	movs	r0, #10
 8009246:	f004 f9f8 	bl	800d63a <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800924a:	2300      	movs	r3, #0
 800924c:	2200      	movs	r2, #0
 800924e:	2101      	movs	r1, #1
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f000 fc2f 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009256:	e188      	b.n	800956a <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800925e:	2b00      	cmp	r3, #0
 8009260:	d005      	beq.n	800926e <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009268:	2104      	movs	r1, #4
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800926e:	2064      	movs	r0, #100	@ 0x64
 8009270:	f004 f9e3 	bl	800d63a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f004 f8af 	bl	800d3d8 <USBH_LL_GetSpeed>
 800927a:	4603      	mov	r3, r0
 800927c:	461a      	mov	r2, r3
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2205      	movs	r2, #5
 8009288:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800928a:	2100      	movs	r1, #0
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f001 fba4 	bl	800a9da <USBH_AllocPipe>
 8009292:	4603      	mov	r3, r0
 8009294:	461a      	mov	r2, r3
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800929a:	2180      	movs	r1, #128	@ 0x80
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	f001 fb9c 	bl	800a9da <USBH_AllocPipe>
 80092a2:	4603      	mov	r3, r0
 80092a4:	461a      	mov	r2, r3
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	7919      	ldrb	r1, [r3, #4]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80092ba:	687a      	ldr	r2, [r7, #4]
 80092bc:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80092be:	9202      	str	r2, [sp, #8]
 80092c0:	2200      	movs	r2, #0
 80092c2:	9201      	str	r2, [sp, #4]
 80092c4:	9300      	str	r3, [sp, #0]
 80092c6:	4603      	mov	r3, r0
 80092c8:	2280      	movs	r2, #128	@ 0x80
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f001 fb56 	bl	800a97c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	7959      	ldrb	r1, [r3, #5]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80092e0:	687a      	ldr	r2, [r7, #4]
 80092e2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80092e4:	9202      	str	r2, [sp, #8]
 80092e6:	2200      	movs	r2, #0
 80092e8:	9201      	str	r2, [sp, #4]
 80092ea:	9300      	str	r3, [sp, #0]
 80092ec:	4603      	mov	r3, r0
 80092ee:	2200      	movs	r2, #0
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f001 fb43 	bl	800a97c <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80092f6:	2300      	movs	r3, #0
 80092f8:	2200      	movs	r2, #0
 80092fa:	2101      	movs	r1, #1
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 fbd9 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009302:	e132      	b.n	800956a <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f000 f935 	bl	8009574 <USBH_HandleEnum>
 800930a:	4603      	mov	r3, r0
 800930c:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800930e:	7bbb      	ldrb	r3, [r7, #14]
 8009310:	b2db      	uxtb	r3, r3
 8009312:	2b00      	cmp	r3, #0
 8009314:	f040 8124 	bne.w	8009560 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2200      	movs	r2, #0
 800931c:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8009326:	2b01      	cmp	r3, #1
 8009328:	d103      	bne.n	8009332 <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2208      	movs	r2, #8
 800932e:	701a      	strb	r2, [r3, #0]
 8009330:	e002      	b.n	8009338 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2207      	movs	r2, #7
 8009336:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8009338:	2300      	movs	r3, #0
 800933a:	2200      	movs	r2, #0
 800933c:	2105      	movs	r1, #5
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f000 fbb8 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009344:	e10c      	b.n	8009560 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800934c:	2b00      	cmp	r3, #0
 800934e:	f000 8109 	beq.w	8009564 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009358:	2101      	movs	r1, #1
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2208      	movs	r2, #8
 8009362:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8009364:	2300      	movs	r3, #0
 8009366:	2200      	movs	r2, #0
 8009368:	2105      	movs	r1, #5
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f000 fba2 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8009370:	e0f8      	b.n	8009564 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8009378:	4619      	mov	r1, r3
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f000 fcc8 	bl	8009d10 <USBH_SetCfg>
 8009380:	4603      	mov	r3, r0
 8009382:	2b00      	cmp	r3, #0
 8009384:	d102      	bne.n	800938c <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2209      	movs	r2, #9
 800938a:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800938c:	2300      	movs	r3, #0
 800938e:	2200      	movs	r2, #0
 8009390:	2101      	movs	r1, #1
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f000 fb8e 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009398:	e0e7      	b.n	800956a <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80093a0:	f003 0320 	and.w	r3, r3, #32
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d015      	beq.n	80093d4 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80093a8:	2101      	movs	r1, #1
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f000 fcd3 	bl	8009d56 <USBH_SetFeature>
 80093b0:	4603      	mov	r3, r0
 80093b2:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80093b4:	7bbb      	ldrb	r3, [r7, #14]
 80093b6:	b2db      	uxtb	r3, r3
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d103      	bne.n	80093c4 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	220a      	movs	r2, #10
 80093c0:	701a      	strb	r2, [r3, #0]
 80093c2:	e00a      	b.n	80093da <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 80093c4:	7bbb      	ldrb	r3, [r7, #14]
 80093c6:	b2db      	uxtb	r3, r3
 80093c8:	2b03      	cmp	r3, #3
 80093ca:	d106      	bne.n	80093da <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	220a      	movs	r2, #10
 80093d0:	701a      	strb	r2, [r3, #0]
 80093d2:	e002      	b.n	80093da <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	220a      	movs	r2, #10
 80093d8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80093da:	2300      	movs	r3, #0
 80093dc:	2200      	movs	r2, #0
 80093de:	2101      	movs	r1, #1
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f000 fb67 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80093e6:	e0c0      	b.n	800956a <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d03f      	beq.n	8009472 <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2200      	movs	r2, #0
 80093f6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80093fa:	2300      	movs	r3, #0
 80093fc:	73fb      	strb	r3, [r7, #15]
 80093fe:	e016      	b.n	800942e <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009400:	7bfa      	ldrb	r2, [r7, #15]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	32de      	adds	r2, #222	@ 0xde
 8009406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800940a:	791a      	ldrb	r2, [r3, #4]
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8009412:	429a      	cmp	r2, r3
 8009414:	d108      	bne.n	8009428 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009416:	7bfa      	ldrb	r2, [r7, #15]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	32de      	adds	r2, #222	@ 0xde
 800941c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8009426:	e005      	b.n	8009434 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009428:	7bfb      	ldrb	r3, [r7, #15]
 800942a:	3301      	adds	r3, #1
 800942c:	73fb      	strb	r3, [r7, #15]
 800942e:	7bfb      	ldrb	r3, [r7, #15]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d0e5      	beq.n	8009400 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800943a:	2b00      	cmp	r3, #0
 800943c:	d016      	beq.n	800946c <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	4798      	blx	r3
 800944a:	4603      	mov	r3, r0
 800944c:	2b00      	cmp	r3, #0
 800944e:	d109      	bne.n	8009464 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2206      	movs	r2, #6
 8009454:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800945c:	2103      	movs	r1, #3
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	4798      	blx	r3
 8009462:	e006      	b.n	8009472 <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	220d      	movs	r2, #13
 8009468:	701a      	strb	r2, [r3, #0]
 800946a:	e002      	b.n	8009472 <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	220d      	movs	r2, #13
 8009470:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8009472:	2300      	movs	r3, #0
 8009474:	2200      	movs	r2, #0
 8009476:	2105      	movs	r1, #5
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f000 fb1b 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800947e:	e074      	b.n	800956a <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009486:	2b00      	cmp	r3, #0
 8009488:	d017      	beq.n	80094ba <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009490:	691b      	ldr	r3, [r3, #16]
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	4798      	blx	r3
 8009496:	4603      	mov	r3, r0
 8009498:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800949a:	7bbb      	ldrb	r3, [r7, #14]
 800949c:	b2db      	uxtb	r3, r3
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d103      	bne.n	80094aa <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	220b      	movs	r2, #11
 80094a6:	701a      	strb	r2, [r3, #0]
 80094a8:	e00a      	b.n	80094c0 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 80094aa:	7bbb      	ldrb	r3, [r7, #14]
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	2b02      	cmp	r3, #2
 80094b0:	d106      	bne.n	80094c0 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	220d      	movs	r2, #13
 80094b6:	701a      	strb	r2, [r3, #0]
 80094b8:	e002      	b.n	80094c0 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	220d      	movs	r2, #13
 80094be:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80094c0:	2300      	movs	r3, #0
 80094c2:	2200      	movs	r2, #0
 80094c4:	2105      	movs	r1, #5
 80094c6:	6878      	ldr	r0, [r7, #4]
 80094c8:	f000 faf4 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80094cc:	e04d      	b.n	800956a <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d047      	beq.n	8009568 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094de:	695b      	ldr	r3, [r3, #20]
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	4798      	blx	r3
      }
      break;
 80094e4:	e040      	b.n	8009568 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2200      	movs	r2, #0
 80094ea:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	f7ff fd18 	bl	8008f24 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d009      	beq.n	8009512 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009504:	68db      	ldr	r3, [r3, #12]
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2200      	movs	r2, #0
 800950e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009518:	2b00      	cmp	r3, #0
 800951a:	d005      	beq.n	8009528 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009522:	2105      	movs	r1, #5
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800952e:	b2db      	uxtb	r3, r3
 8009530:	2b01      	cmp	r3, #1
 8009532:	d107      	bne.n	8009544 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2200      	movs	r2, #0
 8009538:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f7ff fdee 	bl	800911e <USBH_Start>
 8009542:	e002      	b.n	800954a <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f003 ff11 	bl	800d36c <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800954a:	2300      	movs	r3, #0
 800954c:	2200      	movs	r2, #0
 800954e:	2101      	movs	r1, #1
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f000 faaf 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009556:	e008      	b.n	800956a <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 8009558:	bf00      	nop
 800955a:	e006      	b.n	800956a <USBH_Process+0x42a>
      break;
 800955c:	bf00      	nop
 800955e:	e004      	b.n	800956a <USBH_Process+0x42a>
      break;
 8009560:	bf00      	nop
 8009562:	e002      	b.n	800956a <USBH_Process+0x42a>
    break;
 8009564:	bf00      	nop
 8009566:	e000      	b.n	800956a <USBH_Process+0x42a>
      break;
 8009568:	bf00      	nop
  }
  return USBH_OK;
 800956a:	2300      	movs	r3, #0
}
 800956c:	4618      	mov	r0, r3
 800956e:	3710      	adds	r7, #16
 8009570:	46bd      	mov	sp, r7
 8009572:	bd80      	pop	{r7, pc}

08009574 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b088      	sub	sp, #32
 8009578:	af04      	add	r7, sp, #16
 800957a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800957c:	2301      	movs	r3, #1
 800957e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009580:	2301      	movs	r3, #1
 8009582:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	785b      	ldrb	r3, [r3, #1]
 8009588:	2b07      	cmp	r3, #7
 800958a:	f200 81db 	bhi.w	8009944 <USBH_HandleEnum+0x3d0>
 800958e:	a201      	add	r2, pc, #4	@ (adr r2, 8009594 <USBH_HandleEnum+0x20>)
 8009590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009594:	080095b5 	.word	0x080095b5
 8009598:	0800966f 	.word	0x0800966f
 800959c:	080096d9 	.word	0x080096d9
 80095a0:	08009763 	.word	0x08009763
 80095a4:	080097cd 	.word	0x080097cd
 80095a8:	0800983d 	.word	0x0800983d
 80095ac:	080098a7 	.word	0x080098a7
 80095b0:	08009905 	.word	0x08009905
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80095b4:	2108      	movs	r1, #8
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f000 fac7 	bl	8009b4a <USBH_Get_DevDesc>
 80095bc:	4603      	mov	r3, r0
 80095be:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80095c0:	7bbb      	ldrb	r3, [r7, #14]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d12e      	bne.n	8009624 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2201      	movs	r2, #1
 80095d4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	7919      	ldrb	r1, [r3, #4]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80095e6:	687a      	ldr	r2, [r7, #4]
 80095e8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80095ea:	9202      	str	r2, [sp, #8]
 80095ec:	2200      	movs	r2, #0
 80095ee:	9201      	str	r2, [sp, #4]
 80095f0:	9300      	str	r3, [sp, #0]
 80095f2:	4603      	mov	r3, r0
 80095f4:	2280      	movs	r2, #128	@ 0x80
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f001 f9c0 	bl	800a97c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	7959      	ldrb	r1, [r3, #5]
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800960c:	687a      	ldr	r2, [r7, #4]
 800960e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009610:	9202      	str	r2, [sp, #8]
 8009612:	2200      	movs	r2, #0
 8009614:	9201      	str	r2, [sp, #4]
 8009616:	9300      	str	r3, [sp, #0]
 8009618:	4603      	mov	r3, r0
 800961a:	2200      	movs	r2, #0
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f001 f9ad 	bl	800a97c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009622:	e191      	b.n	8009948 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009624:	7bbb      	ldrb	r3, [r7, #14]
 8009626:	2b03      	cmp	r3, #3
 8009628:	f040 818e 	bne.w	8009948 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009632:	3301      	adds	r3, #1
 8009634:	b2da      	uxtb	r2, r3
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009642:	2b03      	cmp	r3, #3
 8009644:	d903      	bls.n	800964e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	220d      	movs	r2, #13
 800964a:	701a      	strb	r2, [r3, #0]
      break;
 800964c:	e17c      	b.n	8009948 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	795b      	ldrb	r3, [r3, #5]
 8009652:	4619      	mov	r1, r3
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f001 f9e1 	bl	800aa1c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	791b      	ldrb	r3, [r3, #4]
 800965e:	4619      	mov	r1, r3
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f001 f9db 	bl	800aa1c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	701a      	strb	r2, [r3, #0]
      break;
 800966c:	e16c      	b.n	8009948 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800966e:	2112      	movs	r1, #18
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f000 fa6a 	bl	8009b4a <USBH_Get_DevDesc>
 8009676:	4603      	mov	r3, r0
 8009678:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800967a:	7bbb      	ldrb	r3, [r7, #14]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d103      	bne.n	8009688 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2202      	movs	r2, #2
 8009684:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009686:	e161      	b.n	800994c <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009688:	7bbb      	ldrb	r3, [r7, #14]
 800968a:	2b03      	cmp	r3, #3
 800968c:	f040 815e 	bne.w	800994c <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009696:	3301      	adds	r3, #1
 8009698:	b2da      	uxtb	r2, r3
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80096a6:	2b03      	cmp	r3, #3
 80096a8:	d903      	bls.n	80096b2 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	220d      	movs	r2, #13
 80096ae:	701a      	strb	r2, [r3, #0]
      break;
 80096b0:	e14c      	b.n	800994c <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	795b      	ldrb	r3, [r3, #5]
 80096b6:	4619      	mov	r1, r3
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f001 f9af 	bl	800aa1c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	791b      	ldrb	r3, [r3, #4]
 80096c2:	4619      	mov	r1, r3
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f001 f9a9 	bl	800aa1c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2200      	movs	r2, #0
 80096ce:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2200      	movs	r2, #0
 80096d4:	701a      	strb	r2, [r3, #0]
      break;
 80096d6:	e139      	b.n	800994c <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80096d8:	2101      	movs	r1, #1
 80096da:	6878      	ldr	r0, [r7, #4]
 80096dc:	f000 faf4 	bl	8009cc8 <USBH_SetAddress>
 80096e0:	4603      	mov	r3, r0
 80096e2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80096e4:	7bbb      	ldrb	r3, [r7, #14]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d130      	bne.n	800974c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80096ea:	2002      	movs	r0, #2
 80096ec:	f003 ffa5 	bl	800d63a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2201      	movs	r2, #1
 80096f4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2203      	movs	r2, #3
 80096fc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	7919      	ldrb	r1, [r3, #4]
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800970e:	687a      	ldr	r2, [r7, #4]
 8009710:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009712:	9202      	str	r2, [sp, #8]
 8009714:	2200      	movs	r2, #0
 8009716:	9201      	str	r2, [sp, #4]
 8009718:	9300      	str	r3, [sp, #0]
 800971a:	4603      	mov	r3, r0
 800971c:	2280      	movs	r2, #128	@ 0x80
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f001 f92c 	bl	800a97c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	7959      	ldrb	r1, [r3, #5]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009734:	687a      	ldr	r2, [r7, #4]
 8009736:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009738:	9202      	str	r2, [sp, #8]
 800973a:	2200      	movs	r2, #0
 800973c:	9201      	str	r2, [sp, #4]
 800973e:	9300      	str	r3, [sp, #0]
 8009740:	4603      	mov	r3, r0
 8009742:	2200      	movs	r2, #0
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f001 f919 	bl	800a97c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800974a:	e101      	b.n	8009950 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800974c:	7bbb      	ldrb	r3, [r7, #14]
 800974e:	2b03      	cmp	r3, #3
 8009750:	f040 80fe 	bne.w	8009950 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	220d      	movs	r2, #13
 8009758:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	705a      	strb	r2, [r3, #1]
      break;
 8009760:	e0f6      	b.n	8009950 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009762:	2109      	movs	r1, #9
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f000 fa1c 	bl	8009ba2 <USBH_Get_CfgDesc>
 800976a:	4603      	mov	r3, r0
 800976c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800976e:	7bbb      	ldrb	r3, [r7, #14]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d103      	bne.n	800977c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2204      	movs	r2, #4
 8009778:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800977a:	e0eb      	b.n	8009954 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800977c:	7bbb      	ldrb	r3, [r7, #14]
 800977e:	2b03      	cmp	r3, #3
 8009780:	f040 80e8 	bne.w	8009954 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800978a:	3301      	adds	r3, #1
 800978c:	b2da      	uxtb	r2, r3
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800979a:	2b03      	cmp	r3, #3
 800979c:	d903      	bls.n	80097a6 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	220d      	movs	r2, #13
 80097a2:	701a      	strb	r2, [r3, #0]
      break;
 80097a4:	e0d6      	b.n	8009954 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	795b      	ldrb	r3, [r3, #5]
 80097aa:	4619      	mov	r1, r3
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f001 f935 	bl	800aa1c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	791b      	ldrb	r3, [r3, #4]
 80097b6:	4619      	mov	r1, r3
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f001 f92f 	bl	800aa1c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2200      	movs	r2, #0
 80097c8:	701a      	strb	r2, [r3, #0]
      break;
 80097ca:	e0c3      	b.n	8009954 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80097d2:	4619      	mov	r1, r3
 80097d4:	6878      	ldr	r0, [r7, #4]
 80097d6:	f000 f9e4 	bl	8009ba2 <USBH_Get_CfgDesc>
 80097da:	4603      	mov	r3, r0
 80097dc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80097de:	7bbb      	ldrb	r3, [r7, #14]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d103      	bne.n	80097ec <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2205      	movs	r2, #5
 80097e8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80097ea:	e0b5      	b.n	8009958 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80097ec:	7bbb      	ldrb	r3, [r7, #14]
 80097ee:	2b03      	cmp	r3, #3
 80097f0:	f040 80b2 	bne.w	8009958 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80097fa:	3301      	adds	r3, #1
 80097fc:	b2da      	uxtb	r2, r3
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800980a:	2b03      	cmp	r3, #3
 800980c:	d903      	bls.n	8009816 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	220d      	movs	r2, #13
 8009812:	701a      	strb	r2, [r3, #0]
      break;
 8009814:	e0a0      	b.n	8009958 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	795b      	ldrb	r3, [r3, #5]
 800981a:	4619      	mov	r1, r3
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f001 f8fd 	bl	800aa1c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	791b      	ldrb	r3, [r3, #4]
 8009826:	4619      	mov	r1, r3
 8009828:	6878      	ldr	r0, [r7, #4]
 800982a:	f001 f8f7 	bl	800aa1c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2200      	movs	r2, #0
 8009832:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2200      	movs	r2, #0
 8009838:	701a      	strb	r2, [r3, #0]
      break;
 800983a:	e08d      	b.n	8009958 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8009842:	2b00      	cmp	r3, #0
 8009844:	d025      	beq.n	8009892 <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009852:	23ff      	movs	r3, #255	@ 0xff
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f000 f9ce 	bl	8009bf6 <USBH_Get_StringDesc>
 800985a:	4603      	mov	r3, r0
 800985c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800985e:	7bbb      	ldrb	r3, [r7, #14]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d109      	bne.n	8009878 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2206      	movs	r2, #6
 8009868:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800986a:	2300      	movs	r3, #0
 800986c:	2200      	movs	r2, #0
 800986e:	2105      	movs	r1, #5
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f000 f91f 	bl	8009ab4 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009876:	e071      	b.n	800995c <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009878:	7bbb      	ldrb	r3, [r7, #14]
 800987a:	2b03      	cmp	r3, #3
 800987c:	d16e      	bne.n	800995c <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2206      	movs	r2, #6
 8009882:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8009884:	2300      	movs	r3, #0
 8009886:	2200      	movs	r2, #0
 8009888:	2105      	movs	r1, #5
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f000 f912 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 8009890:	e064      	b.n	800995c <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2206      	movs	r2, #6
 8009896:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8009898:	2300      	movs	r3, #0
 800989a:	2200      	movs	r2, #0
 800989c:	2105      	movs	r1, #5
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f000 f908 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 80098a4:	e05a      	b.n	800995c <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d01f      	beq.n	80098f0 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80098bc:	23ff      	movs	r3, #255	@ 0xff
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f000 f999 	bl	8009bf6 <USBH_Get_StringDesc>
 80098c4:	4603      	mov	r3, r0
 80098c6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80098c8:	7bbb      	ldrb	r3, [r7, #14]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d103      	bne.n	80098d6 <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2207      	movs	r2, #7
 80098d2:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80098d4:	e044      	b.n	8009960 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80098d6:	7bbb      	ldrb	r3, [r7, #14]
 80098d8:	2b03      	cmp	r3, #3
 80098da:	d141      	bne.n	8009960 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2207      	movs	r2, #7
 80098e0:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80098e2:	2300      	movs	r3, #0
 80098e4:	2200      	movs	r2, #0
 80098e6:	2105      	movs	r1, #5
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f000 f8e3 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 80098ee:	e037      	b.n	8009960 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2207      	movs	r2, #7
 80098f4:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80098f6:	2300      	movs	r3, #0
 80098f8:	2200      	movs	r2, #0
 80098fa:	2105      	movs	r1, #5
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f000 f8d9 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 8009902:	e02d      	b.n	8009960 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800990a:	2b00      	cmp	r3, #0
 800990c:	d017      	beq.n	800993e <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800991a:	23ff      	movs	r3, #255	@ 0xff
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f000 f96a 	bl	8009bf6 <USBH_Get_StringDesc>
 8009922:	4603      	mov	r3, r0
 8009924:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009926:	7bbb      	ldrb	r3, [r7, #14]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d102      	bne.n	8009932 <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800992c:	2300      	movs	r3, #0
 800992e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009930:	e018      	b.n	8009964 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009932:	7bbb      	ldrb	r3, [r7, #14]
 8009934:	2b03      	cmp	r3, #3
 8009936:	d115      	bne.n	8009964 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 8009938:	2300      	movs	r3, #0
 800993a:	73fb      	strb	r3, [r7, #15]
      break;
 800993c:	e012      	b.n	8009964 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 800993e:	2300      	movs	r3, #0
 8009940:	73fb      	strb	r3, [r7, #15]
      break;
 8009942:	e00f      	b.n	8009964 <USBH_HandleEnum+0x3f0>

    default:
      break;
 8009944:	bf00      	nop
 8009946:	e00e      	b.n	8009966 <USBH_HandleEnum+0x3f2>
      break;
 8009948:	bf00      	nop
 800994a:	e00c      	b.n	8009966 <USBH_HandleEnum+0x3f2>
      break;
 800994c:	bf00      	nop
 800994e:	e00a      	b.n	8009966 <USBH_HandleEnum+0x3f2>
      break;
 8009950:	bf00      	nop
 8009952:	e008      	b.n	8009966 <USBH_HandleEnum+0x3f2>
      break;
 8009954:	bf00      	nop
 8009956:	e006      	b.n	8009966 <USBH_HandleEnum+0x3f2>
      break;
 8009958:	bf00      	nop
 800995a:	e004      	b.n	8009966 <USBH_HandleEnum+0x3f2>
      break;
 800995c:	bf00      	nop
 800995e:	e002      	b.n	8009966 <USBH_HandleEnum+0x3f2>
      break;
 8009960:	bf00      	nop
 8009962:	e000      	b.n	8009966 <USBH_HandleEnum+0x3f2>
      break;
 8009964:	bf00      	nop
  }
  return Status;
 8009966:	7bfb      	ldrb	r3, [r7, #15]
}
 8009968:	4618      	mov	r0, r3
 800996a:	3710      	adds	r7, #16
 800996c:	46bd      	mov	sp, r7
 800996e:	bd80      	pop	{r7, pc}

08009970 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009970:	b480      	push	{r7}
 8009972:	b083      	sub	sp, #12
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
 8009978:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	683a      	ldr	r2, [r7, #0]
 800997e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8009982:	bf00      	nop
 8009984:	370c      	adds	r7, #12
 8009986:	46bd      	mov	sp, r7
 8009988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998c:	4770      	bx	lr

0800998e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800998e:	b580      	push	{r7, lr}
 8009990:	b082      	sub	sp, #8
 8009992:	af00      	add	r7, sp, #0
 8009994:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800999c:	1c5a      	adds	r2, r3, #1
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 f804 	bl	80099b2 <USBH_HandleSof>
}
 80099aa:	bf00      	nop
 80099ac:	3708      	adds	r7, #8
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}

080099b2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80099b2:	b580      	push	{r7, lr}
 80099b4:	b082      	sub	sp, #8
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	781b      	ldrb	r3, [r3, #0]
 80099be:	b2db      	uxtb	r3, r3
 80099c0:	2b0b      	cmp	r3, #11
 80099c2:	d10a      	bne.n	80099da <USBH_HandleSof+0x28>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d005      	beq.n	80099da <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80099d4:	699b      	ldr	r3, [r3, #24]
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	4798      	blx	r3
  }
}
 80099da:	bf00      	nop
 80099dc:	3708      	adds	r7, #8
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}

080099e2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80099e2:	b580      	push	{r7, lr}
 80099e4:	b082      	sub	sp, #8
 80099e6:	af00      	add	r7, sp, #0
 80099e8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2201      	movs	r2, #1
 80099ee:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80099f2:	2300      	movs	r3, #0
 80099f4:	2200      	movs	r2, #0
 80099f6:	2101      	movs	r1, #1
 80099f8:	6878      	ldr	r0, [r7, #4]
 80099fa:	f000 f85b 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 80099fe:	bf00      	nop
}
 8009a00:	3708      	adds	r7, #8
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}

08009a06 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009a06:	b480      	push	{r7}
 8009a08:	b083      	sub	sp, #12
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2200      	movs	r2, #0
 8009a12:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2201      	movs	r2, #1
 8009a1a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8009a1e:	bf00      	nop
}
 8009a20:	370c      	adds	r7, #12
 8009a22:	46bd      	mov	sp, r7
 8009a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a28:	4770      	bx	lr

08009a2a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009a2a:	b580      	push	{r7, lr}
 8009a2c:	b082      	sub	sp, #8
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2201      	movs	r2, #1
 8009a36:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2200      	movs	r2, #0
 8009a46:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	2101      	movs	r1, #1
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f000 f82f 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009a56:	2300      	movs	r3, #0
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3708      	adds	r7, #8
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2201      	movs	r2, #1
 8009a6c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f003 fc8e 	bl	800d3a2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	791b      	ldrb	r3, [r3, #4]
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f000 ffc5 	bl	800aa1c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	795b      	ldrb	r3, [r3, #5]
 8009a96:	4619      	mov	r1, r3
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	f000 ffbf 	bl	800aa1c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	2101      	movs	r1, #1
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f000 f805 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009aaa:	2300      	movs	r3, #0
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3708      	adds	r7, #8
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bd80      	pop	{r7, pc}

08009ab4 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b086      	sub	sp, #24
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	607a      	str	r2, [r7, #4]
 8009abe:	603b      	str	r3, [r7, #0]
 8009ac0:	460b      	mov	r3, r1
 8009ac2:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8009ac4:	7afa      	ldrb	r2, [r7, #11]
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f001 f952 	bl	800ad7c <osMessageWaiting>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	f1c3 0310 	rsb	r3, r3, #16
 8009ade:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d009      	beq.n	8009afa <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009af2:	687a      	ldr	r2, [r7, #4]
 8009af4:	4619      	mov	r1, r3
 8009af6:	f001 f88d 	bl	800ac14 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8009afa:	bf00      	nop
 8009afc:	3718      	adds	r7, #24
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}

08009b02 <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8009b02:	b580      	push	{r7, lr}
 8009b04:	b086      	sub	sp, #24
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 8009b10:	f107 030c 	add.w	r3, r7, #12
 8009b14:	f04f 32ff 	mov.w	r2, #4294967295
 8009b18:	4618      	mov	r0, r3
 8009b1a:	f001 f8bb 	bl	800ac94 <osMessageGet>
    if (event.status == osEventMessage)
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2b10      	cmp	r3, #16
 8009b22:	d1f2      	bne.n	8009b0a <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f7ff fb0b 	bl	8009140 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8009b2a:	e7ee      	b.n	8009b0a <USBH_Process_OS+0x8>

08009b2c <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b082      	sub	sp, #8
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009b34:	2300      	movs	r3, #0
 8009b36:	2200      	movs	r2, #0
 8009b38:	2101      	movs	r1, #1
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f7ff ffba 	bl	8009ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009b40:	2300      	movs	r3, #0
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	3708      	adds	r7, #8
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}

08009b4a <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009b4a:	b580      	push	{r7, lr}
 8009b4c:	b086      	sub	sp, #24
 8009b4e:	af02      	add	r7, sp, #8
 8009b50:	6078      	str	r0, [r7, #4]
 8009b52:	460b      	mov	r3, r1
 8009b54:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009b56:	887b      	ldrh	r3, [r7, #2]
 8009b58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b5c:	d901      	bls.n	8009b62 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009b5e:	2303      	movs	r3, #3
 8009b60:	e01b      	b.n	8009b9a <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009b68:	887b      	ldrh	r3, [r7, #2]
 8009b6a:	9300      	str	r3, [sp, #0]
 8009b6c:	4613      	mov	r3, r2
 8009b6e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009b72:	2100      	movs	r1, #0
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f000 f872 	bl	8009c5e <USBH_GetDescriptor>
 8009b7a:	4603      	mov	r3, r0
 8009b7c:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009b7e:	7bfb      	ldrb	r3, [r7, #15]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d109      	bne.n	8009b98 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009b8a:	887a      	ldrh	r2, [r7, #2]
 8009b8c:	4619      	mov	r1, r3
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f000 f92a 	bl	8009de8 <USBH_ParseDevDesc>
 8009b94:	4603      	mov	r3, r0
 8009b96:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3710      	adds	r7, #16
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}

08009ba2 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009ba2:	b580      	push	{r7, lr}
 8009ba4:	b086      	sub	sp, #24
 8009ba6:	af02      	add	r7, sp, #8
 8009ba8:	6078      	str	r0, [r7, #4]
 8009baa:	460b      	mov	r3, r1
 8009bac:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	331c      	adds	r3, #28
 8009bb2:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8009bb4:	887b      	ldrh	r3, [r7, #2]
 8009bb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bba:	d901      	bls.n	8009bc0 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009bbc:	2303      	movs	r3, #3
 8009bbe:	e016      	b.n	8009bee <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009bc0:	887b      	ldrh	r3, [r7, #2]
 8009bc2:	9300      	str	r3, [sp, #0]
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009bca:	2100      	movs	r1, #0
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f000 f846 	bl	8009c5e <USBH_GetDescriptor>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009bd6:	7bfb      	ldrb	r3, [r7, #15]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d107      	bne.n	8009bec <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009bdc:	887b      	ldrh	r3, [r7, #2]
 8009bde:	461a      	mov	r2, r3
 8009be0:	68b9      	ldr	r1, [r7, #8]
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f000 f9b0 	bl	8009f48 <USBH_ParseCfgDesc>
 8009be8:	4603      	mov	r3, r0
 8009bea:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3710      	adds	r7, #16
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}

08009bf6 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009bf6:	b580      	push	{r7, lr}
 8009bf8:	b088      	sub	sp, #32
 8009bfa:	af02      	add	r7, sp, #8
 8009bfc:	60f8      	str	r0, [r7, #12]
 8009bfe:	607a      	str	r2, [r7, #4]
 8009c00:	461a      	mov	r2, r3
 8009c02:	460b      	mov	r3, r1
 8009c04:	72fb      	strb	r3, [r7, #11]
 8009c06:	4613      	mov	r3, r2
 8009c08:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009c0a:	893b      	ldrh	r3, [r7, #8]
 8009c0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c10:	d802      	bhi.n	8009c18 <USBH_Get_StringDesc+0x22>
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d101      	bne.n	8009c1c <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009c18:	2303      	movs	r3, #3
 8009c1a:	e01c      	b.n	8009c56 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8009c1c:	7afb      	ldrb	r3, [r7, #11]
 8009c1e:	b29b      	uxth	r3, r3
 8009c20:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009c24:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009c2c:	893b      	ldrh	r3, [r7, #8]
 8009c2e:	9300      	str	r3, [sp, #0]
 8009c30:	460b      	mov	r3, r1
 8009c32:	2100      	movs	r1, #0
 8009c34:	68f8      	ldr	r0, [r7, #12]
 8009c36:	f000 f812 	bl	8009c5e <USBH_GetDescriptor>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009c3e:	7dfb      	ldrb	r3, [r7, #23]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d107      	bne.n	8009c54 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009c4a:	893a      	ldrh	r2, [r7, #8]
 8009c4c:	6879      	ldr	r1, [r7, #4]
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f000 fb8d 	bl	800a36e <USBH_ParseStringDesc>
  }

  return status;
 8009c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3718      	adds	r7, #24
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}

08009c5e <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009c5e:	b580      	push	{r7, lr}
 8009c60:	b084      	sub	sp, #16
 8009c62:	af00      	add	r7, sp, #0
 8009c64:	60f8      	str	r0, [r7, #12]
 8009c66:	607b      	str	r3, [r7, #4]
 8009c68:	460b      	mov	r3, r1
 8009c6a:	72fb      	strb	r3, [r7, #11]
 8009c6c:	4613      	mov	r3, r2
 8009c6e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	789b      	ldrb	r3, [r3, #2]
 8009c74:	2b01      	cmp	r3, #1
 8009c76:	d11c      	bne.n	8009cb2 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009c78:	7afb      	ldrb	r3, [r7, #11]
 8009c7a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009c7e:	b2da      	uxtb	r2, r3
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	2206      	movs	r2, #6
 8009c88:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	893a      	ldrh	r2, [r7, #8]
 8009c8e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009c90:	893b      	ldrh	r3, [r7, #8]
 8009c92:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009c96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009c9a:	d104      	bne.n	8009ca6 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	f240 4209 	movw	r2, #1033	@ 0x409
 8009ca2:	829a      	strh	r2, [r3, #20]
 8009ca4:	e002      	b.n	8009cac <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	8b3a      	ldrh	r2, [r7, #24]
 8009cb0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009cb2:	8b3b      	ldrh	r3, [r7, #24]
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	6879      	ldr	r1, [r7, #4]
 8009cb8:	68f8      	ldr	r0, [r7, #12]
 8009cba:	f000 fba5 	bl	800a408 <USBH_CtlReq>
 8009cbe:	4603      	mov	r3, r0
}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	3710      	adds	r7, #16
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}

08009cc8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b082      	sub	sp, #8
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
 8009cd0:	460b      	mov	r3, r1
 8009cd2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	789b      	ldrb	r3, [r3, #2]
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d10f      	bne.n	8009cfc <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2205      	movs	r2, #5
 8009ce6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009ce8:	78fb      	ldrb	r3, [r7, #3]
 8009cea:	b29a      	uxth	r2, r3
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	2100      	movs	r1, #0
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f000 fb81 	bl	800a408 <USBH_CtlReq>
 8009d06:	4603      	mov	r3, r0
}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	3708      	adds	r7, #8
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bd80      	pop	{r7, pc}

08009d10 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b082      	sub	sp, #8
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
 8009d18:	460b      	mov	r3, r1
 8009d1a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	789b      	ldrb	r3, [r3, #2]
 8009d20:	2b01      	cmp	r3, #1
 8009d22:	d10e      	bne.n	8009d42 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2200      	movs	r2, #0
 8009d28:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2209      	movs	r2, #9
 8009d2e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	887a      	ldrh	r2, [r7, #2]
 8009d34:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2200      	movs	r2, #0
 8009d3a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009d42:	2200      	movs	r2, #0
 8009d44:	2100      	movs	r1, #0
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f000 fb5e 	bl	800a408 <USBH_CtlReq>
 8009d4c:	4603      	mov	r3, r0
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3708      	adds	r7, #8
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}

08009d56 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009d56:	b580      	push	{r7, lr}
 8009d58:	b082      	sub	sp, #8
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	6078      	str	r0, [r7, #4]
 8009d5e:	460b      	mov	r3, r1
 8009d60:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	789b      	ldrb	r3, [r3, #2]
 8009d66:	2b01      	cmp	r3, #1
 8009d68:	d10f      	bne.n	8009d8a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2203      	movs	r2, #3
 8009d74:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009d76:	78fb      	ldrb	r3, [r7, #3]
 8009d78:	b29a      	uxth	r2, r3
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2200      	movs	r2, #0
 8009d82:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2200      	movs	r2, #0
 8009d88:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	2100      	movs	r1, #0
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 fb3a 	bl	800a408 <USBH_CtlReq>
 8009d94:	4603      	mov	r3, r0
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3708      	adds	r7, #8
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}

08009d9e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009d9e:	b580      	push	{r7, lr}
 8009da0:	b082      	sub	sp, #8
 8009da2:	af00      	add	r7, sp, #0
 8009da4:	6078      	str	r0, [r7, #4]
 8009da6:	460b      	mov	r3, r1
 8009da8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	789b      	ldrb	r3, [r3, #2]
 8009dae:	2b01      	cmp	r3, #1
 8009db0:	d10f      	bne.n	8009dd2 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2202      	movs	r2, #2
 8009db6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2201      	movs	r2, #1
 8009dbc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009dc4:	78fb      	ldrb	r3, [r7, #3]
 8009dc6:	b29a      	uxth	r2, r3
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	2100      	movs	r1, #0
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f000 fb16 	bl	800a408 <USBH_CtlReq>
 8009ddc:	4603      	mov	r3, r0
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	3708      	adds	r7, #8
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}
	...

08009de8 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009de8:	b480      	push	{r7}
 8009dea:	b087      	sub	sp, #28
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	60f8      	str	r0, [r7, #12]
 8009df0:	60b9      	str	r1, [r7, #8]
 8009df2:	4613      	mov	r3, r2
 8009df4:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009dfc:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8009dfe:	2300      	movs	r3, #0
 8009e00:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d101      	bne.n	8009e0c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009e08:	2302      	movs	r3, #2
 8009e0a:	e094      	b.n	8009f36 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	781a      	ldrb	r2, [r3, #0]
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	785a      	ldrb	r2, [r3, #1]
 8009e18:	693b      	ldr	r3, [r7, #16]
 8009e1a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	3302      	adds	r3, #2
 8009e20:	781b      	ldrb	r3, [r3, #0]
 8009e22:	461a      	mov	r2, r3
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	3303      	adds	r3, #3
 8009e28:	781b      	ldrb	r3, [r3, #0]
 8009e2a:	021b      	lsls	r3, r3, #8
 8009e2c:	b29b      	uxth	r3, r3
 8009e2e:	4313      	orrs	r3, r2
 8009e30:	b29a      	uxth	r2, r3
 8009e32:	693b      	ldr	r3, [r7, #16]
 8009e34:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	791a      	ldrb	r2, [r3, #4]
 8009e3a:	693b      	ldr	r3, [r7, #16]
 8009e3c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	795a      	ldrb	r2, [r3, #5]
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	799a      	ldrb	r2, [r3, #6]
 8009e4a:	693b      	ldr	r3, [r7, #16]
 8009e4c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	79da      	ldrb	r2, [r3, #7]
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d004      	beq.n	8009e6a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d11b      	bne.n	8009ea2 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009e6a:	693b      	ldr	r3, [r7, #16]
 8009e6c:	79db      	ldrb	r3, [r3, #7]
 8009e6e:	2b20      	cmp	r3, #32
 8009e70:	dc0f      	bgt.n	8009e92 <USBH_ParseDevDesc+0xaa>
 8009e72:	2b08      	cmp	r3, #8
 8009e74:	db0f      	blt.n	8009e96 <USBH_ParseDevDesc+0xae>
 8009e76:	3b08      	subs	r3, #8
 8009e78:	4a32      	ldr	r2, [pc, #200]	@ (8009f44 <USBH_ParseDevDesc+0x15c>)
 8009e7a:	fa22 f303 	lsr.w	r3, r2, r3
 8009e7e:	f003 0301 	and.w	r3, r3, #1
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	bf14      	ite	ne
 8009e86:	2301      	movne	r3, #1
 8009e88:	2300      	moveq	r3, #0
 8009e8a:	b2db      	uxtb	r3, r3
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d106      	bne.n	8009e9e <USBH_ParseDevDesc+0xb6>
 8009e90:	e001      	b.n	8009e96 <USBH_ParseDevDesc+0xae>
 8009e92:	2b40      	cmp	r3, #64	@ 0x40
 8009e94:	d003      	beq.n	8009e9e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	2208      	movs	r2, #8
 8009e9a:	71da      	strb	r2, [r3, #7]
        break;
 8009e9c:	e000      	b.n	8009ea0 <USBH_ParseDevDesc+0xb8>
        break;
 8009e9e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009ea0:	e00e      	b.n	8009ec0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009ea8:	2b02      	cmp	r3, #2
 8009eaa:	d107      	bne.n	8009ebc <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009eac:	693b      	ldr	r3, [r7, #16]
 8009eae:	79db      	ldrb	r3, [r3, #7]
 8009eb0:	2b08      	cmp	r3, #8
 8009eb2:	d005      	beq.n	8009ec0 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	2208      	movs	r2, #8
 8009eb8:	71da      	strb	r2, [r3, #7]
 8009eba:	e001      	b.n	8009ec0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009ebc:	2303      	movs	r3, #3
 8009ebe:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009ec0:	88fb      	ldrh	r3, [r7, #6]
 8009ec2:	2b08      	cmp	r3, #8
 8009ec4:	d936      	bls.n	8009f34 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	3308      	adds	r3, #8
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	461a      	mov	r2, r3
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	3309      	adds	r3, #9
 8009ed2:	781b      	ldrb	r3, [r3, #0]
 8009ed4:	021b      	lsls	r3, r3, #8
 8009ed6:	b29b      	uxth	r3, r3
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	b29a      	uxth	r2, r3
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	330a      	adds	r3, #10
 8009ee4:	781b      	ldrb	r3, [r3, #0]
 8009ee6:	461a      	mov	r2, r3
 8009ee8:	68bb      	ldr	r3, [r7, #8]
 8009eea:	330b      	adds	r3, #11
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	021b      	lsls	r3, r3, #8
 8009ef0:	b29b      	uxth	r3, r3
 8009ef2:	4313      	orrs	r3, r2
 8009ef4:	b29a      	uxth	r2, r3
 8009ef6:	693b      	ldr	r3, [r7, #16]
 8009ef8:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	330c      	adds	r3, #12
 8009efe:	781b      	ldrb	r3, [r3, #0]
 8009f00:	461a      	mov	r2, r3
 8009f02:	68bb      	ldr	r3, [r7, #8]
 8009f04:	330d      	adds	r3, #13
 8009f06:	781b      	ldrb	r3, [r3, #0]
 8009f08:	021b      	lsls	r3, r3, #8
 8009f0a:	b29b      	uxth	r3, r3
 8009f0c:	4313      	orrs	r3, r2
 8009f0e:	b29a      	uxth	r2, r3
 8009f10:	693b      	ldr	r3, [r7, #16]
 8009f12:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	7b9a      	ldrb	r2, [r3, #14]
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	7bda      	ldrb	r2, [r3, #15]
 8009f20:	693b      	ldr	r3, [r7, #16]
 8009f22:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	7c1a      	ldrb	r2, [r3, #16]
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	7c5a      	ldrb	r2, [r3, #17]
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	371c      	adds	r7, #28
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f40:	4770      	bx	lr
 8009f42:	bf00      	nop
 8009f44:	01000101 	.word	0x01000101

08009f48 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b08c      	sub	sp, #48	@ 0x30
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	60f8      	str	r0, [r7, #12]
 8009f50:	60b9      	str	r1, [r7, #8]
 8009f52:	4613      	mov	r3, r2
 8009f54:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009f5c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009f64:	2300      	movs	r3, #0
 8009f66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d101      	bne.n	8009f7a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009f76:	2302      	movs	r3, #2
 8009f78:	e0de      	b.n	800a138 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f80:	781b      	ldrb	r3, [r3, #0]
 8009f82:	2b09      	cmp	r3, #9
 8009f84:	d002      	beq.n	8009f8c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f88:	2209      	movs	r2, #9
 8009f8a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	781a      	ldrb	r2, [r3, #0]
 8009f90:	6a3b      	ldr	r3, [r7, #32]
 8009f92:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	785a      	ldrb	r2, [r3, #1]
 8009f98:	6a3b      	ldr	r3, [r7, #32]
 8009f9a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	3302      	adds	r3, #2
 8009fa0:	781b      	ldrb	r3, [r3, #0]
 8009fa2:	461a      	mov	r2, r3
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	3303      	adds	r3, #3
 8009fa8:	781b      	ldrb	r3, [r3, #0]
 8009faa:	021b      	lsls	r3, r3, #8
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	4313      	orrs	r3, r2
 8009fb0:	b29b      	uxth	r3, r3
 8009fb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009fb6:	bf28      	it	cs
 8009fb8:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009fbc:	b29a      	uxth	r2, r3
 8009fbe:	6a3b      	ldr	r3, [r7, #32]
 8009fc0:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	791a      	ldrb	r2, [r3, #4]
 8009fc6:	6a3b      	ldr	r3, [r7, #32]
 8009fc8:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	795a      	ldrb	r2, [r3, #5]
 8009fce:	6a3b      	ldr	r3, [r7, #32]
 8009fd0:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	799a      	ldrb	r2, [r3, #6]
 8009fd6:	6a3b      	ldr	r3, [r7, #32]
 8009fd8:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	79da      	ldrb	r2, [r3, #7]
 8009fde:	6a3b      	ldr	r3, [r7, #32]
 8009fe0:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8009fe2:	68bb      	ldr	r3, [r7, #8]
 8009fe4:	7a1a      	ldrb	r2, [r3, #8]
 8009fe6:	6a3b      	ldr	r3, [r7, #32]
 8009fe8:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009fea:	88fb      	ldrh	r3, [r7, #6]
 8009fec:	2b09      	cmp	r3, #9
 8009fee:	f240 80a1 	bls.w	800a134 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8009ff2:	2309      	movs	r3, #9
 8009ff4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009ffa:	e085      	b.n	800a108 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009ffc:	f107 0316 	add.w	r3, r7, #22
 800a000:	4619      	mov	r1, r3
 800a002:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a004:	f000 f9e6 	bl	800a3d4 <USBH_GetNextDesc>
 800a008:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800a00a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a00c:	785b      	ldrb	r3, [r3, #1]
 800a00e:	2b04      	cmp	r3, #4
 800a010:	d17a      	bne.n	800a108 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800a012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a014:	781b      	ldrb	r3, [r3, #0]
 800a016:	2b09      	cmp	r3, #9
 800a018:	d002      	beq.n	800a020 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800a01a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a01c:	2209      	movs	r2, #9
 800a01e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800a020:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a024:	221a      	movs	r2, #26
 800a026:	fb02 f303 	mul.w	r3, r2, r3
 800a02a:	3308      	adds	r3, #8
 800a02c:	6a3a      	ldr	r2, [r7, #32]
 800a02e:	4413      	add	r3, r2
 800a030:	3302      	adds	r3, #2
 800a032:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a034:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a036:	69f8      	ldr	r0, [r7, #28]
 800a038:	f000 f882 	bl	800a140 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a03c:	2300      	movs	r3, #0
 800a03e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800a042:	2300      	movs	r3, #0
 800a044:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a046:	e043      	b.n	800a0d0 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a048:	f107 0316 	add.w	r3, r7, #22
 800a04c:	4619      	mov	r1, r3
 800a04e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a050:	f000 f9c0 	bl	800a3d4 <USBH_GetNextDesc>
 800a054:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a058:	785b      	ldrb	r3, [r3, #1]
 800a05a:	2b05      	cmp	r3, #5
 800a05c:	d138      	bne.n	800a0d0 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800a05e:	69fb      	ldr	r3, [r7, #28]
 800a060:	795b      	ldrb	r3, [r3, #5]
 800a062:	2b01      	cmp	r3, #1
 800a064:	d113      	bne.n	800a08e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a066:	69fb      	ldr	r3, [r7, #28]
 800a068:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800a06a:	2b02      	cmp	r3, #2
 800a06c:	d003      	beq.n	800a076 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a06e:	69fb      	ldr	r3, [r7, #28]
 800a070:	799b      	ldrb	r3, [r3, #6]
 800a072:	2b03      	cmp	r3, #3
 800a074:	d10b      	bne.n	800a08e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a076:	69fb      	ldr	r3, [r7, #28]
 800a078:	79db      	ldrb	r3, [r3, #7]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d10b      	bne.n	800a096 <USBH_ParseCfgDesc+0x14e>
 800a07e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a080:	781b      	ldrb	r3, [r3, #0]
 800a082:	2b09      	cmp	r3, #9
 800a084:	d007      	beq.n	800a096 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800a086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a088:	2209      	movs	r2, #9
 800a08a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a08c:	e003      	b.n	800a096 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800a08e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a090:	2207      	movs	r2, #7
 800a092:	701a      	strb	r2, [r3, #0]
 800a094:	e000      	b.n	800a098 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a096:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a098:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a09c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a0a0:	3201      	adds	r2, #1
 800a0a2:	00d2      	lsls	r2, r2, #3
 800a0a4:	211a      	movs	r1, #26
 800a0a6:	fb01 f303 	mul.w	r3, r1, r3
 800a0aa:	4413      	add	r3, r2
 800a0ac:	3308      	adds	r3, #8
 800a0ae:	6a3a      	ldr	r2, [r7, #32]
 800a0b0:	4413      	add	r3, r2
 800a0b2:	3304      	adds	r3, #4
 800a0b4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800a0b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a0b8:	69b9      	ldr	r1, [r7, #24]
 800a0ba:	68f8      	ldr	r0, [r7, #12]
 800a0bc:	f000 f86f 	bl	800a19e <USBH_ParseEPDesc>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800a0c6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a0d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a0d4:	2b01      	cmp	r3, #1
 800a0d6:	d80a      	bhi.n	800a0ee <USBH_ParseCfgDesc+0x1a6>
 800a0d8:	69fb      	ldr	r3, [r7, #28]
 800a0da:	791b      	ldrb	r3, [r3, #4]
 800a0dc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d204      	bcs.n	800a0ee <USBH_ParseCfgDesc+0x1a6>
 800a0e4:	6a3b      	ldr	r3, [r7, #32]
 800a0e6:	885a      	ldrh	r2, [r3, #2]
 800a0e8:	8afb      	ldrh	r3, [r7, #22]
 800a0ea:	429a      	cmp	r2, r3
 800a0ec:	d8ac      	bhi.n	800a048 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800a0ee:	69fb      	ldr	r3, [r7, #28]
 800a0f0:	791b      	ldrb	r3, [r3, #4]
 800a0f2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a0f6:	429a      	cmp	r2, r3
 800a0f8:	d201      	bcs.n	800a0fe <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800a0fa:	2303      	movs	r3, #3
 800a0fc:	e01c      	b.n	800a138 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800a0fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a102:	3301      	adds	r3, #1
 800a104:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a108:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a10c:	2b01      	cmp	r3, #1
 800a10e:	d805      	bhi.n	800a11c <USBH_ParseCfgDesc+0x1d4>
 800a110:	6a3b      	ldr	r3, [r7, #32]
 800a112:	885a      	ldrh	r2, [r3, #2]
 800a114:	8afb      	ldrh	r3, [r7, #22]
 800a116:	429a      	cmp	r2, r3
 800a118:	f63f af70 	bhi.w	8009ffc <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800a11c:	6a3b      	ldr	r3, [r7, #32]
 800a11e:	791b      	ldrb	r3, [r3, #4]
 800a120:	2b02      	cmp	r3, #2
 800a122:	bf28      	it	cs
 800a124:	2302      	movcs	r3, #2
 800a126:	b2db      	uxtb	r3, r3
 800a128:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a12c:	429a      	cmp	r2, r3
 800a12e:	d201      	bcs.n	800a134 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800a130:	2303      	movs	r3, #3
 800a132:	e001      	b.n	800a138 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800a134:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a138:	4618      	mov	r0, r3
 800a13a:	3730      	adds	r7, #48	@ 0x30
 800a13c:	46bd      	mov	sp, r7
 800a13e:	bd80      	pop	{r7, pc}

0800a140 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800a140:	b480      	push	{r7}
 800a142:	b083      	sub	sp, #12
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
 800a148:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	781a      	ldrb	r2, [r3, #0]
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	785a      	ldrb	r2, [r3, #1]
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	789a      	ldrb	r2, [r3, #2]
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	78da      	ldrb	r2, [r3, #3]
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	791a      	ldrb	r2, [r3, #4]
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	795a      	ldrb	r2, [r3, #5]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	799a      	ldrb	r2, [r3, #6]
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	79da      	ldrb	r2, [r3, #7]
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	7a1a      	ldrb	r2, [r3, #8]
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	721a      	strb	r2, [r3, #8]
}
 800a192:	bf00      	nop
 800a194:	370c      	adds	r7, #12
 800a196:	46bd      	mov	sp, r7
 800a198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19c:	4770      	bx	lr

0800a19e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800a19e:	b480      	push	{r7}
 800a1a0:	b087      	sub	sp, #28
 800a1a2:	af00      	add	r7, sp, #0
 800a1a4:	60f8      	str	r0, [r7, #12]
 800a1a6:	60b9      	str	r1, [r7, #8]
 800a1a8:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	781a      	ldrb	r2, [r3, #0]
 800a1b2:	68bb      	ldr	r3, [r7, #8]
 800a1b4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	785a      	ldrb	r2, [r3, #1]
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	789a      	ldrb	r2, [r3, #2]
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	78da      	ldrb	r2, [r3, #3]
 800a1ca:	68bb      	ldr	r3, [r7, #8]
 800a1cc:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	3304      	adds	r3, #4
 800a1d2:	781b      	ldrb	r3, [r3, #0]
 800a1d4:	461a      	mov	r2, r3
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	3305      	adds	r3, #5
 800a1da:	781b      	ldrb	r3, [r3, #0]
 800a1dc:	021b      	lsls	r3, r3, #8
 800a1de:	b29b      	uxth	r3, r3
 800a1e0:	4313      	orrs	r3, r2
 800a1e2:	b29a      	uxth	r2, r3
 800a1e4:	68bb      	ldr	r3, [r7, #8]
 800a1e6:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	799a      	ldrb	r2, [r3, #6]
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	889b      	ldrh	r3, [r3, #4]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d009      	beq.n	800a20c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a1f8:	68bb      	ldr	r3, [r7, #8]
 800a1fa:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a1fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a200:	d804      	bhi.n	800a20c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800a202:	68bb      	ldr	r3, [r7, #8]
 800a204:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a206:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a20a:	d901      	bls.n	800a210 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800a20c:	2303      	movs	r3, #3
 800a20e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a216:	2b00      	cmp	r3, #0
 800a218:	d136      	bne.n	800a288 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800a21a:	68bb      	ldr	r3, [r7, #8]
 800a21c:	78db      	ldrb	r3, [r3, #3]
 800a21e:	f003 0303 	and.w	r3, r3, #3
 800a222:	2b02      	cmp	r3, #2
 800a224:	d108      	bne.n	800a238 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800a226:	68bb      	ldr	r3, [r7, #8]
 800a228:	889b      	ldrh	r3, [r3, #4]
 800a22a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a22e:	f240 8097 	bls.w	800a360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a232:	2303      	movs	r3, #3
 800a234:	75fb      	strb	r3, [r7, #23]
 800a236:	e093      	b.n	800a360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	78db      	ldrb	r3, [r3, #3]
 800a23c:	f003 0303 	and.w	r3, r3, #3
 800a240:	2b00      	cmp	r3, #0
 800a242:	d107      	bne.n	800a254 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	889b      	ldrh	r3, [r3, #4]
 800a248:	2b40      	cmp	r3, #64	@ 0x40
 800a24a:	f240 8089 	bls.w	800a360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a24e:	2303      	movs	r3, #3
 800a250:	75fb      	strb	r3, [r7, #23]
 800a252:	e085      	b.n	800a360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	78db      	ldrb	r3, [r3, #3]
 800a258:	f003 0303 	and.w	r3, r3, #3
 800a25c:	2b01      	cmp	r3, #1
 800a25e:	d005      	beq.n	800a26c <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800a260:	68bb      	ldr	r3, [r7, #8]
 800a262:	78db      	ldrb	r3, [r3, #3]
 800a264:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a268:	2b03      	cmp	r3, #3
 800a26a:	d10a      	bne.n	800a282 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	799b      	ldrb	r3, [r3, #6]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d003      	beq.n	800a27c <USBH_ParseEPDesc+0xde>
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	799b      	ldrb	r3, [r3, #6]
 800a278:	2b10      	cmp	r3, #16
 800a27a:	d970      	bls.n	800a35e <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800a27c:	2303      	movs	r3, #3
 800a27e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a280:	e06d      	b.n	800a35e <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a282:	2303      	movs	r3, #3
 800a284:	75fb      	strb	r3, [r7, #23]
 800a286:	e06b      	b.n	800a360 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a28e:	2b01      	cmp	r3, #1
 800a290:	d13c      	bne.n	800a30c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	78db      	ldrb	r3, [r3, #3]
 800a296:	f003 0303 	and.w	r3, r3, #3
 800a29a:	2b02      	cmp	r3, #2
 800a29c:	d005      	beq.n	800a2aa <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800a29e:	68bb      	ldr	r3, [r7, #8]
 800a2a0:	78db      	ldrb	r3, [r3, #3]
 800a2a2:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d106      	bne.n	800a2b8 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a2aa:	68bb      	ldr	r3, [r7, #8]
 800a2ac:	889b      	ldrh	r3, [r3, #4]
 800a2ae:	2b40      	cmp	r3, #64	@ 0x40
 800a2b0:	d956      	bls.n	800a360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a2b2:	2303      	movs	r3, #3
 800a2b4:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a2b6:	e053      	b.n	800a360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	78db      	ldrb	r3, [r3, #3]
 800a2bc:	f003 0303 	and.w	r3, r3, #3
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	d10e      	bne.n	800a2e2 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	799b      	ldrb	r3, [r3, #6]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d007      	beq.n	800a2dc <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800a2d0:	2b10      	cmp	r3, #16
 800a2d2:	d803      	bhi.n	800a2dc <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800a2d8:	2b40      	cmp	r3, #64	@ 0x40
 800a2da:	d941      	bls.n	800a360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a2dc:	2303      	movs	r3, #3
 800a2de:	75fb      	strb	r3, [r7, #23]
 800a2e0:	e03e      	b.n	800a360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	78db      	ldrb	r3, [r3, #3]
 800a2e6:	f003 0303 	and.w	r3, r3, #3
 800a2ea:	2b03      	cmp	r3, #3
 800a2ec:	d10b      	bne.n	800a306 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	799b      	ldrb	r3, [r3, #6]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d004      	beq.n	800a300 <USBH_ParseEPDesc+0x162>
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	889b      	ldrh	r3, [r3, #4]
 800a2fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a2fe:	d32f      	bcc.n	800a360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a300:	2303      	movs	r3, #3
 800a302:	75fb      	strb	r3, [r7, #23]
 800a304:	e02c      	b.n	800a360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a306:	2303      	movs	r3, #3
 800a308:	75fb      	strb	r3, [r7, #23]
 800a30a:	e029      	b.n	800a360 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a312:	2b02      	cmp	r3, #2
 800a314:	d120      	bne.n	800a358 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a316:	68bb      	ldr	r3, [r7, #8]
 800a318:	78db      	ldrb	r3, [r3, #3]
 800a31a:	f003 0303 	and.w	r3, r3, #3
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d106      	bne.n	800a330 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	889b      	ldrh	r3, [r3, #4]
 800a326:	2b08      	cmp	r3, #8
 800a328:	d01a      	beq.n	800a360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a32a:	2303      	movs	r3, #3
 800a32c:	75fb      	strb	r3, [r7, #23]
 800a32e:	e017      	b.n	800a360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	78db      	ldrb	r3, [r3, #3]
 800a334:	f003 0303 	and.w	r3, r3, #3
 800a338:	2b03      	cmp	r3, #3
 800a33a:	d10a      	bne.n	800a352 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800a33c:	68bb      	ldr	r3, [r7, #8]
 800a33e:	799b      	ldrb	r3, [r3, #6]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d003      	beq.n	800a34c <USBH_ParseEPDesc+0x1ae>
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	889b      	ldrh	r3, [r3, #4]
 800a348:	2b08      	cmp	r3, #8
 800a34a:	d909      	bls.n	800a360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a34c:	2303      	movs	r3, #3
 800a34e:	75fb      	strb	r3, [r7, #23]
 800a350:	e006      	b.n	800a360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a352:	2303      	movs	r3, #3
 800a354:	75fb      	strb	r3, [r7, #23]
 800a356:	e003      	b.n	800a360 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a358:	2303      	movs	r3, #3
 800a35a:	75fb      	strb	r3, [r7, #23]
 800a35c:	e000      	b.n	800a360 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a35e:	bf00      	nop
  }

  return status;
 800a360:	7dfb      	ldrb	r3, [r7, #23]
}
 800a362:	4618      	mov	r0, r3
 800a364:	371c      	adds	r7, #28
 800a366:	46bd      	mov	sp, r7
 800a368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36c:	4770      	bx	lr

0800a36e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a36e:	b480      	push	{r7}
 800a370:	b087      	sub	sp, #28
 800a372:	af00      	add	r7, sp, #0
 800a374:	60f8      	str	r0, [r7, #12]
 800a376:	60b9      	str	r1, [r7, #8]
 800a378:	4613      	mov	r3, r2
 800a37a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	3301      	adds	r3, #1
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	2b03      	cmp	r3, #3
 800a384:	d120      	bne.n	800a3c8 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	781b      	ldrb	r3, [r3, #0]
 800a38a:	1e9a      	subs	r2, r3, #2
 800a38c:	88fb      	ldrh	r3, [r7, #6]
 800a38e:	4293      	cmp	r3, r2
 800a390:	bf28      	it	cs
 800a392:	4613      	movcs	r3, r2
 800a394:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	3302      	adds	r3, #2
 800a39a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a39c:	2300      	movs	r3, #0
 800a39e:	82fb      	strh	r3, [r7, #22]
 800a3a0:	e00b      	b.n	800a3ba <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a3a2:	8afb      	ldrh	r3, [r7, #22]
 800a3a4:	68fa      	ldr	r2, [r7, #12]
 800a3a6:	4413      	add	r3, r2
 800a3a8:	781a      	ldrb	r2, [r3, #0]
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a3ae:	68bb      	ldr	r3, [r7, #8]
 800a3b0:	3301      	adds	r3, #1
 800a3b2:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a3b4:	8afb      	ldrh	r3, [r7, #22]
 800a3b6:	3302      	adds	r3, #2
 800a3b8:	82fb      	strh	r3, [r7, #22]
 800a3ba:	8afa      	ldrh	r2, [r7, #22]
 800a3bc:	8abb      	ldrh	r3, [r7, #20]
 800a3be:	429a      	cmp	r2, r3
 800a3c0:	d3ef      	bcc.n	800a3a2 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a3c2:	68bb      	ldr	r3, [r7, #8]
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	701a      	strb	r2, [r3, #0]
  }
}
 800a3c8:	bf00      	nop
 800a3ca:	371c      	adds	r7, #28
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d2:	4770      	bx	lr

0800a3d4 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b085      	sub	sp, #20
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
 800a3dc:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	881b      	ldrh	r3, [r3, #0]
 800a3e2:	687a      	ldr	r2, [r7, #4]
 800a3e4:	7812      	ldrb	r2, [r2, #0]
 800a3e6:	4413      	add	r3, r2
 800a3e8:	b29a      	uxth	r2, r3
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	781b      	ldrb	r3, [r3, #0]
 800a3f2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	4413      	add	r3, r2
 800a3f8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a3fa:	68fb      	ldr	r3, [r7, #12]
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3714      	adds	r7, #20
 800a400:	46bd      	mov	sp, r7
 800a402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a406:	4770      	bx	lr

0800a408 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b086      	sub	sp, #24
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	60f8      	str	r0, [r7, #12]
 800a410:	60b9      	str	r1, [r7, #8]
 800a412:	4613      	mov	r3, r2
 800a414:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a416:	2301      	movs	r3, #1
 800a418:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	789b      	ldrb	r3, [r3, #2]
 800a41e:	2b01      	cmp	r3, #1
 800a420:	d002      	beq.n	800a428 <USBH_CtlReq+0x20>
 800a422:	2b02      	cmp	r3, #2
 800a424:	d015      	beq.n	800a452 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800a426:	e033      	b.n	800a490 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	68ba      	ldr	r2, [r7, #8]
 800a42c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	88fa      	ldrh	r2, [r7, #6]
 800a432:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	2201      	movs	r2, #1
 800a438:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	2202      	movs	r2, #2
 800a43e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a440:	2301      	movs	r3, #1
 800a442:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a444:	2300      	movs	r3, #0
 800a446:	2200      	movs	r2, #0
 800a448:	2103      	movs	r1, #3
 800a44a:	68f8      	ldr	r0, [r7, #12]
 800a44c:	f7ff fb32 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 800a450:	e01e      	b.n	800a490 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 800a452:	68f8      	ldr	r0, [r7, #12]
 800a454:	f000 f822 	bl	800a49c <USBH_HandleControl>
 800a458:	4603      	mov	r3, r0
 800a45a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a45c:	7dfb      	ldrb	r3, [r7, #23]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d002      	beq.n	800a468 <USBH_CtlReq+0x60>
 800a462:	7dfb      	ldrb	r3, [r7, #23]
 800a464:	2b03      	cmp	r3, #3
 800a466:	d106      	bne.n	800a476 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	2201      	movs	r2, #1
 800a46c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	2200      	movs	r2, #0
 800a472:	761a      	strb	r2, [r3, #24]
 800a474:	e005      	b.n	800a482 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 800a476:	7dfb      	ldrb	r3, [r7, #23]
 800a478:	2b02      	cmp	r3, #2
 800a47a:	d102      	bne.n	800a482 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	2201      	movs	r2, #1
 800a480:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a482:	2300      	movs	r3, #0
 800a484:	2200      	movs	r2, #0
 800a486:	2103      	movs	r1, #3
 800a488:	68f8      	ldr	r0, [r7, #12]
 800a48a:	f7ff fb13 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 800a48e:	bf00      	nop
  }
  return status;
 800a490:	7dfb      	ldrb	r3, [r7, #23]
}
 800a492:	4618      	mov	r0, r3
 800a494:	3718      	adds	r7, #24
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}
	...

0800a49c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b086      	sub	sp, #24
 800a4a0:	af02      	add	r7, sp, #8
 800a4a2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a4a4:	2301      	movs	r3, #1
 800a4a6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	7e1b      	ldrb	r3, [r3, #24]
 800a4b0:	3b01      	subs	r3, #1
 800a4b2:	2b0a      	cmp	r3, #10
 800a4b4:	f200 81b2 	bhi.w	800a81c <USBH_HandleControl+0x380>
 800a4b8:	a201      	add	r2, pc, #4	@ (adr r2, 800a4c0 <USBH_HandleControl+0x24>)
 800a4ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4be:	bf00      	nop
 800a4c0:	0800a4ed 	.word	0x0800a4ed
 800a4c4:	0800a507 	.word	0x0800a507
 800a4c8:	0800a589 	.word	0x0800a589
 800a4cc:	0800a5af 	.word	0x0800a5af
 800a4d0:	0800a60d 	.word	0x0800a60d
 800a4d4:	0800a637 	.word	0x0800a637
 800a4d8:	0800a6b9 	.word	0x0800a6b9
 800a4dc:	0800a6db 	.word	0x0800a6db
 800a4e0:	0800a73d 	.word	0x0800a73d
 800a4e4:	0800a763 	.word	0x0800a763
 800a4e8:	0800a7c5 	.word	0x0800a7c5
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f103 0110 	add.w	r1, r3, #16
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	795b      	ldrb	r3, [r3, #5]
 800a4f6:	461a      	mov	r2, r3
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	f000 f99f 	bl	800a83c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	2202      	movs	r2, #2
 800a502:	761a      	strb	r2, [r3, #24]
      break;
 800a504:	e195      	b.n	800a832 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	795b      	ldrb	r3, [r3, #5]
 800a50a:	4619      	mov	r1, r3
 800a50c:	6878      	ldr	r0, [r7, #4]
 800a50e:	f003 f837 	bl	800d580 <USBH_LL_GetURBState>
 800a512:	4603      	mov	r3, r0
 800a514:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a516:	7bbb      	ldrb	r3, [r7, #14]
 800a518:	2b01      	cmp	r3, #1
 800a51a:	d124      	bne.n	800a566 <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	7c1b      	ldrb	r3, [r3, #16]
 800a520:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a524:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	8adb      	ldrh	r3, [r3, #22]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d00a      	beq.n	800a544 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a52e:	7b7b      	ldrb	r3, [r7, #13]
 800a530:	2b80      	cmp	r3, #128	@ 0x80
 800a532:	d103      	bne.n	800a53c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2203      	movs	r2, #3
 800a538:	761a      	strb	r2, [r3, #24]
 800a53a:	e00d      	b.n	800a558 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2205      	movs	r2, #5
 800a540:	761a      	strb	r2, [r3, #24]
 800a542:	e009      	b.n	800a558 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800a544:	7b7b      	ldrb	r3, [r7, #13]
 800a546:	2b80      	cmp	r3, #128	@ 0x80
 800a548:	d103      	bne.n	800a552 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2209      	movs	r2, #9
 800a54e:	761a      	strb	r2, [r3, #24]
 800a550:	e002      	b.n	800a558 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2207      	movs	r2, #7
 800a556:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a558:	2300      	movs	r3, #0
 800a55a:	2200      	movs	r2, #0
 800a55c:	2103      	movs	r1, #3
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f7ff faa8 	bl	8009ab4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a564:	e15c      	b.n	800a820 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a566:	7bbb      	ldrb	r3, [r7, #14]
 800a568:	2b04      	cmp	r3, #4
 800a56a:	d003      	beq.n	800a574 <USBH_HandleControl+0xd8>
 800a56c:	7bbb      	ldrb	r3, [r7, #14]
 800a56e:	2b02      	cmp	r3, #2
 800a570:	f040 8156 	bne.w	800a820 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	220b      	movs	r2, #11
 800a578:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a57a:	2300      	movs	r3, #0
 800a57c:	2200      	movs	r2, #0
 800a57e:	2103      	movs	r1, #3
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f7ff fa97 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 800a586:	e14b      	b.n	800a820 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a58e:	b29a      	uxth	r2, r3
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6899      	ldr	r1, [r3, #8]
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	899a      	ldrh	r2, [r3, #12]
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	791b      	ldrb	r3, [r3, #4]
 800a5a0:	6878      	ldr	r0, [r7, #4]
 800a5a2:	f000 f98a 	bl	800a8ba <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2204      	movs	r2, #4
 800a5aa:	761a      	strb	r2, [r3, #24]
      break;
 800a5ac:	e141      	b.n	800a832 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	791b      	ldrb	r3, [r3, #4]
 800a5b2:	4619      	mov	r1, r3
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f002 ffe3 	bl	800d580 <USBH_LL_GetURBState>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a5be:	7bbb      	ldrb	r3, [r7, #14]
 800a5c0:	2b01      	cmp	r3, #1
 800a5c2:	d109      	bne.n	800a5d8 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2209      	movs	r2, #9
 800a5c8:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	2103      	movs	r1, #3
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f7ff fa6f 	bl	8009ab4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a5d6:	e125      	b.n	800a824 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 800a5d8:	7bbb      	ldrb	r3, [r7, #14]
 800a5da:	2b05      	cmp	r3, #5
 800a5dc:	d108      	bne.n	800a5f0 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 800a5de:	2303      	movs	r3, #3
 800a5e0:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	2103      	movs	r1, #3
 800a5e8:	6878      	ldr	r0, [r7, #4]
 800a5ea:	f7ff fa63 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 800a5ee:	e119      	b.n	800a824 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 800a5f0:	7bbb      	ldrb	r3, [r7, #14]
 800a5f2:	2b04      	cmp	r3, #4
 800a5f4:	f040 8116 	bne.w	800a824 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	220b      	movs	r2, #11
 800a5fc:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a5fe:	2300      	movs	r3, #0
 800a600:	2200      	movs	r2, #0
 800a602:	2103      	movs	r1, #3
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f7ff fa55 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 800a60a:	e10b      	b.n	800a824 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	6899      	ldr	r1, [r3, #8]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	899a      	ldrh	r2, [r3, #12]
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	795b      	ldrb	r3, [r3, #5]
 800a618:	2001      	movs	r0, #1
 800a61a:	9000      	str	r0, [sp, #0]
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	f000 f927 	bl	800a870 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a628:	b29a      	uxth	r2, r3
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2206      	movs	r2, #6
 800a632:	761a      	strb	r2, [r3, #24]
      break;
 800a634:	e0fd      	b.n	800a832 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	795b      	ldrb	r3, [r3, #5]
 800a63a:	4619      	mov	r1, r3
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f002 ff9f 	bl	800d580 <USBH_LL_GetURBState>
 800a642:	4603      	mov	r3, r0
 800a644:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a646:	7bbb      	ldrb	r3, [r7, #14]
 800a648:	2b01      	cmp	r3, #1
 800a64a:	d109      	bne.n	800a660 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2207      	movs	r2, #7
 800a650:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a652:	2300      	movs	r3, #0
 800a654:	2200      	movs	r2, #0
 800a656:	2103      	movs	r1, #3
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	f7ff fa2b 	bl	8009ab4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a65e:	e0e3      	b.n	800a828 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 800a660:	7bbb      	ldrb	r3, [r7, #14]
 800a662:	2b05      	cmp	r3, #5
 800a664:	d10b      	bne.n	800a67e <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	220c      	movs	r2, #12
 800a66a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a66c:	2303      	movs	r3, #3
 800a66e:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a670:	2300      	movs	r3, #0
 800a672:	2200      	movs	r2, #0
 800a674:	2103      	movs	r1, #3
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f7ff fa1c 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 800a67c:	e0d4      	b.n	800a828 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a67e:	7bbb      	ldrb	r3, [r7, #14]
 800a680:	2b02      	cmp	r3, #2
 800a682:	d109      	bne.n	800a698 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2205      	movs	r2, #5
 800a688:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a68a:	2300      	movs	r3, #0
 800a68c:	2200      	movs	r2, #0
 800a68e:	2103      	movs	r1, #3
 800a690:	6878      	ldr	r0, [r7, #4]
 800a692:	f7ff fa0f 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 800a696:	e0c7      	b.n	800a828 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 800a698:	7bbb      	ldrb	r3, [r7, #14]
 800a69a:	2b04      	cmp	r3, #4
 800a69c:	f040 80c4 	bne.w	800a828 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	220b      	movs	r2, #11
 800a6a4:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a6a6:	2302      	movs	r3, #2
 800a6a8:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	2103      	movs	r1, #3
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f7ff f9ff 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 800a6b6:	e0b7      	b.n	800a828 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	791b      	ldrb	r3, [r3, #4]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	2100      	movs	r1, #0
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f000 f8fa 	bl	800a8ba <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a6cc:	b29a      	uxth	r2, r3
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2208      	movs	r2, #8
 800a6d6:	761a      	strb	r2, [r3, #24]

      break;
 800a6d8:	e0ab      	b.n	800a832 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	791b      	ldrb	r3, [r3, #4]
 800a6de:	4619      	mov	r1, r3
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f002 ff4d 	bl	800d580 <USBH_LL_GetURBState>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a6ea:	7bbb      	ldrb	r3, [r7, #14]
 800a6ec:	2b01      	cmp	r3, #1
 800a6ee:	d10b      	bne.n	800a708 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	220d      	movs	r2, #13
 800a6f4:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	2103      	movs	r1, #3
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f7ff f9d7 	bl	8009ab4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a706:	e091      	b.n	800a82c <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 800a708:	7bbb      	ldrb	r3, [r7, #14]
 800a70a:	2b04      	cmp	r3, #4
 800a70c:	d109      	bne.n	800a722 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	220b      	movs	r2, #11
 800a712:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a714:	2300      	movs	r3, #0
 800a716:	2200      	movs	r2, #0
 800a718:	2103      	movs	r1, #3
 800a71a:	6878      	ldr	r0, [r7, #4]
 800a71c:	f7ff f9ca 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 800a720:	e084      	b.n	800a82c <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 800a722:	7bbb      	ldrb	r3, [r7, #14]
 800a724:	2b05      	cmp	r3, #5
 800a726:	f040 8081 	bne.w	800a82c <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 800a72a:	2303      	movs	r3, #3
 800a72c:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a72e:	2300      	movs	r3, #0
 800a730:	2200      	movs	r2, #0
 800a732:	2103      	movs	r1, #3
 800a734:	6878      	ldr	r0, [r7, #4]
 800a736:	f7ff f9bd 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 800a73a:	e077      	b.n	800a82c <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	795b      	ldrb	r3, [r3, #5]
 800a740:	2201      	movs	r2, #1
 800a742:	9200      	str	r2, [sp, #0]
 800a744:	2200      	movs	r2, #0
 800a746:	2100      	movs	r1, #0
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f000 f891 	bl	800a870 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a754:	b29a      	uxth	r2, r3
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	220a      	movs	r2, #10
 800a75e:	761a      	strb	r2, [r3, #24]
      break;
 800a760:	e067      	b.n	800a832 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	795b      	ldrb	r3, [r3, #5]
 800a766:	4619      	mov	r1, r3
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f002 ff09 	bl	800d580 <USBH_LL_GetURBState>
 800a76e:	4603      	mov	r3, r0
 800a770:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a772:	7bbb      	ldrb	r3, [r7, #14]
 800a774:	2b01      	cmp	r3, #1
 800a776:	d10b      	bne.n	800a790 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 800a778:	2300      	movs	r3, #0
 800a77a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	220d      	movs	r2, #13
 800a780:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a782:	2300      	movs	r3, #0
 800a784:	2200      	movs	r2, #0
 800a786:	2103      	movs	r1, #3
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f7ff f993 	bl	8009ab4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a78e:	e04f      	b.n	800a830 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a790:	7bbb      	ldrb	r3, [r7, #14]
 800a792:	2b02      	cmp	r3, #2
 800a794:	d109      	bne.n	800a7aa <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	2209      	movs	r2, #9
 800a79a:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a79c:	2300      	movs	r3, #0
 800a79e:	2200      	movs	r2, #0
 800a7a0:	2103      	movs	r1, #3
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f7ff f986 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 800a7a8:	e042      	b.n	800a830 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 800a7aa:	7bbb      	ldrb	r3, [r7, #14]
 800a7ac:	2b04      	cmp	r3, #4
 800a7ae:	d13f      	bne.n	800a830 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	220b      	movs	r2, #11
 800a7b4:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	2103      	movs	r1, #3
 800a7bc:	6878      	ldr	r0, [r7, #4]
 800a7be:	f7ff f979 	bl	8009ab4 <USBH_OS_PutMessage>
      break;
 800a7c2:	e035      	b.n	800a830 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	7e5b      	ldrb	r3, [r3, #25]
 800a7c8:	3301      	adds	r3, #1
 800a7ca:	b2da      	uxtb	r2, r3
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	765a      	strb	r2, [r3, #25]
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	7e5b      	ldrb	r3, [r3, #25]
 800a7d4:	2b02      	cmp	r3, #2
 800a7d6:	d806      	bhi.n	800a7e6 <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2201      	movs	r2, #1
 800a7dc:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2201      	movs	r2, #1
 800a7e2:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a7e4:	e025      	b.n	800a832 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a7ec:	2106      	movs	r1, #6
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	795b      	ldrb	r3, [r3, #5]
 800a7fc:	4619      	mov	r1, r3
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 f90c 	bl	800aa1c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	791b      	ldrb	r3, [r3, #4]
 800a808:	4619      	mov	r1, r3
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f000 f906 	bl	800aa1c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2200      	movs	r2, #0
 800a814:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a816:	2302      	movs	r3, #2
 800a818:	73fb      	strb	r3, [r7, #15]
      break;
 800a81a:	e00a      	b.n	800a832 <USBH_HandleControl+0x396>

    default:
      break;
 800a81c:	bf00      	nop
 800a81e:	e008      	b.n	800a832 <USBH_HandleControl+0x396>
      break;
 800a820:	bf00      	nop
 800a822:	e006      	b.n	800a832 <USBH_HandleControl+0x396>
      break;
 800a824:	bf00      	nop
 800a826:	e004      	b.n	800a832 <USBH_HandleControl+0x396>
      break;
 800a828:	bf00      	nop
 800a82a:	e002      	b.n	800a832 <USBH_HandleControl+0x396>
      break;
 800a82c:	bf00      	nop
 800a82e:	e000      	b.n	800a832 <USBH_HandleControl+0x396>
      break;
 800a830:	bf00      	nop
  }

  return status;
 800a832:	7bfb      	ldrb	r3, [r7, #15]
}
 800a834:	4618      	mov	r0, r3
 800a836:	3710      	adds	r7, #16
 800a838:	46bd      	mov	sp, r7
 800a83a:	bd80      	pop	{r7, pc}

0800a83c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b088      	sub	sp, #32
 800a840:	af04      	add	r7, sp, #16
 800a842:	60f8      	str	r0, [r7, #12]
 800a844:	60b9      	str	r1, [r7, #8]
 800a846:	4613      	mov	r3, r2
 800a848:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a84a:	79f9      	ldrb	r1, [r7, #7]
 800a84c:	2300      	movs	r3, #0
 800a84e:	9303      	str	r3, [sp, #12]
 800a850:	2308      	movs	r3, #8
 800a852:	9302      	str	r3, [sp, #8]
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	9301      	str	r3, [sp, #4]
 800a858:	2300      	movs	r3, #0
 800a85a:	9300      	str	r3, [sp, #0]
 800a85c:	2300      	movs	r3, #0
 800a85e:	2200      	movs	r2, #0
 800a860:	68f8      	ldr	r0, [r7, #12]
 800a862:	f002 fe5c 	bl	800d51e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a866:	2300      	movs	r3, #0
}
 800a868:	4618      	mov	r0, r3
 800a86a:	3710      	adds	r7, #16
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bd80      	pop	{r7, pc}

0800a870 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b088      	sub	sp, #32
 800a874:	af04      	add	r7, sp, #16
 800a876:	60f8      	str	r0, [r7, #12]
 800a878:	60b9      	str	r1, [r7, #8]
 800a87a:	4611      	mov	r1, r2
 800a87c:	461a      	mov	r2, r3
 800a87e:	460b      	mov	r3, r1
 800a880:	80fb      	strh	r3, [r7, #6]
 800a882:	4613      	mov	r3, r2
 800a884:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d001      	beq.n	800a894 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a890:	2300      	movs	r3, #0
 800a892:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a894:	7979      	ldrb	r1, [r7, #5]
 800a896:	7e3b      	ldrb	r3, [r7, #24]
 800a898:	9303      	str	r3, [sp, #12]
 800a89a:	88fb      	ldrh	r3, [r7, #6]
 800a89c:	9302      	str	r3, [sp, #8]
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	9301      	str	r3, [sp, #4]
 800a8a2:	2301      	movs	r3, #1
 800a8a4:	9300      	str	r3, [sp, #0]
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	68f8      	ldr	r0, [r7, #12]
 800a8ac:	f002 fe37 	bl	800d51e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a8b0:	2300      	movs	r3, #0
}
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	3710      	adds	r7, #16
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bd80      	pop	{r7, pc}

0800a8ba <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a8ba:	b580      	push	{r7, lr}
 800a8bc:	b088      	sub	sp, #32
 800a8be:	af04      	add	r7, sp, #16
 800a8c0:	60f8      	str	r0, [r7, #12]
 800a8c2:	60b9      	str	r1, [r7, #8]
 800a8c4:	4611      	mov	r1, r2
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	460b      	mov	r3, r1
 800a8ca:	80fb      	strh	r3, [r7, #6]
 800a8cc:	4613      	mov	r3, r2
 800a8ce:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a8d0:	7979      	ldrb	r1, [r7, #5]
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	9303      	str	r3, [sp, #12]
 800a8d6:	88fb      	ldrh	r3, [r7, #6]
 800a8d8:	9302      	str	r3, [sp, #8]
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	9301      	str	r3, [sp, #4]
 800a8de:	2301      	movs	r3, #1
 800a8e0:	9300      	str	r3, [sp, #0]
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	2201      	movs	r2, #1
 800a8e6:	68f8      	ldr	r0, [r7, #12]
 800a8e8:	f002 fe19 	bl	800d51e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a8ec:	2300      	movs	r3, #0

}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3710      	adds	r7, #16
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}

0800a8f6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a8f6:	b580      	push	{r7, lr}
 800a8f8:	b088      	sub	sp, #32
 800a8fa:	af04      	add	r7, sp, #16
 800a8fc:	60f8      	str	r0, [r7, #12]
 800a8fe:	60b9      	str	r1, [r7, #8]
 800a900:	4611      	mov	r1, r2
 800a902:	461a      	mov	r2, r3
 800a904:	460b      	mov	r3, r1
 800a906:	80fb      	strh	r3, [r7, #6]
 800a908:	4613      	mov	r3, r2
 800a90a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a912:	2b00      	cmp	r3, #0
 800a914:	d001      	beq.n	800a91a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a916:	2300      	movs	r3, #0
 800a918:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a91a:	7979      	ldrb	r1, [r7, #5]
 800a91c:	7e3b      	ldrb	r3, [r7, #24]
 800a91e:	9303      	str	r3, [sp, #12]
 800a920:	88fb      	ldrh	r3, [r7, #6]
 800a922:	9302      	str	r3, [sp, #8]
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	9301      	str	r3, [sp, #4]
 800a928:	2301      	movs	r3, #1
 800a92a:	9300      	str	r3, [sp, #0]
 800a92c:	2302      	movs	r3, #2
 800a92e:	2200      	movs	r2, #0
 800a930:	68f8      	ldr	r0, [r7, #12]
 800a932:	f002 fdf4 	bl	800d51e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a936:	2300      	movs	r3, #0
}
 800a938:	4618      	mov	r0, r3
 800a93a:	3710      	adds	r7, #16
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bd80      	pop	{r7, pc}

0800a940 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b088      	sub	sp, #32
 800a944:	af04      	add	r7, sp, #16
 800a946:	60f8      	str	r0, [r7, #12]
 800a948:	60b9      	str	r1, [r7, #8]
 800a94a:	4611      	mov	r1, r2
 800a94c:	461a      	mov	r2, r3
 800a94e:	460b      	mov	r3, r1
 800a950:	80fb      	strh	r3, [r7, #6]
 800a952:	4613      	mov	r3, r2
 800a954:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a956:	7979      	ldrb	r1, [r7, #5]
 800a958:	2300      	movs	r3, #0
 800a95a:	9303      	str	r3, [sp, #12]
 800a95c:	88fb      	ldrh	r3, [r7, #6]
 800a95e:	9302      	str	r3, [sp, #8]
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	9301      	str	r3, [sp, #4]
 800a964:	2301      	movs	r3, #1
 800a966:	9300      	str	r3, [sp, #0]
 800a968:	2302      	movs	r3, #2
 800a96a:	2201      	movs	r2, #1
 800a96c:	68f8      	ldr	r0, [r7, #12]
 800a96e:	f002 fdd6 	bl	800d51e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a972:	2300      	movs	r3, #0
}
 800a974:	4618      	mov	r0, r3
 800a976:	3710      	adds	r7, #16
 800a978:	46bd      	mov	sp, r7
 800a97a:	bd80      	pop	{r7, pc}

0800a97c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b086      	sub	sp, #24
 800a980:	af04      	add	r7, sp, #16
 800a982:	6078      	str	r0, [r7, #4]
 800a984:	4608      	mov	r0, r1
 800a986:	4611      	mov	r1, r2
 800a988:	461a      	mov	r2, r3
 800a98a:	4603      	mov	r3, r0
 800a98c:	70fb      	strb	r3, [r7, #3]
 800a98e:	460b      	mov	r3, r1
 800a990:	70bb      	strb	r3, [r7, #2]
 800a992:	4613      	mov	r3, r2
 800a994:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a996:	7878      	ldrb	r0, [r7, #1]
 800a998:	78ba      	ldrb	r2, [r7, #2]
 800a99a:	78f9      	ldrb	r1, [r7, #3]
 800a99c:	8b3b      	ldrh	r3, [r7, #24]
 800a99e:	9302      	str	r3, [sp, #8]
 800a9a0:	7d3b      	ldrb	r3, [r7, #20]
 800a9a2:	9301      	str	r3, [sp, #4]
 800a9a4:	7c3b      	ldrb	r3, [r7, #16]
 800a9a6:	9300      	str	r3, [sp, #0]
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f002 fd69 	bl	800d482 <USBH_LL_OpenPipe>

  return USBH_OK;
 800a9b0:	2300      	movs	r3, #0
}
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	3708      	adds	r7, #8
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}

0800a9ba <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a9ba:	b580      	push	{r7, lr}
 800a9bc:	b082      	sub	sp, #8
 800a9be:	af00      	add	r7, sp, #0
 800a9c0:	6078      	str	r0, [r7, #4]
 800a9c2:	460b      	mov	r3, r1
 800a9c4:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a9c6:	78fb      	ldrb	r3, [r7, #3]
 800a9c8:	4619      	mov	r1, r3
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f002 fd88 	bl	800d4e0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a9d0:	2300      	movs	r3, #0
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	3708      	adds	r7, #8
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd80      	pop	{r7, pc}

0800a9da <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a9da:	b580      	push	{r7, lr}
 800a9dc:	b084      	sub	sp, #16
 800a9de:	af00      	add	r7, sp, #0
 800a9e0:	6078      	str	r0, [r7, #4]
 800a9e2:	460b      	mov	r3, r1
 800a9e4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 f836 	bl	800aa58 <USBH_GetFreePipe>
 800a9ec:	4603      	mov	r3, r0
 800a9ee:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a9f0:	89fb      	ldrh	r3, [r7, #14]
 800a9f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a9f6:	4293      	cmp	r3, r2
 800a9f8:	d00a      	beq.n	800aa10 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a9fa:	78fa      	ldrb	r2, [r7, #3]
 800a9fc:	89fb      	ldrh	r3, [r7, #14]
 800a9fe:	f003 030f 	and.w	r3, r3, #15
 800aa02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aa06:	6879      	ldr	r1, [r7, #4]
 800aa08:	33e0      	adds	r3, #224	@ 0xe0
 800aa0a:	009b      	lsls	r3, r3, #2
 800aa0c:	440b      	add	r3, r1
 800aa0e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800aa10:	89fb      	ldrh	r3, [r7, #14]
 800aa12:	b2db      	uxtb	r3, r3
}
 800aa14:	4618      	mov	r0, r3
 800aa16:	3710      	adds	r7, #16
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}

0800aa1c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b083      	sub	sp, #12
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	460b      	mov	r3, r1
 800aa26:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800aa28:	78fb      	ldrb	r3, [r7, #3]
 800aa2a:	2b0f      	cmp	r3, #15
 800aa2c:	d80d      	bhi.n	800aa4a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800aa2e:	78fb      	ldrb	r3, [r7, #3]
 800aa30:	687a      	ldr	r2, [r7, #4]
 800aa32:	33e0      	adds	r3, #224	@ 0xe0
 800aa34:	009b      	lsls	r3, r3, #2
 800aa36:	4413      	add	r3, r2
 800aa38:	685a      	ldr	r2, [r3, #4]
 800aa3a:	78fb      	ldrb	r3, [r7, #3]
 800aa3c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800aa40:	6879      	ldr	r1, [r7, #4]
 800aa42:	33e0      	adds	r3, #224	@ 0xe0
 800aa44:	009b      	lsls	r3, r3, #2
 800aa46:	440b      	add	r3, r1
 800aa48:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800aa4a:	2300      	movs	r3, #0
}
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	370c      	adds	r7, #12
 800aa50:	46bd      	mov	sp, r7
 800aa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa56:	4770      	bx	lr

0800aa58 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b085      	sub	sp, #20
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800aa60:	2300      	movs	r3, #0
 800aa62:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800aa64:	2300      	movs	r3, #0
 800aa66:	73fb      	strb	r3, [r7, #15]
 800aa68:	e00f      	b.n	800aa8a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800aa6a:	7bfb      	ldrb	r3, [r7, #15]
 800aa6c:	687a      	ldr	r2, [r7, #4]
 800aa6e:	33e0      	adds	r3, #224	@ 0xe0
 800aa70:	009b      	lsls	r3, r3, #2
 800aa72:	4413      	add	r3, r2
 800aa74:	685b      	ldr	r3, [r3, #4]
 800aa76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d102      	bne.n	800aa84 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800aa7e:	7bfb      	ldrb	r3, [r7, #15]
 800aa80:	b29b      	uxth	r3, r3
 800aa82:	e007      	b.n	800aa94 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800aa84:	7bfb      	ldrb	r3, [r7, #15]
 800aa86:	3301      	adds	r3, #1
 800aa88:	73fb      	strb	r3, [r7, #15]
 800aa8a:	7bfb      	ldrb	r3, [r7, #15]
 800aa8c:	2b0f      	cmp	r3, #15
 800aa8e:	d9ec      	bls.n	800aa6a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800aa90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800aa94:	4618      	mov	r0, r3
 800aa96:	3714      	adds	r7, #20
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9e:	4770      	bx	lr

0800aaa0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800aaa0:	b480      	push	{r7}
 800aaa2:	b085      	sub	sp, #20
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	4603      	mov	r3, r0
 800aaa8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800aaaa:	2300      	movs	r3, #0
 800aaac:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800aaae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800aab2:	2b84      	cmp	r3, #132	@ 0x84
 800aab4:	d005      	beq.n	800aac2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800aab6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	4413      	add	r3, r2
 800aabe:	3303      	adds	r3, #3
 800aac0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800aac2:	68fb      	ldr	r3, [r7, #12]
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3714      	adds	r7, #20
 800aac8:	46bd      	mov	sp, r7
 800aaca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aace:	4770      	bx	lr

0800aad0 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b083      	sub	sp, #12
 800aad4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aad6:	f3ef 8305 	mrs	r3, IPSR
 800aada:	607b      	str	r3, [r7, #4]
  return(result);
 800aadc:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800aade:	2b00      	cmp	r3, #0
 800aae0:	bf14      	ite	ne
 800aae2:	2301      	movne	r3, #1
 800aae4:	2300      	moveq	r3, #0
 800aae6:	b2db      	uxtb	r3, r3
}
 800aae8:	4618      	mov	r0, r3
 800aaea:	370c      	adds	r7, #12
 800aaec:	46bd      	mov	sp, r7
 800aaee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf2:	4770      	bx	lr

0800aaf4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800aaf8:	f001 f984 	bl	800be04 <vTaskStartScheduler>
  
  return osOK;
 800aafc:	2300      	movs	r3, #0
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	bd80      	pop	{r7, pc}

0800ab02 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800ab02:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab04:	b089      	sub	sp, #36	@ 0x24
 800ab06:	af04      	add	r7, sp, #16
 800ab08:	6078      	str	r0, [r7, #4]
 800ab0a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	695b      	ldr	r3, [r3, #20]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d020      	beq.n	800ab56 <osThreadCreate+0x54>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	699b      	ldr	r3, [r3, #24]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d01c      	beq.n	800ab56 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	685c      	ldr	r4, [r3, #4]
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	691e      	ldr	r6, [r3, #16]
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7ff ffb6 	bl	800aaa0 <makeFreeRtosPriority>
 800ab34:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	695b      	ldr	r3, [r3, #20]
 800ab3a:	687a      	ldr	r2, [r7, #4]
 800ab3c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ab3e:	9202      	str	r2, [sp, #8]
 800ab40:	9301      	str	r3, [sp, #4]
 800ab42:	9100      	str	r1, [sp, #0]
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	4632      	mov	r2, r6
 800ab48:	4629      	mov	r1, r5
 800ab4a:	4620      	mov	r0, r4
 800ab4c:	f000 ff74 	bl	800ba38 <xTaskCreateStatic>
 800ab50:	4603      	mov	r3, r0
 800ab52:	60fb      	str	r3, [r7, #12]
 800ab54:	e01c      	b.n	800ab90 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	685c      	ldr	r4, [r3, #4]
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ab62:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	f7ff ff98 	bl	800aaa0 <makeFreeRtosPriority>
 800ab70:	4602      	mov	r2, r0
 800ab72:	f107 030c 	add.w	r3, r7, #12
 800ab76:	9301      	str	r3, [sp, #4]
 800ab78:	9200      	str	r2, [sp, #0]
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	4632      	mov	r2, r6
 800ab7e:	4629      	mov	r1, r5
 800ab80:	4620      	mov	r0, r4
 800ab82:	f000 ffb9 	bl	800baf8 <xTaskCreate>
 800ab86:	4603      	mov	r3, r0
 800ab88:	2b01      	cmp	r3, #1
 800ab8a:	d001      	beq.n	800ab90 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	e000      	b.n	800ab92 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800ab90:	68fb      	ldr	r3, [r7, #12]
}
 800ab92:	4618      	mov	r0, r3
 800ab94:	3714      	adds	r7, #20
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ab9a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800ab9a:	b580      	push	{r7, lr}
 800ab9c:	b084      	sub	sp, #16
 800ab9e:	af00      	add	r7, sp, #0
 800aba0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d001      	beq.n	800abb0 <osDelay+0x16>
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	e000      	b.n	800abb2 <osDelay+0x18>
 800abb0:	2301      	movs	r3, #1
 800abb2:	4618      	mov	r0, r3
 800abb4:	f001 f8f0 	bl	800bd98 <vTaskDelay>
  
  return osOK;
 800abb8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800abba:	4618      	mov	r0, r3
 800abbc:	3710      	adds	r7, #16
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bd80      	pop	{r7, pc}

0800abc2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800abc2:	b590      	push	{r4, r7, lr}
 800abc4:	b085      	sub	sp, #20
 800abc6:	af02      	add	r7, sp, #8
 800abc8:	6078      	str	r0, [r7, #4]
 800abca:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	689b      	ldr	r3, [r3, #8]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d011      	beq.n	800abf8 <osMessageCreate+0x36>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	68db      	ldr	r3, [r3, #12]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d00d      	beq.n	800abf8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	6818      	ldr	r0, [r3, #0]
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6859      	ldr	r1, [r3, #4]
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	689a      	ldr	r2, [r3, #8]
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	68db      	ldr	r3, [r3, #12]
 800abec:	2400      	movs	r4, #0
 800abee:	9400      	str	r4, [sp, #0]
 800abf0:	f000 f9f8 	bl	800afe4 <xQueueGenericCreateStatic>
 800abf4:	4603      	mov	r3, r0
 800abf6:	e008      	b.n	800ac0a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6818      	ldr	r0, [r3, #0]
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	2200      	movs	r2, #0
 800ac02:	4619      	mov	r1, r3
 800ac04:	f000 fa6b 	bl	800b0de <xQueueGenericCreate>
 800ac08:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	370c      	adds	r7, #12
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bd90      	pop	{r4, r7, pc}
	...

0800ac14 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b086      	sub	sp, #24
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	60f8      	str	r0, [r7, #12]
 800ac1c:	60b9      	str	r1, [r7, #8]
 800ac1e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800ac20:	2300      	movs	r3, #0
 800ac22:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800ac28:	697b      	ldr	r3, [r7, #20]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d101      	bne.n	800ac32 <osMessagePut+0x1e>
    ticks = 1;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800ac32:	f7ff ff4d 	bl	800aad0 <inHandlerMode>
 800ac36:	4603      	mov	r3, r0
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d018      	beq.n	800ac6e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800ac3c:	f107 0210 	add.w	r2, r7, #16
 800ac40:	f107 0108 	add.w	r1, r7, #8
 800ac44:	2300      	movs	r3, #0
 800ac46:	68f8      	ldr	r0, [r7, #12]
 800ac48:	f000 fba6 	bl	800b398 <xQueueGenericSendFromISR>
 800ac4c:	4603      	mov	r3, r0
 800ac4e:	2b01      	cmp	r3, #1
 800ac50:	d001      	beq.n	800ac56 <osMessagePut+0x42>
      return osErrorOS;
 800ac52:	23ff      	movs	r3, #255	@ 0xff
 800ac54:	e018      	b.n	800ac88 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ac56:	693b      	ldr	r3, [r7, #16]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d014      	beq.n	800ac86 <osMessagePut+0x72>
 800ac5c:	4b0c      	ldr	r3, [pc, #48]	@ (800ac90 <osMessagePut+0x7c>)
 800ac5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac62:	601a      	str	r2, [r3, #0]
 800ac64:	f3bf 8f4f 	dsb	sy
 800ac68:	f3bf 8f6f 	isb	sy
 800ac6c:	e00b      	b.n	800ac86 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800ac6e:	f107 0108 	add.w	r1, r7, #8
 800ac72:	2300      	movs	r3, #0
 800ac74:	697a      	ldr	r2, [r7, #20]
 800ac76:	68f8      	ldr	r0, [r7, #12]
 800ac78:	f000 fa8c 	bl	800b194 <xQueueGenericSend>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	2b01      	cmp	r3, #1
 800ac80:	d001      	beq.n	800ac86 <osMessagePut+0x72>
      return osErrorOS;
 800ac82:	23ff      	movs	r3, #255	@ 0xff
 800ac84:	e000      	b.n	800ac88 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800ac86:	2300      	movs	r3, #0
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	3718      	adds	r7, #24
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}
 800ac90:	e000ed04 	.word	0xe000ed04

0800ac94 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800ac94:	b590      	push	{r4, r7, lr}
 800ac96:	b08b      	sub	sp, #44	@ 0x2c
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	60f8      	str	r0, [r7, #12]
 800ac9c:	60b9      	str	r1, [r7, #8]
 800ac9e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800aca4:	2300      	movs	r3, #0
 800aca6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d10a      	bne.n	800acc4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800acae:	2380      	movs	r3, #128	@ 0x80
 800acb0:	617b      	str	r3, [r7, #20]
    return event;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	461c      	mov	r4, r3
 800acb6:	f107 0314 	add.w	r3, r7, #20
 800acba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800acbe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800acc2:	e054      	b.n	800ad6e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800acc4:	2300      	movs	r3, #0
 800acc6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800acc8:	2300      	movs	r3, #0
 800acca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acd2:	d103      	bne.n	800acdc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800acd4:	f04f 33ff 	mov.w	r3, #4294967295
 800acd8:	627b      	str	r3, [r7, #36]	@ 0x24
 800acda:	e009      	b.n	800acf0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d006      	beq.n	800acf0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800ace6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d101      	bne.n	800acf0 <osMessageGet+0x5c>
      ticks = 1;
 800acec:	2301      	movs	r3, #1
 800acee:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800acf0:	f7ff feee 	bl	800aad0 <inHandlerMode>
 800acf4:	4603      	mov	r3, r0
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d01c      	beq.n	800ad34 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800acfa:	f107 0220 	add.w	r2, r7, #32
 800acfe:	f107 0314 	add.w	r3, r7, #20
 800ad02:	3304      	adds	r3, #4
 800ad04:	4619      	mov	r1, r3
 800ad06:	68b8      	ldr	r0, [r7, #8]
 800ad08:	f000 fcc6 	bl	800b698 <xQueueReceiveFromISR>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	2b01      	cmp	r3, #1
 800ad10:	d102      	bne.n	800ad18 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800ad12:	2310      	movs	r3, #16
 800ad14:	617b      	str	r3, [r7, #20]
 800ad16:	e001      	b.n	800ad1c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ad1c:	6a3b      	ldr	r3, [r7, #32]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d01d      	beq.n	800ad5e <osMessageGet+0xca>
 800ad22:	4b15      	ldr	r3, [pc, #84]	@ (800ad78 <osMessageGet+0xe4>)
 800ad24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad28:	601a      	str	r2, [r3, #0]
 800ad2a:	f3bf 8f4f 	dsb	sy
 800ad2e:	f3bf 8f6f 	isb	sy
 800ad32:	e014      	b.n	800ad5e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800ad34:	f107 0314 	add.w	r3, r7, #20
 800ad38:	3304      	adds	r3, #4
 800ad3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad3c:	4619      	mov	r1, r3
 800ad3e:	68b8      	ldr	r0, [r7, #8]
 800ad40:	f000 fbc8 	bl	800b4d4 <xQueueReceive>
 800ad44:	4603      	mov	r3, r0
 800ad46:	2b01      	cmp	r3, #1
 800ad48:	d102      	bne.n	800ad50 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800ad4a:	2310      	movs	r3, #16
 800ad4c:	617b      	str	r3, [r7, #20]
 800ad4e:	e006      	b.n	800ad5e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800ad50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d101      	bne.n	800ad5a <osMessageGet+0xc6>
 800ad56:	2300      	movs	r3, #0
 800ad58:	e000      	b.n	800ad5c <osMessageGet+0xc8>
 800ad5a:	2340      	movs	r3, #64	@ 0x40
 800ad5c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	461c      	mov	r4, r3
 800ad62:	f107 0314 	add.w	r3, r7, #20
 800ad66:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ad6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800ad6e:	68f8      	ldr	r0, [r7, #12]
 800ad70:	372c      	adds	r7, #44	@ 0x2c
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd90      	pop	{r4, r7, pc}
 800ad76:	bf00      	nop
 800ad78:	e000ed04 	.word	0xe000ed04

0800ad7c <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b082      	sub	sp, #8
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800ad84:	f7ff fea4 	bl	800aad0 <inHandlerMode>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d004      	beq.n	800ad98 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f000 fd23 	bl	800b7da <uxQueueMessagesWaitingFromISR>
 800ad94:	4603      	mov	r3, r0
 800ad96:	e003      	b.n	800ada0 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800ad98:	6878      	ldr	r0, [r7, #4]
 800ad9a:	f000 fcff 	bl	800b79c <uxQueueMessagesWaiting>
 800ad9e:	4603      	mov	r3, r0
  }
}
 800ada0:	4618      	mov	r0, r3
 800ada2:	3708      	adds	r7, #8
 800ada4:	46bd      	mov	sp, r7
 800ada6:	bd80      	pop	{r7, pc}

0800ada8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ada8:	b480      	push	{r7}
 800adaa:	b083      	sub	sp, #12
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f103 0208 	add.w	r2, r3, #8
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	f04f 32ff 	mov.w	r2, #4294967295
 800adc0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f103 0208 	add.w	r2, r3, #8
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	f103 0208 	add.w	r2, r3, #8
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2200      	movs	r2, #0
 800adda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800addc:	bf00      	nop
 800adde:	370c      	adds	r7, #12
 800ade0:	46bd      	mov	sp, r7
 800ade2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade6:	4770      	bx	lr

0800ade8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ade8:	b480      	push	{r7}
 800adea:	b083      	sub	sp, #12
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2200      	movs	r2, #0
 800adf4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800adf6:	bf00      	nop
 800adf8:	370c      	adds	r7, #12
 800adfa:	46bd      	mov	sp, r7
 800adfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae00:	4770      	bx	lr

0800ae02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ae02:	b480      	push	{r7}
 800ae04:	b085      	sub	sp, #20
 800ae06:	af00      	add	r7, sp, #0
 800ae08:	6078      	str	r0, [r7, #4]
 800ae0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	685b      	ldr	r3, [r3, #4]
 800ae10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ae12:	683b      	ldr	r3, [r7, #0]
 800ae14:	68fa      	ldr	r2, [r7, #12]
 800ae16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	689a      	ldr	r2, [r3, #8]
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	689b      	ldr	r3, [r3, #8]
 800ae24:	683a      	ldr	r2, [r7, #0]
 800ae26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	683a      	ldr	r2, [r7, #0]
 800ae2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	687a      	ldr	r2, [r7, #4]
 800ae32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	1c5a      	adds	r2, r3, #1
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	601a      	str	r2, [r3, #0]
}
 800ae3e:	bf00      	nop
 800ae40:	3714      	adds	r7, #20
 800ae42:	46bd      	mov	sp, r7
 800ae44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae48:	4770      	bx	lr

0800ae4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ae4a:	b480      	push	{r7}
 800ae4c:	b085      	sub	sp, #20
 800ae4e:	af00      	add	r7, sp, #0
 800ae50:	6078      	str	r0, [r7, #4]
 800ae52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae60:	d103      	bne.n	800ae6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	691b      	ldr	r3, [r3, #16]
 800ae66:	60fb      	str	r3, [r7, #12]
 800ae68:	e00c      	b.n	800ae84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	3308      	adds	r3, #8
 800ae6e:	60fb      	str	r3, [r7, #12]
 800ae70:	e002      	b.n	800ae78 <vListInsert+0x2e>
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	685b      	ldr	r3, [r3, #4]
 800ae76:	60fb      	str	r3, [r7, #12]
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	685b      	ldr	r3, [r3, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	68ba      	ldr	r2, [r7, #8]
 800ae80:	429a      	cmp	r2, r3
 800ae82:	d2f6      	bcs.n	800ae72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	685a      	ldr	r2, [r3, #4]
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	685b      	ldr	r3, [r3, #4]
 800ae90:	683a      	ldr	r2, [r7, #0]
 800ae92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	68fa      	ldr	r2, [r7, #12]
 800ae98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	683a      	ldr	r2, [r7, #0]
 800ae9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	687a      	ldr	r2, [r7, #4]
 800aea4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	1c5a      	adds	r2, r3, #1
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	601a      	str	r2, [r3, #0]
}
 800aeb0:	bf00      	nop
 800aeb2:	3714      	adds	r7, #20
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeba:	4770      	bx	lr

0800aebc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800aebc:	b480      	push	{r7}
 800aebe:	b085      	sub	sp, #20
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	691b      	ldr	r3, [r3, #16]
 800aec8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	685b      	ldr	r3, [r3, #4]
 800aece:	687a      	ldr	r2, [r7, #4]
 800aed0:	6892      	ldr	r2, [r2, #8]
 800aed2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	689b      	ldr	r3, [r3, #8]
 800aed8:	687a      	ldr	r2, [r7, #4]
 800aeda:	6852      	ldr	r2, [r2, #4]
 800aedc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	685b      	ldr	r3, [r3, #4]
 800aee2:	687a      	ldr	r2, [r7, #4]
 800aee4:	429a      	cmp	r2, r3
 800aee6:	d103      	bne.n	800aef0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	689a      	ldr	r2, [r3, #8]
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	2200      	movs	r2, #0
 800aef4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	1e5a      	subs	r2, r3, #1
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	681b      	ldr	r3, [r3, #0]
}
 800af04:	4618      	mov	r0, r3
 800af06:	3714      	adds	r7, #20
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr

0800af10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b084      	sub	sp, #16
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
 800af18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d10b      	bne.n	800af3c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800af24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af28:	f383 8811 	msr	BASEPRI, r3
 800af2c:	f3bf 8f6f 	isb	sy
 800af30:	f3bf 8f4f 	dsb	sy
 800af34:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800af36:	bf00      	nop
 800af38:	bf00      	nop
 800af3a:	e7fd      	b.n	800af38 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800af3c:	f001 fdbc 	bl	800cab8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	681a      	ldr	r2, [r3, #0]
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af48:	68f9      	ldr	r1, [r7, #12]
 800af4a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800af4c:	fb01 f303 	mul.w	r3, r1, r3
 800af50:	441a      	add	r2, r3
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	2200      	movs	r2, #0
 800af5a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	681a      	ldr	r2, [r3, #0]
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	681a      	ldr	r2, [r3, #0]
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af6c:	3b01      	subs	r3, #1
 800af6e:	68f9      	ldr	r1, [r7, #12]
 800af70:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800af72:	fb01 f303 	mul.w	r3, r1, r3
 800af76:	441a      	add	r2, r3
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	22ff      	movs	r2, #255	@ 0xff
 800af80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	22ff      	movs	r2, #255	@ 0xff
 800af88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d114      	bne.n	800afbc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	691b      	ldr	r3, [r3, #16]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d01a      	beq.n	800afd0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	3310      	adds	r3, #16
 800af9e:	4618      	mov	r0, r3
 800afa0:	f001 f98a 	bl	800c2b8 <xTaskRemoveFromEventList>
 800afa4:	4603      	mov	r3, r0
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d012      	beq.n	800afd0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800afaa:	4b0d      	ldr	r3, [pc, #52]	@ (800afe0 <xQueueGenericReset+0xd0>)
 800afac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afb0:	601a      	str	r2, [r3, #0]
 800afb2:	f3bf 8f4f 	dsb	sy
 800afb6:	f3bf 8f6f 	isb	sy
 800afba:	e009      	b.n	800afd0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	3310      	adds	r3, #16
 800afc0:	4618      	mov	r0, r3
 800afc2:	f7ff fef1 	bl	800ada8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	3324      	adds	r3, #36	@ 0x24
 800afca:	4618      	mov	r0, r3
 800afcc:	f7ff feec 	bl	800ada8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800afd0:	f001 fda4 	bl	800cb1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800afd4:	2301      	movs	r3, #1
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3710      	adds	r7, #16
 800afda:	46bd      	mov	sp, r7
 800afdc:	bd80      	pop	{r7, pc}
 800afde:	bf00      	nop
 800afe0:	e000ed04 	.word	0xe000ed04

0800afe4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b08e      	sub	sp, #56	@ 0x38
 800afe8:	af02      	add	r7, sp, #8
 800afea:	60f8      	str	r0, [r7, #12]
 800afec:	60b9      	str	r1, [r7, #8]
 800afee:	607a      	str	r2, [r7, #4]
 800aff0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d10b      	bne.n	800b010 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800aff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800affc:	f383 8811 	msr	BASEPRI, r3
 800b000:	f3bf 8f6f 	isb	sy
 800b004:	f3bf 8f4f 	dsb	sy
 800b008:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b00a:	bf00      	nop
 800b00c:	bf00      	nop
 800b00e:	e7fd      	b.n	800b00c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d10b      	bne.n	800b02e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800b016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b01a:	f383 8811 	msr	BASEPRI, r3
 800b01e:	f3bf 8f6f 	isb	sy
 800b022:	f3bf 8f4f 	dsb	sy
 800b026:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b028:	bf00      	nop
 800b02a:	bf00      	nop
 800b02c:	e7fd      	b.n	800b02a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d002      	beq.n	800b03a <xQueueGenericCreateStatic+0x56>
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d001      	beq.n	800b03e <xQueueGenericCreateStatic+0x5a>
 800b03a:	2301      	movs	r3, #1
 800b03c:	e000      	b.n	800b040 <xQueueGenericCreateStatic+0x5c>
 800b03e:	2300      	movs	r3, #0
 800b040:	2b00      	cmp	r3, #0
 800b042:	d10b      	bne.n	800b05c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800b044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b048:	f383 8811 	msr	BASEPRI, r3
 800b04c:	f3bf 8f6f 	isb	sy
 800b050:	f3bf 8f4f 	dsb	sy
 800b054:	623b      	str	r3, [r7, #32]
}
 800b056:	bf00      	nop
 800b058:	bf00      	nop
 800b05a:	e7fd      	b.n	800b058 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d102      	bne.n	800b068 <xQueueGenericCreateStatic+0x84>
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d101      	bne.n	800b06c <xQueueGenericCreateStatic+0x88>
 800b068:	2301      	movs	r3, #1
 800b06a:	e000      	b.n	800b06e <xQueueGenericCreateStatic+0x8a>
 800b06c:	2300      	movs	r3, #0
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d10b      	bne.n	800b08a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b076:	f383 8811 	msr	BASEPRI, r3
 800b07a:	f3bf 8f6f 	isb	sy
 800b07e:	f3bf 8f4f 	dsb	sy
 800b082:	61fb      	str	r3, [r7, #28]
}
 800b084:	bf00      	nop
 800b086:	bf00      	nop
 800b088:	e7fd      	b.n	800b086 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b08a:	2348      	movs	r3, #72	@ 0x48
 800b08c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b08e:	697b      	ldr	r3, [r7, #20]
 800b090:	2b48      	cmp	r3, #72	@ 0x48
 800b092:	d00b      	beq.n	800b0ac <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b098:	f383 8811 	msr	BASEPRI, r3
 800b09c:	f3bf 8f6f 	isb	sy
 800b0a0:	f3bf 8f4f 	dsb	sy
 800b0a4:	61bb      	str	r3, [r7, #24]
}
 800b0a6:	bf00      	nop
 800b0a8:	bf00      	nop
 800b0aa:	e7fd      	b.n	800b0a8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b0ac:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b0b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d00d      	beq.n	800b0d4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b0b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ba:	2201      	movs	r2, #1
 800b0bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b0c0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0c6:	9300      	str	r3, [sp, #0]
 800b0c8:	4613      	mov	r3, r2
 800b0ca:	687a      	ldr	r2, [r7, #4]
 800b0cc:	68b9      	ldr	r1, [r7, #8]
 800b0ce:	68f8      	ldr	r0, [r7, #12]
 800b0d0:	f000 f840 	bl	800b154 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b0d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	3730      	adds	r7, #48	@ 0x30
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	bd80      	pop	{r7, pc}

0800b0de <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b0de:	b580      	push	{r7, lr}
 800b0e0:	b08a      	sub	sp, #40	@ 0x28
 800b0e2:	af02      	add	r7, sp, #8
 800b0e4:	60f8      	str	r0, [r7, #12]
 800b0e6:	60b9      	str	r1, [r7, #8]
 800b0e8:	4613      	mov	r3, r2
 800b0ea:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d10b      	bne.n	800b10a <xQueueGenericCreate+0x2c>
	__asm volatile
 800b0f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0f6:	f383 8811 	msr	BASEPRI, r3
 800b0fa:	f3bf 8f6f 	isb	sy
 800b0fe:	f3bf 8f4f 	dsb	sy
 800b102:	613b      	str	r3, [r7, #16]
}
 800b104:	bf00      	nop
 800b106:	bf00      	nop
 800b108:	e7fd      	b.n	800b106 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	68ba      	ldr	r2, [r7, #8]
 800b10e:	fb02 f303 	mul.w	r3, r2, r3
 800b112:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b114:	69fb      	ldr	r3, [r7, #28]
 800b116:	3348      	adds	r3, #72	@ 0x48
 800b118:	4618      	mov	r0, r3
 800b11a:	f001 fdef 	bl	800ccfc <pvPortMalloc>
 800b11e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b120:	69bb      	ldr	r3, [r7, #24]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d011      	beq.n	800b14a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b126:	69bb      	ldr	r3, [r7, #24]
 800b128:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b12a:	697b      	ldr	r3, [r7, #20]
 800b12c:	3348      	adds	r3, #72	@ 0x48
 800b12e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b130:	69bb      	ldr	r3, [r7, #24]
 800b132:	2200      	movs	r2, #0
 800b134:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b138:	79fa      	ldrb	r2, [r7, #7]
 800b13a:	69bb      	ldr	r3, [r7, #24]
 800b13c:	9300      	str	r3, [sp, #0]
 800b13e:	4613      	mov	r3, r2
 800b140:	697a      	ldr	r2, [r7, #20]
 800b142:	68b9      	ldr	r1, [r7, #8]
 800b144:	68f8      	ldr	r0, [r7, #12]
 800b146:	f000 f805 	bl	800b154 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b14a:	69bb      	ldr	r3, [r7, #24]
	}
 800b14c:	4618      	mov	r0, r3
 800b14e:	3720      	adds	r7, #32
 800b150:	46bd      	mov	sp, r7
 800b152:	bd80      	pop	{r7, pc}

0800b154 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b084      	sub	sp, #16
 800b158:	af00      	add	r7, sp, #0
 800b15a:	60f8      	str	r0, [r7, #12]
 800b15c:	60b9      	str	r1, [r7, #8]
 800b15e:	607a      	str	r2, [r7, #4]
 800b160:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d103      	bne.n	800b170 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b168:	69bb      	ldr	r3, [r7, #24]
 800b16a:	69ba      	ldr	r2, [r7, #24]
 800b16c:	601a      	str	r2, [r3, #0]
 800b16e:	e002      	b.n	800b176 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b170:	69bb      	ldr	r3, [r7, #24]
 800b172:	687a      	ldr	r2, [r7, #4]
 800b174:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b176:	69bb      	ldr	r3, [r7, #24]
 800b178:	68fa      	ldr	r2, [r7, #12]
 800b17a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b17c:	69bb      	ldr	r3, [r7, #24]
 800b17e:	68ba      	ldr	r2, [r7, #8]
 800b180:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b182:	2101      	movs	r1, #1
 800b184:	69b8      	ldr	r0, [r7, #24]
 800b186:	f7ff fec3 	bl	800af10 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b18a:	bf00      	nop
 800b18c:	3710      	adds	r7, #16
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}
	...

0800b194 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b08e      	sub	sp, #56	@ 0x38
 800b198:	af00      	add	r7, sp, #0
 800b19a:	60f8      	str	r0, [r7, #12]
 800b19c:	60b9      	str	r1, [r7, #8]
 800b19e:	607a      	str	r2, [r7, #4]
 800b1a0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d10b      	bne.n	800b1c8 <xQueueGenericSend+0x34>
	__asm volatile
 800b1b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1b4:	f383 8811 	msr	BASEPRI, r3
 800b1b8:	f3bf 8f6f 	isb	sy
 800b1bc:	f3bf 8f4f 	dsb	sy
 800b1c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b1c2:	bf00      	nop
 800b1c4:	bf00      	nop
 800b1c6:	e7fd      	b.n	800b1c4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b1c8:	68bb      	ldr	r3, [r7, #8]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d103      	bne.n	800b1d6 <xQueueGenericSend+0x42>
 800b1ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d101      	bne.n	800b1da <xQueueGenericSend+0x46>
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	e000      	b.n	800b1dc <xQueueGenericSend+0x48>
 800b1da:	2300      	movs	r3, #0
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d10b      	bne.n	800b1f8 <xQueueGenericSend+0x64>
	__asm volatile
 800b1e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1e4:	f383 8811 	msr	BASEPRI, r3
 800b1e8:	f3bf 8f6f 	isb	sy
 800b1ec:	f3bf 8f4f 	dsb	sy
 800b1f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b1f2:	bf00      	nop
 800b1f4:	bf00      	nop
 800b1f6:	e7fd      	b.n	800b1f4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	2b02      	cmp	r3, #2
 800b1fc:	d103      	bne.n	800b206 <xQueueGenericSend+0x72>
 800b1fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b202:	2b01      	cmp	r3, #1
 800b204:	d101      	bne.n	800b20a <xQueueGenericSend+0x76>
 800b206:	2301      	movs	r3, #1
 800b208:	e000      	b.n	800b20c <xQueueGenericSend+0x78>
 800b20a:	2300      	movs	r3, #0
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d10b      	bne.n	800b228 <xQueueGenericSend+0x94>
	__asm volatile
 800b210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b214:	f383 8811 	msr	BASEPRI, r3
 800b218:	f3bf 8f6f 	isb	sy
 800b21c:	f3bf 8f4f 	dsb	sy
 800b220:	623b      	str	r3, [r7, #32]
}
 800b222:	bf00      	nop
 800b224:	bf00      	nop
 800b226:	e7fd      	b.n	800b224 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b228:	f001 fa0c 	bl	800c644 <xTaskGetSchedulerState>
 800b22c:	4603      	mov	r3, r0
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d102      	bne.n	800b238 <xQueueGenericSend+0xa4>
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d101      	bne.n	800b23c <xQueueGenericSend+0xa8>
 800b238:	2301      	movs	r3, #1
 800b23a:	e000      	b.n	800b23e <xQueueGenericSend+0xaa>
 800b23c:	2300      	movs	r3, #0
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d10b      	bne.n	800b25a <xQueueGenericSend+0xc6>
	__asm volatile
 800b242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b246:	f383 8811 	msr	BASEPRI, r3
 800b24a:	f3bf 8f6f 	isb	sy
 800b24e:	f3bf 8f4f 	dsb	sy
 800b252:	61fb      	str	r3, [r7, #28]
}
 800b254:	bf00      	nop
 800b256:	bf00      	nop
 800b258:	e7fd      	b.n	800b256 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b25a:	f001 fc2d 	bl	800cab8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b25e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b260:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b266:	429a      	cmp	r2, r3
 800b268:	d302      	bcc.n	800b270 <xQueueGenericSend+0xdc>
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	2b02      	cmp	r3, #2
 800b26e:	d129      	bne.n	800b2c4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b270:	683a      	ldr	r2, [r7, #0]
 800b272:	68b9      	ldr	r1, [r7, #8]
 800b274:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b276:	f000 facf 	bl	800b818 <prvCopyDataToQueue>
 800b27a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b27c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b27e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b280:	2b00      	cmp	r3, #0
 800b282:	d010      	beq.n	800b2a6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b286:	3324      	adds	r3, #36	@ 0x24
 800b288:	4618      	mov	r0, r3
 800b28a:	f001 f815 	bl	800c2b8 <xTaskRemoveFromEventList>
 800b28e:	4603      	mov	r3, r0
 800b290:	2b00      	cmp	r3, #0
 800b292:	d013      	beq.n	800b2bc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b294:	4b3f      	ldr	r3, [pc, #252]	@ (800b394 <xQueueGenericSend+0x200>)
 800b296:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b29a:	601a      	str	r2, [r3, #0]
 800b29c:	f3bf 8f4f 	dsb	sy
 800b2a0:	f3bf 8f6f 	isb	sy
 800b2a4:	e00a      	b.n	800b2bc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b2a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d007      	beq.n	800b2bc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b2ac:	4b39      	ldr	r3, [pc, #228]	@ (800b394 <xQueueGenericSend+0x200>)
 800b2ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b2b2:	601a      	str	r2, [r3, #0]
 800b2b4:	f3bf 8f4f 	dsb	sy
 800b2b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b2bc:	f001 fc2e 	bl	800cb1c <vPortExitCritical>
				return pdPASS;
 800b2c0:	2301      	movs	r3, #1
 800b2c2:	e063      	b.n	800b38c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d103      	bne.n	800b2d2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b2ca:	f001 fc27 	bl	800cb1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	e05c      	b.n	800b38c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b2d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d106      	bne.n	800b2e6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b2d8:	f107 0314 	add.w	r3, r7, #20
 800b2dc:	4618      	mov	r0, r3
 800b2de:	f001 f84f 	bl	800c380 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b2e6:	f001 fc19 	bl	800cb1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b2ea:	f000 fdf5 	bl	800bed8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b2ee:	f001 fbe3 	bl	800cab8 <vPortEnterCritical>
 800b2f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b2f8:	b25b      	sxtb	r3, r3
 800b2fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2fe:	d103      	bne.n	800b308 <xQueueGenericSend+0x174>
 800b300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b302:	2200      	movs	r2, #0
 800b304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b30a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b30e:	b25b      	sxtb	r3, r3
 800b310:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b314:	d103      	bne.n	800b31e <xQueueGenericSend+0x18a>
 800b316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b318:	2200      	movs	r2, #0
 800b31a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b31e:	f001 fbfd 	bl	800cb1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b322:	1d3a      	adds	r2, r7, #4
 800b324:	f107 0314 	add.w	r3, r7, #20
 800b328:	4611      	mov	r1, r2
 800b32a:	4618      	mov	r0, r3
 800b32c:	f001 f83e 	bl	800c3ac <xTaskCheckForTimeOut>
 800b330:	4603      	mov	r3, r0
 800b332:	2b00      	cmp	r3, #0
 800b334:	d124      	bne.n	800b380 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b336:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b338:	f000 fb66 	bl	800ba08 <prvIsQueueFull>
 800b33c:	4603      	mov	r3, r0
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d018      	beq.n	800b374 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b344:	3310      	adds	r3, #16
 800b346:	687a      	ldr	r2, [r7, #4]
 800b348:	4611      	mov	r1, r2
 800b34a:	4618      	mov	r0, r3
 800b34c:	f000 ff8e 	bl	800c26c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b350:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b352:	f000 faf1 	bl	800b938 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b356:	f000 fdcd 	bl	800bef4 <xTaskResumeAll>
 800b35a:	4603      	mov	r3, r0
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	f47f af7c 	bne.w	800b25a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b362:	4b0c      	ldr	r3, [pc, #48]	@ (800b394 <xQueueGenericSend+0x200>)
 800b364:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b368:	601a      	str	r2, [r3, #0]
 800b36a:	f3bf 8f4f 	dsb	sy
 800b36e:	f3bf 8f6f 	isb	sy
 800b372:	e772      	b.n	800b25a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b374:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b376:	f000 fadf 	bl	800b938 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b37a:	f000 fdbb 	bl	800bef4 <xTaskResumeAll>
 800b37e:	e76c      	b.n	800b25a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b380:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b382:	f000 fad9 	bl	800b938 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b386:	f000 fdb5 	bl	800bef4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b38a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b38c:	4618      	mov	r0, r3
 800b38e:	3738      	adds	r7, #56	@ 0x38
 800b390:	46bd      	mov	sp, r7
 800b392:	bd80      	pop	{r7, pc}
 800b394:	e000ed04 	.word	0xe000ed04

0800b398 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b090      	sub	sp, #64	@ 0x40
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	60f8      	str	r0, [r7, #12]
 800b3a0:	60b9      	str	r1, [r7, #8]
 800b3a2:	607a      	str	r2, [r7, #4]
 800b3a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b3aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d10b      	bne.n	800b3c8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b3b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3b4:	f383 8811 	msr	BASEPRI, r3
 800b3b8:	f3bf 8f6f 	isb	sy
 800b3bc:	f3bf 8f4f 	dsb	sy
 800b3c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b3c2:	bf00      	nop
 800b3c4:	bf00      	nop
 800b3c6:	e7fd      	b.n	800b3c4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d103      	bne.n	800b3d6 <xQueueGenericSendFromISR+0x3e>
 800b3ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d101      	bne.n	800b3da <xQueueGenericSendFromISR+0x42>
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	e000      	b.n	800b3dc <xQueueGenericSendFromISR+0x44>
 800b3da:	2300      	movs	r3, #0
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d10b      	bne.n	800b3f8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b3e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3e4:	f383 8811 	msr	BASEPRI, r3
 800b3e8:	f3bf 8f6f 	isb	sy
 800b3ec:	f3bf 8f4f 	dsb	sy
 800b3f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b3f2:	bf00      	nop
 800b3f4:	bf00      	nop
 800b3f6:	e7fd      	b.n	800b3f4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	2b02      	cmp	r3, #2
 800b3fc:	d103      	bne.n	800b406 <xQueueGenericSendFromISR+0x6e>
 800b3fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b400:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b402:	2b01      	cmp	r3, #1
 800b404:	d101      	bne.n	800b40a <xQueueGenericSendFromISR+0x72>
 800b406:	2301      	movs	r3, #1
 800b408:	e000      	b.n	800b40c <xQueueGenericSendFromISR+0x74>
 800b40a:	2300      	movs	r3, #0
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d10b      	bne.n	800b428 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b414:	f383 8811 	msr	BASEPRI, r3
 800b418:	f3bf 8f6f 	isb	sy
 800b41c:	f3bf 8f4f 	dsb	sy
 800b420:	623b      	str	r3, [r7, #32]
}
 800b422:	bf00      	nop
 800b424:	bf00      	nop
 800b426:	e7fd      	b.n	800b424 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b428:	f001 fc26 	bl	800cc78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b42c:	f3ef 8211 	mrs	r2, BASEPRI
 800b430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b434:	f383 8811 	msr	BASEPRI, r3
 800b438:	f3bf 8f6f 	isb	sy
 800b43c:	f3bf 8f4f 	dsb	sy
 800b440:	61fa      	str	r2, [r7, #28]
 800b442:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b444:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b446:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b44a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b44c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b44e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b450:	429a      	cmp	r2, r3
 800b452:	d302      	bcc.n	800b45a <xQueueGenericSendFromISR+0xc2>
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	2b02      	cmp	r3, #2
 800b458:	d12f      	bne.n	800b4ba <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b45a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b45c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b460:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b468:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b46a:	683a      	ldr	r2, [r7, #0]
 800b46c:	68b9      	ldr	r1, [r7, #8]
 800b46e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b470:	f000 f9d2 	bl	800b818 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b474:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b47c:	d112      	bne.n	800b4a4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b47e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b482:	2b00      	cmp	r3, #0
 800b484:	d016      	beq.n	800b4b4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b488:	3324      	adds	r3, #36	@ 0x24
 800b48a:	4618      	mov	r0, r3
 800b48c:	f000 ff14 	bl	800c2b8 <xTaskRemoveFromEventList>
 800b490:	4603      	mov	r3, r0
 800b492:	2b00      	cmp	r3, #0
 800b494:	d00e      	beq.n	800b4b4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d00b      	beq.n	800b4b4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	2201      	movs	r2, #1
 800b4a0:	601a      	str	r2, [r3, #0]
 800b4a2:	e007      	b.n	800b4b4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b4a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b4a8:	3301      	adds	r3, #1
 800b4aa:	b2db      	uxtb	r3, r3
 800b4ac:	b25a      	sxtb	r2, r3
 800b4ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b4b8:	e001      	b.n	800b4be <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b4be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4c0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b4c2:	697b      	ldr	r3, [r7, #20]
 800b4c4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b4c8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b4ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	3740      	adds	r7, #64	@ 0x40
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	bd80      	pop	{r7, pc}

0800b4d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b08c      	sub	sp, #48	@ 0x30
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	60f8      	str	r0, [r7, #12]
 800b4dc:	60b9      	str	r1, [r7, #8]
 800b4de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b4e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d10b      	bne.n	800b506 <xQueueReceive+0x32>
	__asm volatile
 800b4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4f2:	f383 8811 	msr	BASEPRI, r3
 800b4f6:	f3bf 8f6f 	isb	sy
 800b4fa:	f3bf 8f4f 	dsb	sy
 800b4fe:	623b      	str	r3, [r7, #32]
}
 800b500:	bf00      	nop
 800b502:	bf00      	nop
 800b504:	e7fd      	b.n	800b502 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d103      	bne.n	800b514 <xQueueReceive+0x40>
 800b50c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b50e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b510:	2b00      	cmp	r3, #0
 800b512:	d101      	bne.n	800b518 <xQueueReceive+0x44>
 800b514:	2301      	movs	r3, #1
 800b516:	e000      	b.n	800b51a <xQueueReceive+0x46>
 800b518:	2300      	movs	r3, #0
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d10b      	bne.n	800b536 <xQueueReceive+0x62>
	__asm volatile
 800b51e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b522:	f383 8811 	msr	BASEPRI, r3
 800b526:	f3bf 8f6f 	isb	sy
 800b52a:	f3bf 8f4f 	dsb	sy
 800b52e:	61fb      	str	r3, [r7, #28]
}
 800b530:	bf00      	nop
 800b532:	bf00      	nop
 800b534:	e7fd      	b.n	800b532 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b536:	f001 f885 	bl	800c644 <xTaskGetSchedulerState>
 800b53a:	4603      	mov	r3, r0
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d102      	bne.n	800b546 <xQueueReceive+0x72>
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d101      	bne.n	800b54a <xQueueReceive+0x76>
 800b546:	2301      	movs	r3, #1
 800b548:	e000      	b.n	800b54c <xQueueReceive+0x78>
 800b54a:	2300      	movs	r3, #0
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d10b      	bne.n	800b568 <xQueueReceive+0x94>
	__asm volatile
 800b550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b554:	f383 8811 	msr	BASEPRI, r3
 800b558:	f3bf 8f6f 	isb	sy
 800b55c:	f3bf 8f4f 	dsb	sy
 800b560:	61bb      	str	r3, [r7, #24]
}
 800b562:	bf00      	nop
 800b564:	bf00      	nop
 800b566:	e7fd      	b.n	800b564 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b568:	f001 faa6 	bl	800cab8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b56c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b56e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b570:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b574:	2b00      	cmp	r3, #0
 800b576:	d01f      	beq.n	800b5b8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b578:	68b9      	ldr	r1, [r7, #8]
 800b57a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b57c:	f000 f9b6 	bl	800b8ec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b582:	1e5a      	subs	r2, r3, #1
 800b584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b586:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b58a:	691b      	ldr	r3, [r3, #16]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d00f      	beq.n	800b5b0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b592:	3310      	adds	r3, #16
 800b594:	4618      	mov	r0, r3
 800b596:	f000 fe8f 	bl	800c2b8 <xTaskRemoveFromEventList>
 800b59a:	4603      	mov	r3, r0
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d007      	beq.n	800b5b0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b5a0:	4b3c      	ldr	r3, [pc, #240]	@ (800b694 <xQueueReceive+0x1c0>)
 800b5a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5a6:	601a      	str	r2, [r3, #0]
 800b5a8:	f3bf 8f4f 	dsb	sy
 800b5ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b5b0:	f001 fab4 	bl	800cb1c <vPortExitCritical>
				return pdPASS;
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	e069      	b.n	800b68c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d103      	bne.n	800b5c6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b5be:	f001 faad 	bl	800cb1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	e062      	b.n	800b68c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b5c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d106      	bne.n	800b5da <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b5cc:	f107 0310 	add.w	r3, r7, #16
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	f000 fed5 	bl	800c380 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b5da:	f001 fa9f 	bl	800cb1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b5de:	f000 fc7b 	bl	800bed8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b5e2:	f001 fa69 	bl	800cab8 <vPortEnterCritical>
 800b5e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b5ec:	b25b      	sxtb	r3, r3
 800b5ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5f2:	d103      	bne.n	800b5fc <xQueueReceive+0x128>
 800b5f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b5fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b602:	b25b      	sxtb	r3, r3
 800b604:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b608:	d103      	bne.n	800b612 <xQueueReceive+0x13e>
 800b60a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b60c:	2200      	movs	r2, #0
 800b60e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b612:	f001 fa83 	bl	800cb1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b616:	1d3a      	adds	r2, r7, #4
 800b618:	f107 0310 	add.w	r3, r7, #16
 800b61c:	4611      	mov	r1, r2
 800b61e:	4618      	mov	r0, r3
 800b620:	f000 fec4 	bl	800c3ac <xTaskCheckForTimeOut>
 800b624:	4603      	mov	r3, r0
 800b626:	2b00      	cmp	r3, #0
 800b628:	d123      	bne.n	800b672 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b62a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b62c:	f000 f9d6 	bl	800b9dc <prvIsQueueEmpty>
 800b630:	4603      	mov	r3, r0
 800b632:	2b00      	cmp	r3, #0
 800b634:	d017      	beq.n	800b666 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b638:	3324      	adds	r3, #36	@ 0x24
 800b63a:	687a      	ldr	r2, [r7, #4]
 800b63c:	4611      	mov	r1, r2
 800b63e:	4618      	mov	r0, r3
 800b640:	f000 fe14 	bl	800c26c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b644:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b646:	f000 f977 	bl	800b938 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b64a:	f000 fc53 	bl	800bef4 <xTaskResumeAll>
 800b64e:	4603      	mov	r3, r0
 800b650:	2b00      	cmp	r3, #0
 800b652:	d189      	bne.n	800b568 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b654:	4b0f      	ldr	r3, [pc, #60]	@ (800b694 <xQueueReceive+0x1c0>)
 800b656:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b65a:	601a      	str	r2, [r3, #0]
 800b65c:	f3bf 8f4f 	dsb	sy
 800b660:	f3bf 8f6f 	isb	sy
 800b664:	e780      	b.n	800b568 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b666:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b668:	f000 f966 	bl	800b938 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b66c:	f000 fc42 	bl	800bef4 <xTaskResumeAll>
 800b670:	e77a      	b.n	800b568 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b672:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b674:	f000 f960 	bl	800b938 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b678:	f000 fc3c 	bl	800bef4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b67c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b67e:	f000 f9ad 	bl	800b9dc <prvIsQueueEmpty>
 800b682:	4603      	mov	r3, r0
 800b684:	2b00      	cmp	r3, #0
 800b686:	f43f af6f 	beq.w	800b568 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b68a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3730      	adds	r7, #48	@ 0x30
 800b690:	46bd      	mov	sp, r7
 800b692:	bd80      	pop	{r7, pc}
 800b694:	e000ed04 	.word	0xe000ed04

0800b698 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b08e      	sub	sp, #56	@ 0x38
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	60f8      	str	r0, [r7, #12]
 800b6a0:	60b9      	str	r1, [r7, #8]
 800b6a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b6a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d10b      	bne.n	800b6c6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800b6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6b2:	f383 8811 	msr	BASEPRI, r3
 800b6b6:	f3bf 8f6f 	isb	sy
 800b6ba:	f3bf 8f4f 	dsb	sy
 800b6be:	623b      	str	r3, [r7, #32]
}
 800b6c0:	bf00      	nop
 800b6c2:	bf00      	nop
 800b6c4:	e7fd      	b.n	800b6c2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b6c6:	68bb      	ldr	r3, [r7, #8]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d103      	bne.n	800b6d4 <xQueueReceiveFromISR+0x3c>
 800b6cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d101      	bne.n	800b6d8 <xQueueReceiveFromISR+0x40>
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	e000      	b.n	800b6da <xQueueReceiveFromISR+0x42>
 800b6d8:	2300      	movs	r3, #0
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d10b      	bne.n	800b6f6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800b6de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6e2:	f383 8811 	msr	BASEPRI, r3
 800b6e6:	f3bf 8f6f 	isb	sy
 800b6ea:	f3bf 8f4f 	dsb	sy
 800b6ee:	61fb      	str	r3, [r7, #28]
}
 800b6f0:	bf00      	nop
 800b6f2:	bf00      	nop
 800b6f4:	e7fd      	b.n	800b6f2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b6f6:	f001 fabf 	bl	800cc78 <vPortValidateInterruptPriority>
	__asm volatile
 800b6fa:	f3ef 8211 	mrs	r2, BASEPRI
 800b6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b702:	f383 8811 	msr	BASEPRI, r3
 800b706:	f3bf 8f6f 	isb	sy
 800b70a:	f3bf 8f4f 	dsb	sy
 800b70e:	61ba      	str	r2, [r7, #24]
 800b710:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b712:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b714:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b71a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b71c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d02f      	beq.n	800b782 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b724:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b728:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b72c:	68b9      	ldr	r1, [r7, #8]
 800b72e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b730:	f000 f8dc 	bl	800b8ec <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b736:	1e5a      	subs	r2, r3, #1
 800b738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b73a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b73c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800b740:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b744:	d112      	bne.n	800b76c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b748:	691b      	ldr	r3, [r3, #16]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d016      	beq.n	800b77c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b74e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b750:	3310      	adds	r3, #16
 800b752:	4618      	mov	r0, r3
 800b754:	f000 fdb0 	bl	800c2b8 <xTaskRemoveFromEventList>
 800b758:	4603      	mov	r3, r0
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d00e      	beq.n	800b77c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d00b      	beq.n	800b77c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	2201      	movs	r2, #1
 800b768:	601a      	str	r2, [r3, #0]
 800b76a:	e007      	b.n	800b77c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b76c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b770:	3301      	adds	r3, #1
 800b772:	b2db      	uxtb	r3, r3
 800b774:	b25a      	sxtb	r2, r3
 800b776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b778:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800b77c:	2301      	movs	r3, #1
 800b77e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b780:	e001      	b.n	800b786 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800b782:	2300      	movs	r3, #0
 800b784:	637b      	str	r3, [r7, #52]	@ 0x34
 800b786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b788:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b78a:	693b      	ldr	r3, [r7, #16]
 800b78c:	f383 8811 	msr	BASEPRI, r3
}
 800b790:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b794:	4618      	mov	r0, r3
 800b796:	3738      	adds	r7, #56	@ 0x38
 800b798:	46bd      	mov	sp, r7
 800b79a:	bd80      	pop	{r7, pc}

0800b79c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b084      	sub	sp, #16
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d10b      	bne.n	800b7c2 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800b7aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7ae:	f383 8811 	msr	BASEPRI, r3
 800b7b2:	f3bf 8f6f 	isb	sy
 800b7b6:	f3bf 8f4f 	dsb	sy
 800b7ba:	60bb      	str	r3, [r7, #8]
}
 800b7bc:	bf00      	nop
 800b7be:	bf00      	nop
 800b7c0:	e7fd      	b.n	800b7be <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800b7c2:	f001 f979 	bl	800cab8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7ca:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800b7cc:	f001 f9a6 	bl	800cb1c <vPortExitCritical>

	return uxReturn;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	3710      	adds	r7, #16
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	bd80      	pop	{r7, pc}

0800b7da <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800b7da:	b480      	push	{r7}
 800b7dc:	b087      	sub	sp, #28
 800b7de:	af00      	add	r7, sp, #0
 800b7e0:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800b7e6:	697b      	ldr	r3, [r7, #20]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d10b      	bne.n	800b804 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 800b7ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7f0:	f383 8811 	msr	BASEPRI, r3
 800b7f4:	f3bf 8f6f 	isb	sy
 800b7f8:	f3bf 8f4f 	dsb	sy
 800b7fc:	60fb      	str	r3, [r7, #12]
}
 800b7fe:	bf00      	nop
 800b800:	bf00      	nop
 800b802:	e7fd      	b.n	800b800 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800b804:	697b      	ldr	r3, [r7, #20]
 800b806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b808:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800b80a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b80c:	4618      	mov	r0, r3
 800b80e:	371c      	adds	r7, #28
 800b810:	46bd      	mov	sp, r7
 800b812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b816:	4770      	bx	lr

0800b818 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b086      	sub	sp, #24
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	60f8      	str	r0, [r7, #12]
 800b820:	60b9      	str	r1, [r7, #8]
 800b822:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b824:	2300      	movs	r3, #0
 800b826:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b82c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b832:	2b00      	cmp	r3, #0
 800b834:	d10d      	bne.n	800b852 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d14d      	bne.n	800b8da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	689b      	ldr	r3, [r3, #8]
 800b842:	4618      	mov	r0, r3
 800b844:	f000 ff1c 	bl	800c680 <xTaskPriorityDisinherit>
 800b848:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	2200      	movs	r2, #0
 800b84e:	609a      	str	r2, [r3, #8]
 800b850:	e043      	b.n	800b8da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d119      	bne.n	800b88c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	6858      	ldr	r0, [r3, #4]
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b860:	461a      	mov	r2, r3
 800b862:	68b9      	ldr	r1, [r7, #8]
 800b864:	f002 f89c 	bl	800d9a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	685a      	ldr	r2, [r3, #4]
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b870:	441a      	add	r2, r3
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	685a      	ldr	r2, [r3, #4]
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	689b      	ldr	r3, [r3, #8]
 800b87e:	429a      	cmp	r2, r3
 800b880:	d32b      	bcc.n	800b8da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	681a      	ldr	r2, [r3, #0]
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	605a      	str	r2, [r3, #4]
 800b88a:	e026      	b.n	800b8da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	68d8      	ldr	r0, [r3, #12]
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b894:	461a      	mov	r2, r3
 800b896:	68b9      	ldr	r1, [r7, #8]
 800b898:	f002 f882 	bl	800d9a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	68da      	ldr	r2, [r3, #12]
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8a4:	425b      	negs	r3, r3
 800b8a6:	441a      	add	r2, r3
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	68da      	ldr	r2, [r3, #12]
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	429a      	cmp	r2, r3
 800b8b6:	d207      	bcs.n	800b8c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	689a      	ldr	r2, [r3, #8]
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8c0:	425b      	negs	r3, r3
 800b8c2:	441a      	add	r2, r3
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2b02      	cmp	r3, #2
 800b8cc:	d105      	bne.n	800b8da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b8ce:	693b      	ldr	r3, [r7, #16]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d002      	beq.n	800b8da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b8d4:	693b      	ldr	r3, [r7, #16]
 800b8d6:	3b01      	subs	r3, #1
 800b8d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	1c5a      	adds	r2, r3, #1
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b8e2:	697b      	ldr	r3, [r7, #20]
}
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	3718      	adds	r7, #24
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	bd80      	pop	{r7, pc}

0800b8ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b082      	sub	sp, #8
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
 800b8f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d018      	beq.n	800b930 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	68da      	ldr	r2, [r3, #12]
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b906:	441a      	add	r2, r3
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	68da      	ldr	r2, [r3, #12]
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	689b      	ldr	r3, [r3, #8]
 800b914:	429a      	cmp	r2, r3
 800b916:	d303      	bcc.n	800b920 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681a      	ldr	r2, [r3, #0]
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	68d9      	ldr	r1, [r3, #12]
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b928:	461a      	mov	r2, r3
 800b92a:	6838      	ldr	r0, [r7, #0]
 800b92c:	f002 f838 	bl	800d9a0 <memcpy>
	}
}
 800b930:	bf00      	nop
 800b932:	3708      	adds	r7, #8
 800b934:	46bd      	mov	sp, r7
 800b936:	bd80      	pop	{r7, pc}

0800b938 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b084      	sub	sp, #16
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b940:	f001 f8ba 	bl	800cab8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b94a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b94c:	e011      	b.n	800b972 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b952:	2b00      	cmp	r3, #0
 800b954:	d012      	beq.n	800b97c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	3324      	adds	r3, #36	@ 0x24
 800b95a:	4618      	mov	r0, r3
 800b95c:	f000 fcac 	bl	800c2b8 <xTaskRemoveFromEventList>
 800b960:	4603      	mov	r3, r0
 800b962:	2b00      	cmp	r3, #0
 800b964:	d001      	beq.n	800b96a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b966:	f000 fd85 	bl	800c474 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b96a:	7bfb      	ldrb	r3, [r7, #15]
 800b96c:	3b01      	subs	r3, #1
 800b96e:	b2db      	uxtb	r3, r3
 800b970:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b976:	2b00      	cmp	r3, #0
 800b978:	dce9      	bgt.n	800b94e <prvUnlockQueue+0x16>
 800b97a:	e000      	b.n	800b97e <prvUnlockQueue+0x46>
					break;
 800b97c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	22ff      	movs	r2, #255	@ 0xff
 800b982:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b986:	f001 f8c9 	bl	800cb1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b98a:	f001 f895 	bl	800cab8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b994:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b996:	e011      	b.n	800b9bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	691b      	ldr	r3, [r3, #16]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d012      	beq.n	800b9c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	3310      	adds	r3, #16
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f000 fc87 	bl	800c2b8 <xTaskRemoveFromEventList>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d001      	beq.n	800b9b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b9b0:	f000 fd60 	bl	800c474 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b9b4:	7bbb      	ldrb	r3, [r7, #14]
 800b9b6:	3b01      	subs	r3, #1
 800b9b8:	b2db      	uxtb	r3, r3
 800b9ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b9bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	dce9      	bgt.n	800b998 <prvUnlockQueue+0x60>
 800b9c4:	e000      	b.n	800b9c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b9c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	22ff      	movs	r2, #255	@ 0xff
 800b9cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b9d0:	f001 f8a4 	bl	800cb1c <vPortExitCritical>
}
 800b9d4:	bf00      	nop
 800b9d6:	3710      	adds	r7, #16
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	bd80      	pop	{r7, pc}

0800b9dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b084      	sub	sp, #16
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b9e4:	f001 f868 	bl	800cab8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d102      	bne.n	800b9f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b9f0:	2301      	movs	r3, #1
 800b9f2:	60fb      	str	r3, [r7, #12]
 800b9f4:	e001      	b.n	800b9fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b9fa:	f001 f88f 	bl	800cb1c <vPortExitCritical>

	return xReturn;
 800b9fe:	68fb      	ldr	r3, [r7, #12]
}
 800ba00:	4618      	mov	r0, r3
 800ba02:	3710      	adds	r7, #16
 800ba04:	46bd      	mov	sp, r7
 800ba06:	bd80      	pop	{r7, pc}

0800ba08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b084      	sub	sp, #16
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ba10:	f001 f852 	bl	800cab8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba1c:	429a      	cmp	r2, r3
 800ba1e:	d102      	bne.n	800ba26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ba20:	2301      	movs	r3, #1
 800ba22:	60fb      	str	r3, [r7, #12]
 800ba24:	e001      	b.n	800ba2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ba26:	2300      	movs	r3, #0
 800ba28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ba2a:	f001 f877 	bl	800cb1c <vPortExitCritical>

	return xReturn;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
}
 800ba30:	4618      	mov	r0, r3
 800ba32:	3710      	adds	r7, #16
 800ba34:	46bd      	mov	sp, r7
 800ba36:	bd80      	pop	{r7, pc}

0800ba38 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b08e      	sub	sp, #56	@ 0x38
 800ba3c:	af04      	add	r7, sp, #16
 800ba3e:	60f8      	str	r0, [r7, #12]
 800ba40:	60b9      	str	r1, [r7, #8]
 800ba42:	607a      	str	r2, [r7, #4]
 800ba44:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ba46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d10b      	bne.n	800ba64 <xTaskCreateStatic+0x2c>
	__asm volatile
 800ba4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba50:	f383 8811 	msr	BASEPRI, r3
 800ba54:	f3bf 8f6f 	isb	sy
 800ba58:	f3bf 8f4f 	dsb	sy
 800ba5c:	623b      	str	r3, [r7, #32]
}
 800ba5e:	bf00      	nop
 800ba60:	bf00      	nop
 800ba62:	e7fd      	b.n	800ba60 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ba64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d10b      	bne.n	800ba82 <xTaskCreateStatic+0x4a>
	__asm volatile
 800ba6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba6e:	f383 8811 	msr	BASEPRI, r3
 800ba72:	f3bf 8f6f 	isb	sy
 800ba76:	f3bf 8f4f 	dsb	sy
 800ba7a:	61fb      	str	r3, [r7, #28]
}
 800ba7c:	bf00      	nop
 800ba7e:	bf00      	nop
 800ba80:	e7fd      	b.n	800ba7e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ba82:	23a0      	movs	r3, #160	@ 0xa0
 800ba84:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ba86:	693b      	ldr	r3, [r7, #16]
 800ba88:	2ba0      	cmp	r3, #160	@ 0xa0
 800ba8a:	d00b      	beq.n	800baa4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800ba8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba90:	f383 8811 	msr	BASEPRI, r3
 800ba94:	f3bf 8f6f 	isb	sy
 800ba98:	f3bf 8f4f 	dsb	sy
 800ba9c:	61bb      	str	r3, [r7, #24]
}
 800ba9e:	bf00      	nop
 800baa0:	bf00      	nop
 800baa2:	e7fd      	b.n	800baa0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800baa4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800baa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d01e      	beq.n	800baea <xTaskCreateStatic+0xb2>
 800baac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d01b      	beq.n	800baea <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bab4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800baba:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800babc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800babe:	2202      	movs	r2, #2
 800bac0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bac4:	2300      	movs	r3, #0
 800bac6:	9303      	str	r3, [sp, #12]
 800bac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baca:	9302      	str	r3, [sp, #8]
 800bacc:	f107 0314 	add.w	r3, r7, #20
 800bad0:	9301      	str	r3, [sp, #4]
 800bad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bad4:	9300      	str	r3, [sp, #0]
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	687a      	ldr	r2, [r7, #4]
 800bada:	68b9      	ldr	r1, [r7, #8]
 800badc:	68f8      	ldr	r0, [r7, #12]
 800bade:	f000 f851 	bl	800bb84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bae2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bae4:	f000 f8ee 	bl	800bcc4 <prvAddNewTaskToReadyList>
 800bae8:	e001      	b.n	800baee <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800baea:	2300      	movs	r3, #0
 800baec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800baee:	697b      	ldr	r3, [r7, #20]
	}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3728      	adds	r7, #40	@ 0x28
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}

0800baf8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b08c      	sub	sp, #48	@ 0x30
 800bafc:	af04      	add	r7, sp, #16
 800bafe:	60f8      	str	r0, [r7, #12]
 800bb00:	60b9      	str	r1, [r7, #8]
 800bb02:	603b      	str	r3, [r7, #0]
 800bb04:	4613      	mov	r3, r2
 800bb06:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bb08:	88fb      	ldrh	r3, [r7, #6]
 800bb0a:	009b      	lsls	r3, r3, #2
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	f001 f8f5 	bl	800ccfc <pvPortMalloc>
 800bb12:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bb14:	697b      	ldr	r3, [r7, #20]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d00e      	beq.n	800bb38 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bb1a:	20a0      	movs	r0, #160	@ 0xa0
 800bb1c:	f001 f8ee 	bl	800ccfc <pvPortMalloc>
 800bb20:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bb22:	69fb      	ldr	r3, [r7, #28]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d003      	beq.n	800bb30 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bb28:	69fb      	ldr	r3, [r7, #28]
 800bb2a:	697a      	ldr	r2, [r7, #20]
 800bb2c:	631a      	str	r2, [r3, #48]	@ 0x30
 800bb2e:	e005      	b.n	800bb3c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bb30:	6978      	ldr	r0, [r7, #20]
 800bb32:	f001 f9b1 	bl	800ce98 <vPortFree>
 800bb36:	e001      	b.n	800bb3c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bb38:	2300      	movs	r3, #0
 800bb3a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bb3c:	69fb      	ldr	r3, [r7, #28]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d017      	beq.n	800bb72 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bb42:	69fb      	ldr	r3, [r7, #28]
 800bb44:	2200      	movs	r2, #0
 800bb46:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bb4a:	88fa      	ldrh	r2, [r7, #6]
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	9303      	str	r3, [sp, #12]
 800bb50:	69fb      	ldr	r3, [r7, #28]
 800bb52:	9302      	str	r3, [sp, #8]
 800bb54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb56:	9301      	str	r3, [sp, #4]
 800bb58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb5a:	9300      	str	r3, [sp, #0]
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	68b9      	ldr	r1, [r7, #8]
 800bb60:	68f8      	ldr	r0, [r7, #12]
 800bb62:	f000 f80f 	bl	800bb84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bb66:	69f8      	ldr	r0, [r7, #28]
 800bb68:	f000 f8ac 	bl	800bcc4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bb6c:	2301      	movs	r3, #1
 800bb6e:	61bb      	str	r3, [r7, #24]
 800bb70:	e002      	b.n	800bb78 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bb72:	f04f 33ff 	mov.w	r3, #4294967295
 800bb76:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bb78:	69bb      	ldr	r3, [r7, #24]
	}
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	3720      	adds	r7, #32
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	bd80      	pop	{r7, pc}
	...

0800bb84 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b088      	sub	sp, #32
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	60f8      	str	r0, [r7, #12]
 800bb8c:	60b9      	str	r1, [r7, #8]
 800bb8e:	607a      	str	r2, [r7, #4]
 800bb90:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bb92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bb9c:	3b01      	subs	r3, #1
 800bb9e:	009b      	lsls	r3, r3, #2
 800bba0:	4413      	add	r3, r2
 800bba2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bba4:	69bb      	ldr	r3, [r7, #24]
 800bba6:	f023 0307 	bic.w	r3, r3, #7
 800bbaa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bbac:	69bb      	ldr	r3, [r7, #24]
 800bbae:	f003 0307 	and.w	r3, r3, #7
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d00b      	beq.n	800bbce <prvInitialiseNewTask+0x4a>
	__asm volatile
 800bbb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbba:	f383 8811 	msr	BASEPRI, r3
 800bbbe:	f3bf 8f6f 	isb	sy
 800bbc2:	f3bf 8f4f 	dsb	sy
 800bbc6:	617b      	str	r3, [r7, #20]
}
 800bbc8:	bf00      	nop
 800bbca:	bf00      	nop
 800bbcc:	e7fd      	b.n	800bbca <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d01f      	beq.n	800bc14 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	61fb      	str	r3, [r7, #28]
 800bbd8:	e012      	b.n	800bc00 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bbda:	68ba      	ldr	r2, [r7, #8]
 800bbdc:	69fb      	ldr	r3, [r7, #28]
 800bbde:	4413      	add	r3, r2
 800bbe0:	7819      	ldrb	r1, [r3, #0]
 800bbe2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bbe4:	69fb      	ldr	r3, [r7, #28]
 800bbe6:	4413      	add	r3, r2
 800bbe8:	3334      	adds	r3, #52	@ 0x34
 800bbea:	460a      	mov	r2, r1
 800bbec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bbee:	68ba      	ldr	r2, [r7, #8]
 800bbf0:	69fb      	ldr	r3, [r7, #28]
 800bbf2:	4413      	add	r3, r2
 800bbf4:	781b      	ldrb	r3, [r3, #0]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d006      	beq.n	800bc08 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bbfa:	69fb      	ldr	r3, [r7, #28]
 800bbfc:	3301      	adds	r3, #1
 800bbfe:	61fb      	str	r3, [r7, #28]
 800bc00:	69fb      	ldr	r3, [r7, #28]
 800bc02:	2b0f      	cmp	r3, #15
 800bc04:	d9e9      	bls.n	800bbda <prvInitialiseNewTask+0x56>
 800bc06:	e000      	b.n	800bc0a <prvInitialiseNewTask+0x86>
			{
				break;
 800bc08:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bc0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bc12:	e003      	b.n	800bc1c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bc14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc16:	2200      	movs	r2, #0
 800bc18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bc1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc1e:	2b06      	cmp	r3, #6
 800bc20:	d901      	bls.n	800bc26 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bc22:	2306      	movs	r3, #6
 800bc24:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bc26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bc2a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bc2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bc30:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800bc32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc34:	2200      	movs	r2, #0
 800bc36:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bc38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc3a:	3304      	adds	r3, #4
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	f7ff f8d3 	bl	800ade8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bc42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc44:	3318      	adds	r3, #24
 800bc46:	4618      	mov	r0, r3
 800bc48:	f7ff f8ce 	bl	800ade8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bc4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc50:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc54:	f1c3 0207 	rsb	r2, r3, #7
 800bc58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc5a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bc5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc60:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bc62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc64:	2200      	movs	r2, #0
 800bc66:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bc6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bc72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc74:	334c      	adds	r3, #76	@ 0x4c
 800bc76:	224c      	movs	r2, #76	@ 0x4c
 800bc78:	2100      	movs	r1, #0
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f001 fdee 	bl	800d85c <memset>
 800bc80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc82:	4a0d      	ldr	r2, [pc, #52]	@ (800bcb8 <prvInitialiseNewTask+0x134>)
 800bc84:	651a      	str	r2, [r3, #80]	@ 0x50
 800bc86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc88:	4a0c      	ldr	r2, [pc, #48]	@ (800bcbc <prvInitialiseNewTask+0x138>)
 800bc8a:	655a      	str	r2, [r3, #84]	@ 0x54
 800bc8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc8e:	4a0c      	ldr	r2, [pc, #48]	@ (800bcc0 <prvInitialiseNewTask+0x13c>)
 800bc90:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bc92:	683a      	ldr	r2, [r7, #0]
 800bc94:	68f9      	ldr	r1, [r7, #12]
 800bc96:	69b8      	ldr	r0, [r7, #24]
 800bc98:	f000 fde0 	bl	800c85c <pxPortInitialiseStack>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bca0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d002      	beq.n	800bcae <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bcac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bcae:	bf00      	nop
 800bcb0:	3720      	adds	r7, #32
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	bd80      	pop	{r7, pc}
 800bcb6:	bf00      	nop
 800bcb8:	20005f38 	.word	0x20005f38
 800bcbc:	20005fa0 	.word	0x20005fa0
 800bcc0:	20006008 	.word	0x20006008

0800bcc4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b082      	sub	sp, #8
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bccc:	f000 fef4 	bl	800cab8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bcd0:	4b2a      	ldr	r3, [pc, #168]	@ (800bd7c <prvAddNewTaskToReadyList+0xb8>)
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	3301      	adds	r3, #1
 800bcd6:	4a29      	ldr	r2, [pc, #164]	@ (800bd7c <prvAddNewTaskToReadyList+0xb8>)
 800bcd8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bcda:	4b29      	ldr	r3, [pc, #164]	@ (800bd80 <prvAddNewTaskToReadyList+0xbc>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d109      	bne.n	800bcf6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bce2:	4a27      	ldr	r2, [pc, #156]	@ (800bd80 <prvAddNewTaskToReadyList+0xbc>)
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bce8:	4b24      	ldr	r3, [pc, #144]	@ (800bd7c <prvAddNewTaskToReadyList+0xb8>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	2b01      	cmp	r3, #1
 800bcee:	d110      	bne.n	800bd12 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bcf0:	f000 fbe4 	bl	800c4bc <prvInitialiseTaskLists>
 800bcf4:	e00d      	b.n	800bd12 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bcf6:	4b23      	ldr	r3, [pc, #140]	@ (800bd84 <prvAddNewTaskToReadyList+0xc0>)
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d109      	bne.n	800bd12 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bcfe:	4b20      	ldr	r3, [pc, #128]	@ (800bd80 <prvAddNewTaskToReadyList+0xbc>)
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd08:	429a      	cmp	r2, r3
 800bd0a:	d802      	bhi.n	800bd12 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bd0c:	4a1c      	ldr	r2, [pc, #112]	@ (800bd80 <prvAddNewTaskToReadyList+0xbc>)
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bd12:	4b1d      	ldr	r3, [pc, #116]	@ (800bd88 <prvAddNewTaskToReadyList+0xc4>)
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	3301      	adds	r3, #1
 800bd18:	4a1b      	ldr	r2, [pc, #108]	@ (800bd88 <prvAddNewTaskToReadyList+0xc4>)
 800bd1a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd20:	2201      	movs	r2, #1
 800bd22:	409a      	lsls	r2, r3
 800bd24:	4b19      	ldr	r3, [pc, #100]	@ (800bd8c <prvAddNewTaskToReadyList+0xc8>)
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	4313      	orrs	r3, r2
 800bd2a:	4a18      	ldr	r2, [pc, #96]	@ (800bd8c <prvAddNewTaskToReadyList+0xc8>)
 800bd2c:	6013      	str	r3, [r2, #0]
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd32:	4613      	mov	r3, r2
 800bd34:	009b      	lsls	r3, r3, #2
 800bd36:	4413      	add	r3, r2
 800bd38:	009b      	lsls	r3, r3, #2
 800bd3a:	4a15      	ldr	r2, [pc, #84]	@ (800bd90 <prvAddNewTaskToReadyList+0xcc>)
 800bd3c:	441a      	add	r2, r3
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	3304      	adds	r3, #4
 800bd42:	4619      	mov	r1, r3
 800bd44:	4610      	mov	r0, r2
 800bd46:	f7ff f85c 	bl	800ae02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bd4a:	f000 fee7 	bl	800cb1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bd4e:	4b0d      	ldr	r3, [pc, #52]	@ (800bd84 <prvAddNewTaskToReadyList+0xc0>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d00e      	beq.n	800bd74 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bd56:	4b0a      	ldr	r3, [pc, #40]	@ (800bd80 <prvAddNewTaskToReadyList+0xbc>)
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd60:	429a      	cmp	r2, r3
 800bd62:	d207      	bcs.n	800bd74 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bd64:	4b0b      	ldr	r3, [pc, #44]	@ (800bd94 <prvAddNewTaskToReadyList+0xd0>)
 800bd66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd6a:	601a      	str	r2, [r3, #0]
 800bd6c:	f3bf 8f4f 	dsb	sy
 800bd70:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bd74:	bf00      	nop
 800bd76:	3708      	adds	r7, #8
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	bd80      	pop	{r7, pc}
 800bd7c:	20000714 	.word	0x20000714
 800bd80:	20000614 	.word	0x20000614
 800bd84:	20000720 	.word	0x20000720
 800bd88:	20000730 	.word	0x20000730
 800bd8c:	2000071c 	.word	0x2000071c
 800bd90:	20000618 	.word	0x20000618
 800bd94:	e000ed04 	.word	0xe000ed04

0800bd98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b084      	sub	sp, #16
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bda0:	2300      	movs	r3, #0
 800bda2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d018      	beq.n	800bddc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bdaa:	4b14      	ldr	r3, [pc, #80]	@ (800bdfc <vTaskDelay+0x64>)
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d00b      	beq.n	800bdca <vTaskDelay+0x32>
	__asm volatile
 800bdb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdb6:	f383 8811 	msr	BASEPRI, r3
 800bdba:	f3bf 8f6f 	isb	sy
 800bdbe:	f3bf 8f4f 	dsb	sy
 800bdc2:	60bb      	str	r3, [r7, #8]
}
 800bdc4:	bf00      	nop
 800bdc6:	bf00      	nop
 800bdc8:	e7fd      	b.n	800bdc6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bdca:	f000 f885 	bl	800bed8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bdce:	2100      	movs	r1, #0
 800bdd0:	6878      	ldr	r0, [r7, #4]
 800bdd2:	f000 fcdd 	bl	800c790 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bdd6:	f000 f88d 	bl	800bef4 <xTaskResumeAll>
 800bdda:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d107      	bne.n	800bdf2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800bde2:	4b07      	ldr	r3, [pc, #28]	@ (800be00 <vTaskDelay+0x68>)
 800bde4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bde8:	601a      	str	r2, [r3, #0]
 800bdea:	f3bf 8f4f 	dsb	sy
 800bdee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bdf2:	bf00      	nop
 800bdf4:	3710      	adds	r7, #16
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	bd80      	pop	{r7, pc}
 800bdfa:	bf00      	nop
 800bdfc:	2000073c 	.word	0x2000073c
 800be00:	e000ed04 	.word	0xe000ed04

0800be04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b08a      	sub	sp, #40	@ 0x28
 800be08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800be0a:	2300      	movs	r3, #0
 800be0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800be0e:	2300      	movs	r3, #0
 800be10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800be12:	463a      	mov	r2, r7
 800be14:	1d39      	adds	r1, r7, #4
 800be16:	f107 0308 	add.w	r3, r7, #8
 800be1a:	4618      	mov	r0, r3
 800be1c:	f7f4 fb96 	bl	800054c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800be20:	6839      	ldr	r1, [r7, #0]
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	68ba      	ldr	r2, [r7, #8]
 800be26:	9202      	str	r2, [sp, #8]
 800be28:	9301      	str	r3, [sp, #4]
 800be2a:	2300      	movs	r3, #0
 800be2c:	9300      	str	r3, [sp, #0]
 800be2e:	2300      	movs	r3, #0
 800be30:	460a      	mov	r2, r1
 800be32:	4921      	ldr	r1, [pc, #132]	@ (800beb8 <vTaskStartScheduler+0xb4>)
 800be34:	4821      	ldr	r0, [pc, #132]	@ (800bebc <vTaskStartScheduler+0xb8>)
 800be36:	f7ff fdff 	bl	800ba38 <xTaskCreateStatic>
 800be3a:	4603      	mov	r3, r0
 800be3c:	4a20      	ldr	r2, [pc, #128]	@ (800bec0 <vTaskStartScheduler+0xbc>)
 800be3e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800be40:	4b1f      	ldr	r3, [pc, #124]	@ (800bec0 <vTaskStartScheduler+0xbc>)
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d002      	beq.n	800be4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800be48:	2301      	movs	r3, #1
 800be4a:	617b      	str	r3, [r7, #20]
 800be4c:	e001      	b.n	800be52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800be4e:	2300      	movs	r3, #0
 800be50:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800be52:	697b      	ldr	r3, [r7, #20]
 800be54:	2b01      	cmp	r3, #1
 800be56:	d11b      	bne.n	800be90 <vTaskStartScheduler+0x8c>
	__asm volatile
 800be58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be5c:	f383 8811 	msr	BASEPRI, r3
 800be60:	f3bf 8f6f 	isb	sy
 800be64:	f3bf 8f4f 	dsb	sy
 800be68:	613b      	str	r3, [r7, #16]
}
 800be6a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800be6c:	4b15      	ldr	r3, [pc, #84]	@ (800bec4 <vTaskStartScheduler+0xc0>)
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	334c      	adds	r3, #76	@ 0x4c
 800be72:	4a15      	ldr	r2, [pc, #84]	@ (800bec8 <vTaskStartScheduler+0xc4>)
 800be74:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800be76:	4b15      	ldr	r3, [pc, #84]	@ (800becc <vTaskStartScheduler+0xc8>)
 800be78:	f04f 32ff 	mov.w	r2, #4294967295
 800be7c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800be7e:	4b14      	ldr	r3, [pc, #80]	@ (800bed0 <vTaskStartScheduler+0xcc>)
 800be80:	2201      	movs	r2, #1
 800be82:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800be84:	4b13      	ldr	r3, [pc, #76]	@ (800bed4 <vTaskStartScheduler+0xd0>)
 800be86:	2200      	movs	r2, #0
 800be88:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800be8a:	f000 fd71 	bl	800c970 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800be8e:	e00f      	b.n	800beb0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800be90:	697b      	ldr	r3, [r7, #20]
 800be92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be96:	d10b      	bne.n	800beb0 <vTaskStartScheduler+0xac>
	__asm volatile
 800be98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be9c:	f383 8811 	msr	BASEPRI, r3
 800bea0:	f3bf 8f6f 	isb	sy
 800bea4:	f3bf 8f4f 	dsb	sy
 800bea8:	60fb      	str	r3, [r7, #12]
}
 800beaa:	bf00      	nop
 800beac:	bf00      	nop
 800beae:	e7fd      	b.n	800beac <vTaskStartScheduler+0xa8>
}
 800beb0:	bf00      	nop
 800beb2:	3718      	adds	r7, #24
 800beb4:	46bd      	mov	sp, r7
 800beb6:	bd80      	pop	{r7, pc}
 800beb8:	0800daf4 	.word	0x0800daf4
 800bebc:	0800c48d 	.word	0x0800c48d
 800bec0:	20000738 	.word	0x20000738
 800bec4:	20000614 	.word	0x20000614
 800bec8:	20000030 	.word	0x20000030
 800becc:	20000734 	.word	0x20000734
 800bed0:	20000720 	.word	0x20000720
 800bed4:	20000718 	.word	0x20000718

0800bed8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bed8:	b480      	push	{r7}
 800beda:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bedc:	4b04      	ldr	r3, [pc, #16]	@ (800bef0 <vTaskSuspendAll+0x18>)
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	3301      	adds	r3, #1
 800bee2:	4a03      	ldr	r2, [pc, #12]	@ (800bef0 <vTaskSuspendAll+0x18>)
 800bee4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bee6:	bf00      	nop
 800bee8:	46bd      	mov	sp, r7
 800beea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beee:	4770      	bx	lr
 800bef0:	2000073c 	.word	0x2000073c

0800bef4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b084      	sub	sp, #16
 800bef8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800befa:	2300      	movs	r3, #0
 800befc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800befe:	2300      	movs	r3, #0
 800bf00:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bf02:	4b42      	ldr	r3, [pc, #264]	@ (800c00c <xTaskResumeAll+0x118>)
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d10b      	bne.n	800bf22 <xTaskResumeAll+0x2e>
	__asm volatile
 800bf0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf0e:	f383 8811 	msr	BASEPRI, r3
 800bf12:	f3bf 8f6f 	isb	sy
 800bf16:	f3bf 8f4f 	dsb	sy
 800bf1a:	603b      	str	r3, [r7, #0]
}
 800bf1c:	bf00      	nop
 800bf1e:	bf00      	nop
 800bf20:	e7fd      	b.n	800bf1e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bf22:	f000 fdc9 	bl	800cab8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bf26:	4b39      	ldr	r3, [pc, #228]	@ (800c00c <xTaskResumeAll+0x118>)
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	3b01      	subs	r3, #1
 800bf2c:	4a37      	ldr	r2, [pc, #220]	@ (800c00c <xTaskResumeAll+0x118>)
 800bf2e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf30:	4b36      	ldr	r3, [pc, #216]	@ (800c00c <xTaskResumeAll+0x118>)
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d161      	bne.n	800bffc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bf38:	4b35      	ldr	r3, [pc, #212]	@ (800c010 <xTaskResumeAll+0x11c>)
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d05d      	beq.n	800bffc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bf40:	e02e      	b.n	800bfa0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf42:	4b34      	ldr	r3, [pc, #208]	@ (800c014 <xTaskResumeAll+0x120>)
 800bf44:	68db      	ldr	r3, [r3, #12]
 800bf46:	68db      	ldr	r3, [r3, #12]
 800bf48:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	3318      	adds	r3, #24
 800bf4e:	4618      	mov	r0, r3
 800bf50:	f7fe ffb4 	bl	800aebc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	3304      	adds	r3, #4
 800bf58:	4618      	mov	r0, r3
 800bf5a:	f7fe ffaf 	bl	800aebc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf62:	2201      	movs	r2, #1
 800bf64:	409a      	lsls	r2, r3
 800bf66:	4b2c      	ldr	r3, [pc, #176]	@ (800c018 <xTaskResumeAll+0x124>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	4313      	orrs	r3, r2
 800bf6c:	4a2a      	ldr	r2, [pc, #168]	@ (800c018 <xTaskResumeAll+0x124>)
 800bf6e:	6013      	str	r3, [r2, #0]
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf74:	4613      	mov	r3, r2
 800bf76:	009b      	lsls	r3, r3, #2
 800bf78:	4413      	add	r3, r2
 800bf7a:	009b      	lsls	r3, r3, #2
 800bf7c:	4a27      	ldr	r2, [pc, #156]	@ (800c01c <xTaskResumeAll+0x128>)
 800bf7e:	441a      	add	r2, r3
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	3304      	adds	r3, #4
 800bf84:	4619      	mov	r1, r3
 800bf86:	4610      	mov	r0, r2
 800bf88:	f7fe ff3b 	bl	800ae02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf90:	4b23      	ldr	r3, [pc, #140]	@ (800c020 <xTaskResumeAll+0x12c>)
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf96:	429a      	cmp	r2, r3
 800bf98:	d302      	bcc.n	800bfa0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800bf9a:	4b22      	ldr	r3, [pc, #136]	@ (800c024 <xTaskResumeAll+0x130>)
 800bf9c:	2201      	movs	r2, #1
 800bf9e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bfa0:	4b1c      	ldr	r3, [pc, #112]	@ (800c014 <xTaskResumeAll+0x120>)
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d1cc      	bne.n	800bf42 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d001      	beq.n	800bfb2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bfae:	f000 fb29 	bl	800c604 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bfb2:	4b1d      	ldr	r3, [pc, #116]	@ (800c028 <xTaskResumeAll+0x134>)
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d010      	beq.n	800bfe0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bfbe:	f000 f837 	bl	800c030 <xTaskIncrementTick>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d002      	beq.n	800bfce <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800bfc8:	4b16      	ldr	r3, [pc, #88]	@ (800c024 <xTaskResumeAll+0x130>)
 800bfca:	2201      	movs	r2, #1
 800bfcc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	3b01      	subs	r3, #1
 800bfd2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d1f1      	bne.n	800bfbe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800bfda:	4b13      	ldr	r3, [pc, #76]	@ (800c028 <xTaskResumeAll+0x134>)
 800bfdc:	2200      	movs	r2, #0
 800bfde:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bfe0:	4b10      	ldr	r3, [pc, #64]	@ (800c024 <xTaskResumeAll+0x130>)
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d009      	beq.n	800bffc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bfec:	4b0f      	ldr	r3, [pc, #60]	@ (800c02c <xTaskResumeAll+0x138>)
 800bfee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bff2:	601a      	str	r2, [r3, #0]
 800bff4:	f3bf 8f4f 	dsb	sy
 800bff8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bffc:	f000 fd8e 	bl	800cb1c <vPortExitCritical>

	return xAlreadyYielded;
 800c000:	68bb      	ldr	r3, [r7, #8]
}
 800c002:	4618      	mov	r0, r3
 800c004:	3710      	adds	r7, #16
 800c006:	46bd      	mov	sp, r7
 800c008:	bd80      	pop	{r7, pc}
 800c00a:	bf00      	nop
 800c00c:	2000073c 	.word	0x2000073c
 800c010:	20000714 	.word	0x20000714
 800c014:	200006d4 	.word	0x200006d4
 800c018:	2000071c 	.word	0x2000071c
 800c01c:	20000618 	.word	0x20000618
 800c020:	20000614 	.word	0x20000614
 800c024:	20000728 	.word	0x20000728
 800c028:	20000724 	.word	0x20000724
 800c02c:	e000ed04 	.word	0xe000ed04

0800c030 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b086      	sub	sp, #24
 800c034:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c036:	2300      	movs	r3, #0
 800c038:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c03a:	4b4f      	ldr	r3, [pc, #316]	@ (800c178 <xTaskIncrementTick+0x148>)
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	f040 808f 	bne.w	800c162 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c044:	4b4d      	ldr	r3, [pc, #308]	@ (800c17c <xTaskIncrementTick+0x14c>)
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	3301      	adds	r3, #1
 800c04a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c04c:	4a4b      	ldr	r2, [pc, #300]	@ (800c17c <xTaskIncrementTick+0x14c>)
 800c04e:	693b      	ldr	r3, [r7, #16]
 800c050:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c052:	693b      	ldr	r3, [r7, #16]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d121      	bne.n	800c09c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c058:	4b49      	ldr	r3, [pc, #292]	@ (800c180 <xTaskIncrementTick+0x150>)
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d00b      	beq.n	800c07a <xTaskIncrementTick+0x4a>
	__asm volatile
 800c062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c066:	f383 8811 	msr	BASEPRI, r3
 800c06a:	f3bf 8f6f 	isb	sy
 800c06e:	f3bf 8f4f 	dsb	sy
 800c072:	603b      	str	r3, [r7, #0]
}
 800c074:	bf00      	nop
 800c076:	bf00      	nop
 800c078:	e7fd      	b.n	800c076 <xTaskIncrementTick+0x46>
 800c07a:	4b41      	ldr	r3, [pc, #260]	@ (800c180 <xTaskIncrementTick+0x150>)
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	60fb      	str	r3, [r7, #12]
 800c080:	4b40      	ldr	r3, [pc, #256]	@ (800c184 <xTaskIncrementTick+0x154>)
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	4a3e      	ldr	r2, [pc, #248]	@ (800c180 <xTaskIncrementTick+0x150>)
 800c086:	6013      	str	r3, [r2, #0]
 800c088:	4a3e      	ldr	r2, [pc, #248]	@ (800c184 <xTaskIncrementTick+0x154>)
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	6013      	str	r3, [r2, #0]
 800c08e:	4b3e      	ldr	r3, [pc, #248]	@ (800c188 <xTaskIncrementTick+0x158>)
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	3301      	adds	r3, #1
 800c094:	4a3c      	ldr	r2, [pc, #240]	@ (800c188 <xTaskIncrementTick+0x158>)
 800c096:	6013      	str	r3, [r2, #0]
 800c098:	f000 fab4 	bl	800c604 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c09c:	4b3b      	ldr	r3, [pc, #236]	@ (800c18c <xTaskIncrementTick+0x15c>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	693a      	ldr	r2, [r7, #16]
 800c0a2:	429a      	cmp	r2, r3
 800c0a4:	d348      	bcc.n	800c138 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c0a6:	4b36      	ldr	r3, [pc, #216]	@ (800c180 <xTaskIncrementTick+0x150>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d104      	bne.n	800c0ba <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c0b0:	4b36      	ldr	r3, [pc, #216]	@ (800c18c <xTaskIncrementTick+0x15c>)
 800c0b2:	f04f 32ff 	mov.w	r2, #4294967295
 800c0b6:	601a      	str	r2, [r3, #0]
					break;
 800c0b8:	e03e      	b.n	800c138 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0ba:	4b31      	ldr	r3, [pc, #196]	@ (800c180 <xTaskIncrementTick+0x150>)
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	68db      	ldr	r3, [r3, #12]
 800c0c0:	68db      	ldr	r3, [r3, #12]
 800c0c2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c0c4:	68bb      	ldr	r3, [r7, #8]
 800c0c6:	685b      	ldr	r3, [r3, #4]
 800c0c8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c0ca:	693a      	ldr	r2, [r7, #16]
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	d203      	bcs.n	800c0da <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c0d2:	4a2e      	ldr	r2, [pc, #184]	@ (800c18c <xTaskIncrementTick+0x15c>)
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c0d8:	e02e      	b.n	800c138 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	3304      	adds	r3, #4
 800c0de:	4618      	mov	r0, r3
 800c0e0:	f7fe feec 	bl	800aebc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d004      	beq.n	800c0f6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	3318      	adds	r3, #24
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f7fe fee3 	bl	800aebc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c0f6:	68bb      	ldr	r3, [r7, #8]
 800c0f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0fa:	2201      	movs	r2, #1
 800c0fc:	409a      	lsls	r2, r3
 800c0fe:	4b24      	ldr	r3, [pc, #144]	@ (800c190 <xTaskIncrementTick+0x160>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	4313      	orrs	r3, r2
 800c104:	4a22      	ldr	r2, [pc, #136]	@ (800c190 <xTaskIncrementTick+0x160>)
 800c106:	6013      	str	r3, [r2, #0]
 800c108:	68bb      	ldr	r3, [r7, #8]
 800c10a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c10c:	4613      	mov	r3, r2
 800c10e:	009b      	lsls	r3, r3, #2
 800c110:	4413      	add	r3, r2
 800c112:	009b      	lsls	r3, r3, #2
 800c114:	4a1f      	ldr	r2, [pc, #124]	@ (800c194 <xTaskIncrementTick+0x164>)
 800c116:	441a      	add	r2, r3
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	3304      	adds	r3, #4
 800c11c:	4619      	mov	r1, r3
 800c11e:	4610      	mov	r0, r2
 800c120:	f7fe fe6f 	bl	800ae02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c124:	68bb      	ldr	r3, [r7, #8]
 800c126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c128:	4b1b      	ldr	r3, [pc, #108]	@ (800c198 <xTaskIncrementTick+0x168>)
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c12e:	429a      	cmp	r2, r3
 800c130:	d3b9      	bcc.n	800c0a6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c132:	2301      	movs	r3, #1
 800c134:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c136:	e7b6      	b.n	800c0a6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c138:	4b17      	ldr	r3, [pc, #92]	@ (800c198 <xTaskIncrementTick+0x168>)
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c13e:	4915      	ldr	r1, [pc, #84]	@ (800c194 <xTaskIncrementTick+0x164>)
 800c140:	4613      	mov	r3, r2
 800c142:	009b      	lsls	r3, r3, #2
 800c144:	4413      	add	r3, r2
 800c146:	009b      	lsls	r3, r3, #2
 800c148:	440b      	add	r3, r1
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	2b01      	cmp	r3, #1
 800c14e:	d901      	bls.n	800c154 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c150:	2301      	movs	r3, #1
 800c152:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c154:	4b11      	ldr	r3, [pc, #68]	@ (800c19c <xTaskIncrementTick+0x16c>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d007      	beq.n	800c16c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c15c:	2301      	movs	r3, #1
 800c15e:	617b      	str	r3, [r7, #20]
 800c160:	e004      	b.n	800c16c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c162:	4b0f      	ldr	r3, [pc, #60]	@ (800c1a0 <xTaskIncrementTick+0x170>)
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	3301      	adds	r3, #1
 800c168:	4a0d      	ldr	r2, [pc, #52]	@ (800c1a0 <xTaskIncrementTick+0x170>)
 800c16a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c16c:	697b      	ldr	r3, [r7, #20]
}
 800c16e:	4618      	mov	r0, r3
 800c170:	3718      	adds	r7, #24
 800c172:	46bd      	mov	sp, r7
 800c174:	bd80      	pop	{r7, pc}
 800c176:	bf00      	nop
 800c178:	2000073c 	.word	0x2000073c
 800c17c:	20000718 	.word	0x20000718
 800c180:	200006cc 	.word	0x200006cc
 800c184:	200006d0 	.word	0x200006d0
 800c188:	2000072c 	.word	0x2000072c
 800c18c:	20000734 	.word	0x20000734
 800c190:	2000071c 	.word	0x2000071c
 800c194:	20000618 	.word	0x20000618
 800c198:	20000614 	.word	0x20000614
 800c19c:	20000728 	.word	0x20000728
 800c1a0:	20000724 	.word	0x20000724

0800c1a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	b087      	sub	sp, #28
 800c1a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c1aa:	4b2a      	ldr	r3, [pc, #168]	@ (800c254 <vTaskSwitchContext+0xb0>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d003      	beq.n	800c1ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c1b2:	4b29      	ldr	r3, [pc, #164]	@ (800c258 <vTaskSwitchContext+0xb4>)
 800c1b4:	2201      	movs	r2, #1
 800c1b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c1b8:	e045      	b.n	800c246 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800c1ba:	4b27      	ldr	r3, [pc, #156]	@ (800c258 <vTaskSwitchContext+0xb4>)
 800c1bc:	2200      	movs	r2, #0
 800c1be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c1c0:	4b26      	ldr	r3, [pc, #152]	@ (800c25c <vTaskSwitchContext+0xb8>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	fab3 f383 	clz	r3, r3
 800c1cc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c1ce:	7afb      	ldrb	r3, [r7, #11]
 800c1d0:	f1c3 031f 	rsb	r3, r3, #31
 800c1d4:	617b      	str	r3, [r7, #20]
 800c1d6:	4922      	ldr	r1, [pc, #136]	@ (800c260 <vTaskSwitchContext+0xbc>)
 800c1d8:	697a      	ldr	r2, [r7, #20]
 800c1da:	4613      	mov	r3, r2
 800c1dc:	009b      	lsls	r3, r3, #2
 800c1de:	4413      	add	r3, r2
 800c1e0:	009b      	lsls	r3, r3, #2
 800c1e2:	440b      	add	r3, r1
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d10b      	bne.n	800c202 <vTaskSwitchContext+0x5e>
	__asm volatile
 800c1ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1ee:	f383 8811 	msr	BASEPRI, r3
 800c1f2:	f3bf 8f6f 	isb	sy
 800c1f6:	f3bf 8f4f 	dsb	sy
 800c1fa:	607b      	str	r3, [r7, #4]
}
 800c1fc:	bf00      	nop
 800c1fe:	bf00      	nop
 800c200:	e7fd      	b.n	800c1fe <vTaskSwitchContext+0x5a>
 800c202:	697a      	ldr	r2, [r7, #20]
 800c204:	4613      	mov	r3, r2
 800c206:	009b      	lsls	r3, r3, #2
 800c208:	4413      	add	r3, r2
 800c20a:	009b      	lsls	r3, r3, #2
 800c20c:	4a14      	ldr	r2, [pc, #80]	@ (800c260 <vTaskSwitchContext+0xbc>)
 800c20e:	4413      	add	r3, r2
 800c210:	613b      	str	r3, [r7, #16]
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	685b      	ldr	r3, [r3, #4]
 800c216:	685a      	ldr	r2, [r3, #4]
 800c218:	693b      	ldr	r3, [r7, #16]
 800c21a:	605a      	str	r2, [r3, #4]
 800c21c:	693b      	ldr	r3, [r7, #16]
 800c21e:	685a      	ldr	r2, [r3, #4]
 800c220:	693b      	ldr	r3, [r7, #16]
 800c222:	3308      	adds	r3, #8
 800c224:	429a      	cmp	r2, r3
 800c226:	d104      	bne.n	800c232 <vTaskSwitchContext+0x8e>
 800c228:	693b      	ldr	r3, [r7, #16]
 800c22a:	685b      	ldr	r3, [r3, #4]
 800c22c:	685a      	ldr	r2, [r3, #4]
 800c22e:	693b      	ldr	r3, [r7, #16]
 800c230:	605a      	str	r2, [r3, #4]
 800c232:	693b      	ldr	r3, [r7, #16]
 800c234:	685b      	ldr	r3, [r3, #4]
 800c236:	68db      	ldr	r3, [r3, #12]
 800c238:	4a0a      	ldr	r2, [pc, #40]	@ (800c264 <vTaskSwitchContext+0xc0>)
 800c23a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c23c:	4b09      	ldr	r3, [pc, #36]	@ (800c264 <vTaskSwitchContext+0xc0>)
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	334c      	adds	r3, #76	@ 0x4c
 800c242:	4a09      	ldr	r2, [pc, #36]	@ (800c268 <vTaskSwitchContext+0xc4>)
 800c244:	6013      	str	r3, [r2, #0]
}
 800c246:	bf00      	nop
 800c248:	371c      	adds	r7, #28
 800c24a:	46bd      	mov	sp, r7
 800c24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c250:	4770      	bx	lr
 800c252:	bf00      	nop
 800c254:	2000073c 	.word	0x2000073c
 800c258:	20000728 	.word	0x20000728
 800c25c:	2000071c 	.word	0x2000071c
 800c260:	20000618 	.word	0x20000618
 800c264:	20000614 	.word	0x20000614
 800c268:	20000030 	.word	0x20000030

0800c26c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c26c:	b580      	push	{r7, lr}
 800c26e:	b084      	sub	sp, #16
 800c270:	af00      	add	r7, sp, #0
 800c272:	6078      	str	r0, [r7, #4]
 800c274:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d10b      	bne.n	800c294 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c27c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c280:	f383 8811 	msr	BASEPRI, r3
 800c284:	f3bf 8f6f 	isb	sy
 800c288:	f3bf 8f4f 	dsb	sy
 800c28c:	60fb      	str	r3, [r7, #12]
}
 800c28e:	bf00      	nop
 800c290:	bf00      	nop
 800c292:	e7fd      	b.n	800c290 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c294:	4b07      	ldr	r3, [pc, #28]	@ (800c2b4 <vTaskPlaceOnEventList+0x48>)
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	3318      	adds	r3, #24
 800c29a:	4619      	mov	r1, r3
 800c29c:	6878      	ldr	r0, [r7, #4]
 800c29e:	f7fe fdd4 	bl	800ae4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c2a2:	2101      	movs	r1, #1
 800c2a4:	6838      	ldr	r0, [r7, #0]
 800c2a6:	f000 fa73 	bl	800c790 <prvAddCurrentTaskToDelayedList>
}
 800c2aa:	bf00      	nop
 800c2ac:	3710      	adds	r7, #16
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}
 800c2b2:	bf00      	nop
 800c2b4:	20000614 	.word	0x20000614

0800c2b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b086      	sub	sp, #24
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	68db      	ldr	r3, [r3, #12]
 800c2c4:	68db      	ldr	r3, [r3, #12]
 800c2c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c2c8:	693b      	ldr	r3, [r7, #16]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d10b      	bne.n	800c2e6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c2ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2d2:	f383 8811 	msr	BASEPRI, r3
 800c2d6:	f3bf 8f6f 	isb	sy
 800c2da:	f3bf 8f4f 	dsb	sy
 800c2de:	60fb      	str	r3, [r7, #12]
}
 800c2e0:	bf00      	nop
 800c2e2:	bf00      	nop
 800c2e4:	e7fd      	b.n	800c2e2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c2e6:	693b      	ldr	r3, [r7, #16]
 800c2e8:	3318      	adds	r3, #24
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	f7fe fde6 	bl	800aebc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c2f0:	4b1d      	ldr	r3, [pc, #116]	@ (800c368 <xTaskRemoveFromEventList+0xb0>)
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d11c      	bne.n	800c332 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c2f8:	693b      	ldr	r3, [r7, #16]
 800c2fa:	3304      	adds	r3, #4
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	f7fe fddd 	bl	800aebc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c302:	693b      	ldr	r3, [r7, #16]
 800c304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c306:	2201      	movs	r2, #1
 800c308:	409a      	lsls	r2, r3
 800c30a:	4b18      	ldr	r3, [pc, #96]	@ (800c36c <xTaskRemoveFromEventList+0xb4>)
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	4313      	orrs	r3, r2
 800c310:	4a16      	ldr	r2, [pc, #88]	@ (800c36c <xTaskRemoveFromEventList+0xb4>)
 800c312:	6013      	str	r3, [r2, #0]
 800c314:	693b      	ldr	r3, [r7, #16]
 800c316:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c318:	4613      	mov	r3, r2
 800c31a:	009b      	lsls	r3, r3, #2
 800c31c:	4413      	add	r3, r2
 800c31e:	009b      	lsls	r3, r3, #2
 800c320:	4a13      	ldr	r2, [pc, #76]	@ (800c370 <xTaskRemoveFromEventList+0xb8>)
 800c322:	441a      	add	r2, r3
 800c324:	693b      	ldr	r3, [r7, #16]
 800c326:	3304      	adds	r3, #4
 800c328:	4619      	mov	r1, r3
 800c32a:	4610      	mov	r0, r2
 800c32c:	f7fe fd69 	bl	800ae02 <vListInsertEnd>
 800c330:	e005      	b.n	800c33e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c332:	693b      	ldr	r3, [r7, #16]
 800c334:	3318      	adds	r3, #24
 800c336:	4619      	mov	r1, r3
 800c338:	480e      	ldr	r0, [pc, #56]	@ (800c374 <xTaskRemoveFromEventList+0xbc>)
 800c33a:	f7fe fd62 	bl	800ae02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c33e:	693b      	ldr	r3, [r7, #16]
 800c340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c342:	4b0d      	ldr	r3, [pc, #52]	@ (800c378 <xTaskRemoveFromEventList+0xc0>)
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c348:	429a      	cmp	r2, r3
 800c34a:	d905      	bls.n	800c358 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c34c:	2301      	movs	r3, #1
 800c34e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c350:	4b0a      	ldr	r3, [pc, #40]	@ (800c37c <xTaskRemoveFromEventList+0xc4>)
 800c352:	2201      	movs	r2, #1
 800c354:	601a      	str	r2, [r3, #0]
 800c356:	e001      	b.n	800c35c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c358:	2300      	movs	r3, #0
 800c35a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c35c:	697b      	ldr	r3, [r7, #20]
}
 800c35e:	4618      	mov	r0, r3
 800c360:	3718      	adds	r7, #24
 800c362:	46bd      	mov	sp, r7
 800c364:	bd80      	pop	{r7, pc}
 800c366:	bf00      	nop
 800c368:	2000073c 	.word	0x2000073c
 800c36c:	2000071c 	.word	0x2000071c
 800c370:	20000618 	.word	0x20000618
 800c374:	200006d4 	.word	0x200006d4
 800c378:	20000614 	.word	0x20000614
 800c37c:	20000728 	.word	0x20000728

0800c380 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c380:	b480      	push	{r7}
 800c382:	b083      	sub	sp, #12
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c388:	4b06      	ldr	r3, [pc, #24]	@ (800c3a4 <vTaskInternalSetTimeOutState+0x24>)
 800c38a:	681a      	ldr	r2, [r3, #0]
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c390:	4b05      	ldr	r3, [pc, #20]	@ (800c3a8 <vTaskInternalSetTimeOutState+0x28>)
 800c392:	681a      	ldr	r2, [r3, #0]
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	605a      	str	r2, [r3, #4]
}
 800c398:	bf00      	nop
 800c39a:	370c      	adds	r7, #12
 800c39c:	46bd      	mov	sp, r7
 800c39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a2:	4770      	bx	lr
 800c3a4:	2000072c 	.word	0x2000072c
 800c3a8:	20000718 	.word	0x20000718

0800c3ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b088      	sub	sp, #32
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	6078      	str	r0, [r7, #4]
 800c3b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d10b      	bne.n	800c3d4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c3bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3c0:	f383 8811 	msr	BASEPRI, r3
 800c3c4:	f3bf 8f6f 	isb	sy
 800c3c8:	f3bf 8f4f 	dsb	sy
 800c3cc:	613b      	str	r3, [r7, #16]
}
 800c3ce:	bf00      	nop
 800c3d0:	bf00      	nop
 800c3d2:	e7fd      	b.n	800c3d0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d10b      	bne.n	800c3f2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c3da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3de:	f383 8811 	msr	BASEPRI, r3
 800c3e2:	f3bf 8f6f 	isb	sy
 800c3e6:	f3bf 8f4f 	dsb	sy
 800c3ea:	60fb      	str	r3, [r7, #12]
}
 800c3ec:	bf00      	nop
 800c3ee:	bf00      	nop
 800c3f0:	e7fd      	b.n	800c3ee <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c3f2:	f000 fb61 	bl	800cab8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c3f6:	4b1d      	ldr	r3, [pc, #116]	@ (800c46c <xTaskCheckForTimeOut+0xc0>)
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	685b      	ldr	r3, [r3, #4]
 800c400:	69ba      	ldr	r2, [r7, #24]
 800c402:	1ad3      	subs	r3, r2, r3
 800c404:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c406:	683b      	ldr	r3, [r7, #0]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c40e:	d102      	bne.n	800c416 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c410:	2300      	movs	r3, #0
 800c412:	61fb      	str	r3, [r7, #28]
 800c414:	e023      	b.n	800c45e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681a      	ldr	r2, [r3, #0]
 800c41a:	4b15      	ldr	r3, [pc, #84]	@ (800c470 <xTaskCheckForTimeOut+0xc4>)
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	429a      	cmp	r2, r3
 800c420:	d007      	beq.n	800c432 <xTaskCheckForTimeOut+0x86>
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	685b      	ldr	r3, [r3, #4]
 800c426:	69ba      	ldr	r2, [r7, #24]
 800c428:	429a      	cmp	r2, r3
 800c42a:	d302      	bcc.n	800c432 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c42c:	2301      	movs	r3, #1
 800c42e:	61fb      	str	r3, [r7, #28]
 800c430:	e015      	b.n	800c45e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c432:	683b      	ldr	r3, [r7, #0]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	697a      	ldr	r2, [r7, #20]
 800c438:	429a      	cmp	r2, r3
 800c43a:	d20b      	bcs.n	800c454 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	681a      	ldr	r2, [r3, #0]
 800c440:	697b      	ldr	r3, [r7, #20]
 800c442:	1ad2      	subs	r2, r2, r3
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c448:	6878      	ldr	r0, [r7, #4]
 800c44a:	f7ff ff99 	bl	800c380 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c44e:	2300      	movs	r3, #0
 800c450:	61fb      	str	r3, [r7, #28]
 800c452:	e004      	b.n	800c45e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	2200      	movs	r2, #0
 800c458:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c45a:	2301      	movs	r3, #1
 800c45c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c45e:	f000 fb5d 	bl	800cb1c <vPortExitCritical>

	return xReturn;
 800c462:	69fb      	ldr	r3, [r7, #28]
}
 800c464:	4618      	mov	r0, r3
 800c466:	3720      	adds	r7, #32
 800c468:	46bd      	mov	sp, r7
 800c46a:	bd80      	pop	{r7, pc}
 800c46c:	20000718 	.word	0x20000718
 800c470:	2000072c 	.word	0x2000072c

0800c474 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c474:	b480      	push	{r7}
 800c476:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c478:	4b03      	ldr	r3, [pc, #12]	@ (800c488 <vTaskMissedYield+0x14>)
 800c47a:	2201      	movs	r2, #1
 800c47c:	601a      	str	r2, [r3, #0]
}
 800c47e:	bf00      	nop
 800c480:	46bd      	mov	sp, r7
 800c482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c486:	4770      	bx	lr
 800c488:	20000728 	.word	0x20000728

0800c48c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	b082      	sub	sp, #8
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c494:	f000 f852 	bl	800c53c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c498:	4b06      	ldr	r3, [pc, #24]	@ (800c4b4 <prvIdleTask+0x28>)
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	2b01      	cmp	r3, #1
 800c49e:	d9f9      	bls.n	800c494 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c4a0:	4b05      	ldr	r3, [pc, #20]	@ (800c4b8 <prvIdleTask+0x2c>)
 800c4a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4a6:	601a      	str	r2, [r3, #0]
 800c4a8:	f3bf 8f4f 	dsb	sy
 800c4ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c4b0:	e7f0      	b.n	800c494 <prvIdleTask+0x8>
 800c4b2:	bf00      	nop
 800c4b4:	20000618 	.word	0x20000618
 800c4b8:	e000ed04 	.word	0xe000ed04

0800c4bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b082      	sub	sp, #8
 800c4c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	607b      	str	r3, [r7, #4]
 800c4c6:	e00c      	b.n	800c4e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c4c8:	687a      	ldr	r2, [r7, #4]
 800c4ca:	4613      	mov	r3, r2
 800c4cc:	009b      	lsls	r3, r3, #2
 800c4ce:	4413      	add	r3, r2
 800c4d0:	009b      	lsls	r3, r3, #2
 800c4d2:	4a12      	ldr	r2, [pc, #72]	@ (800c51c <prvInitialiseTaskLists+0x60>)
 800c4d4:	4413      	add	r3, r2
 800c4d6:	4618      	mov	r0, r3
 800c4d8:	f7fe fc66 	bl	800ada8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	3301      	adds	r3, #1
 800c4e0:	607b      	str	r3, [r7, #4]
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	2b06      	cmp	r3, #6
 800c4e6:	d9ef      	bls.n	800c4c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c4e8:	480d      	ldr	r0, [pc, #52]	@ (800c520 <prvInitialiseTaskLists+0x64>)
 800c4ea:	f7fe fc5d 	bl	800ada8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c4ee:	480d      	ldr	r0, [pc, #52]	@ (800c524 <prvInitialiseTaskLists+0x68>)
 800c4f0:	f7fe fc5a 	bl	800ada8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c4f4:	480c      	ldr	r0, [pc, #48]	@ (800c528 <prvInitialiseTaskLists+0x6c>)
 800c4f6:	f7fe fc57 	bl	800ada8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c4fa:	480c      	ldr	r0, [pc, #48]	@ (800c52c <prvInitialiseTaskLists+0x70>)
 800c4fc:	f7fe fc54 	bl	800ada8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c500:	480b      	ldr	r0, [pc, #44]	@ (800c530 <prvInitialiseTaskLists+0x74>)
 800c502:	f7fe fc51 	bl	800ada8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c506:	4b0b      	ldr	r3, [pc, #44]	@ (800c534 <prvInitialiseTaskLists+0x78>)
 800c508:	4a05      	ldr	r2, [pc, #20]	@ (800c520 <prvInitialiseTaskLists+0x64>)
 800c50a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c50c:	4b0a      	ldr	r3, [pc, #40]	@ (800c538 <prvInitialiseTaskLists+0x7c>)
 800c50e:	4a05      	ldr	r2, [pc, #20]	@ (800c524 <prvInitialiseTaskLists+0x68>)
 800c510:	601a      	str	r2, [r3, #0]
}
 800c512:	bf00      	nop
 800c514:	3708      	adds	r7, #8
 800c516:	46bd      	mov	sp, r7
 800c518:	bd80      	pop	{r7, pc}
 800c51a:	bf00      	nop
 800c51c:	20000618 	.word	0x20000618
 800c520:	200006a4 	.word	0x200006a4
 800c524:	200006b8 	.word	0x200006b8
 800c528:	200006d4 	.word	0x200006d4
 800c52c:	200006e8 	.word	0x200006e8
 800c530:	20000700 	.word	0x20000700
 800c534:	200006cc 	.word	0x200006cc
 800c538:	200006d0 	.word	0x200006d0

0800c53c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b082      	sub	sp, #8
 800c540:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c542:	e019      	b.n	800c578 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c544:	f000 fab8 	bl	800cab8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c548:	4b10      	ldr	r3, [pc, #64]	@ (800c58c <prvCheckTasksWaitingTermination+0x50>)
 800c54a:	68db      	ldr	r3, [r3, #12]
 800c54c:	68db      	ldr	r3, [r3, #12]
 800c54e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	3304      	adds	r3, #4
 800c554:	4618      	mov	r0, r3
 800c556:	f7fe fcb1 	bl	800aebc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c55a:	4b0d      	ldr	r3, [pc, #52]	@ (800c590 <prvCheckTasksWaitingTermination+0x54>)
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	3b01      	subs	r3, #1
 800c560:	4a0b      	ldr	r2, [pc, #44]	@ (800c590 <prvCheckTasksWaitingTermination+0x54>)
 800c562:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c564:	4b0b      	ldr	r3, [pc, #44]	@ (800c594 <prvCheckTasksWaitingTermination+0x58>)
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	3b01      	subs	r3, #1
 800c56a:	4a0a      	ldr	r2, [pc, #40]	@ (800c594 <prvCheckTasksWaitingTermination+0x58>)
 800c56c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c56e:	f000 fad5 	bl	800cb1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c572:	6878      	ldr	r0, [r7, #4]
 800c574:	f000 f810 	bl	800c598 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c578:	4b06      	ldr	r3, [pc, #24]	@ (800c594 <prvCheckTasksWaitingTermination+0x58>)
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d1e1      	bne.n	800c544 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c580:	bf00      	nop
 800c582:	bf00      	nop
 800c584:	3708      	adds	r7, #8
 800c586:	46bd      	mov	sp, r7
 800c588:	bd80      	pop	{r7, pc}
 800c58a:	bf00      	nop
 800c58c:	200006e8 	.word	0x200006e8
 800c590:	20000714 	.word	0x20000714
 800c594:	200006fc 	.word	0x200006fc

0800c598 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b084      	sub	sp, #16
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	334c      	adds	r3, #76	@ 0x4c
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	f001 f961 	bl	800d86c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d108      	bne.n	800c5c6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	f000 fc6d 	bl	800ce98 <vPortFree>
				vPortFree( pxTCB );
 800c5be:	6878      	ldr	r0, [r7, #4]
 800c5c0:	f000 fc6a 	bl	800ce98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c5c4:	e019      	b.n	800c5fa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800c5cc:	2b01      	cmp	r3, #1
 800c5ce:	d103      	bne.n	800c5d8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c5d0:	6878      	ldr	r0, [r7, #4]
 800c5d2:	f000 fc61 	bl	800ce98 <vPortFree>
	}
 800c5d6:	e010      	b.n	800c5fa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800c5de:	2b02      	cmp	r3, #2
 800c5e0:	d00b      	beq.n	800c5fa <prvDeleteTCB+0x62>
	__asm volatile
 800c5e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5e6:	f383 8811 	msr	BASEPRI, r3
 800c5ea:	f3bf 8f6f 	isb	sy
 800c5ee:	f3bf 8f4f 	dsb	sy
 800c5f2:	60fb      	str	r3, [r7, #12]
}
 800c5f4:	bf00      	nop
 800c5f6:	bf00      	nop
 800c5f8:	e7fd      	b.n	800c5f6 <prvDeleteTCB+0x5e>
	}
 800c5fa:	bf00      	nop
 800c5fc:	3710      	adds	r7, #16
 800c5fe:	46bd      	mov	sp, r7
 800c600:	bd80      	pop	{r7, pc}
	...

0800c604 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c604:	b480      	push	{r7}
 800c606:	b083      	sub	sp, #12
 800c608:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c60a:	4b0c      	ldr	r3, [pc, #48]	@ (800c63c <prvResetNextTaskUnblockTime+0x38>)
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d104      	bne.n	800c61e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c614:	4b0a      	ldr	r3, [pc, #40]	@ (800c640 <prvResetNextTaskUnblockTime+0x3c>)
 800c616:	f04f 32ff 	mov.w	r2, #4294967295
 800c61a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c61c:	e008      	b.n	800c630 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c61e:	4b07      	ldr	r3, [pc, #28]	@ (800c63c <prvResetNextTaskUnblockTime+0x38>)
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	68db      	ldr	r3, [r3, #12]
 800c624:	68db      	ldr	r3, [r3, #12]
 800c626:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	685b      	ldr	r3, [r3, #4]
 800c62c:	4a04      	ldr	r2, [pc, #16]	@ (800c640 <prvResetNextTaskUnblockTime+0x3c>)
 800c62e:	6013      	str	r3, [r2, #0]
}
 800c630:	bf00      	nop
 800c632:	370c      	adds	r7, #12
 800c634:	46bd      	mov	sp, r7
 800c636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63a:	4770      	bx	lr
 800c63c:	200006cc 	.word	0x200006cc
 800c640:	20000734 	.word	0x20000734

0800c644 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c644:	b480      	push	{r7}
 800c646:	b083      	sub	sp, #12
 800c648:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c64a:	4b0b      	ldr	r3, [pc, #44]	@ (800c678 <xTaskGetSchedulerState+0x34>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d102      	bne.n	800c658 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c652:	2301      	movs	r3, #1
 800c654:	607b      	str	r3, [r7, #4]
 800c656:	e008      	b.n	800c66a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c658:	4b08      	ldr	r3, [pc, #32]	@ (800c67c <xTaskGetSchedulerState+0x38>)
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d102      	bne.n	800c666 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c660:	2302      	movs	r3, #2
 800c662:	607b      	str	r3, [r7, #4]
 800c664:	e001      	b.n	800c66a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c666:	2300      	movs	r3, #0
 800c668:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c66a:	687b      	ldr	r3, [r7, #4]
	}
 800c66c:	4618      	mov	r0, r3
 800c66e:	370c      	adds	r7, #12
 800c670:	46bd      	mov	sp, r7
 800c672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c676:	4770      	bx	lr
 800c678:	20000720 	.word	0x20000720
 800c67c:	2000073c 	.word	0x2000073c

0800c680 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c680:	b580      	push	{r7, lr}
 800c682:	b086      	sub	sp, #24
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c68c:	2300      	movs	r3, #0
 800c68e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d070      	beq.n	800c778 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c696:	4b3b      	ldr	r3, [pc, #236]	@ (800c784 <xTaskPriorityDisinherit+0x104>)
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	693a      	ldr	r2, [r7, #16]
 800c69c:	429a      	cmp	r2, r3
 800c69e:	d00b      	beq.n	800c6b8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c6a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6a4:	f383 8811 	msr	BASEPRI, r3
 800c6a8:	f3bf 8f6f 	isb	sy
 800c6ac:	f3bf 8f4f 	dsb	sy
 800c6b0:	60fb      	str	r3, [r7, #12]
}
 800c6b2:	bf00      	nop
 800c6b4:	bf00      	nop
 800c6b6:	e7fd      	b.n	800c6b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c6b8:	693b      	ldr	r3, [r7, #16]
 800c6ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d10b      	bne.n	800c6d8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c6c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6c4:	f383 8811 	msr	BASEPRI, r3
 800c6c8:	f3bf 8f6f 	isb	sy
 800c6cc:	f3bf 8f4f 	dsb	sy
 800c6d0:	60bb      	str	r3, [r7, #8]
}
 800c6d2:	bf00      	nop
 800c6d4:	bf00      	nop
 800c6d6:	e7fd      	b.n	800c6d4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c6d8:	693b      	ldr	r3, [r7, #16]
 800c6da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c6dc:	1e5a      	subs	r2, r3, #1
 800c6de:	693b      	ldr	r3, [r7, #16]
 800c6e0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c6e2:	693b      	ldr	r3, [r7, #16]
 800c6e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6e6:	693b      	ldr	r3, [r7, #16]
 800c6e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c6ea:	429a      	cmp	r2, r3
 800c6ec:	d044      	beq.n	800c778 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c6ee:	693b      	ldr	r3, [r7, #16]
 800c6f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d140      	bne.n	800c778 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c6f6:	693b      	ldr	r3, [r7, #16]
 800c6f8:	3304      	adds	r3, #4
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	f7fe fbde 	bl	800aebc <uxListRemove>
 800c700:	4603      	mov	r3, r0
 800c702:	2b00      	cmp	r3, #0
 800c704:	d115      	bne.n	800c732 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c706:	693b      	ldr	r3, [r7, #16]
 800c708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c70a:	491f      	ldr	r1, [pc, #124]	@ (800c788 <xTaskPriorityDisinherit+0x108>)
 800c70c:	4613      	mov	r3, r2
 800c70e:	009b      	lsls	r3, r3, #2
 800c710:	4413      	add	r3, r2
 800c712:	009b      	lsls	r3, r3, #2
 800c714:	440b      	add	r3, r1
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d10a      	bne.n	800c732 <xTaskPriorityDisinherit+0xb2>
 800c71c:	693b      	ldr	r3, [r7, #16]
 800c71e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c720:	2201      	movs	r2, #1
 800c722:	fa02 f303 	lsl.w	r3, r2, r3
 800c726:	43da      	mvns	r2, r3
 800c728:	4b18      	ldr	r3, [pc, #96]	@ (800c78c <xTaskPriorityDisinherit+0x10c>)
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	4013      	ands	r3, r2
 800c72e:	4a17      	ldr	r2, [pc, #92]	@ (800c78c <xTaskPriorityDisinherit+0x10c>)
 800c730:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c732:	693b      	ldr	r3, [r7, #16]
 800c734:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c736:	693b      	ldr	r3, [r7, #16]
 800c738:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c73a:	693b      	ldr	r3, [r7, #16]
 800c73c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c73e:	f1c3 0207 	rsb	r2, r3, #7
 800c742:	693b      	ldr	r3, [r7, #16]
 800c744:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c746:	693b      	ldr	r3, [r7, #16]
 800c748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c74a:	2201      	movs	r2, #1
 800c74c:	409a      	lsls	r2, r3
 800c74e:	4b0f      	ldr	r3, [pc, #60]	@ (800c78c <xTaskPriorityDisinherit+0x10c>)
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	4313      	orrs	r3, r2
 800c754:	4a0d      	ldr	r2, [pc, #52]	@ (800c78c <xTaskPriorityDisinherit+0x10c>)
 800c756:	6013      	str	r3, [r2, #0]
 800c758:	693b      	ldr	r3, [r7, #16]
 800c75a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c75c:	4613      	mov	r3, r2
 800c75e:	009b      	lsls	r3, r3, #2
 800c760:	4413      	add	r3, r2
 800c762:	009b      	lsls	r3, r3, #2
 800c764:	4a08      	ldr	r2, [pc, #32]	@ (800c788 <xTaskPriorityDisinherit+0x108>)
 800c766:	441a      	add	r2, r3
 800c768:	693b      	ldr	r3, [r7, #16]
 800c76a:	3304      	adds	r3, #4
 800c76c:	4619      	mov	r1, r3
 800c76e:	4610      	mov	r0, r2
 800c770:	f7fe fb47 	bl	800ae02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c774:	2301      	movs	r3, #1
 800c776:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c778:	697b      	ldr	r3, [r7, #20]
	}
 800c77a:	4618      	mov	r0, r3
 800c77c:	3718      	adds	r7, #24
 800c77e:	46bd      	mov	sp, r7
 800c780:	bd80      	pop	{r7, pc}
 800c782:	bf00      	nop
 800c784:	20000614 	.word	0x20000614
 800c788:	20000618 	.word	0x20000618
 800c78c:	2000071c 	.word	0x2000071c

0800c790 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b084      	sub	sp, #16
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]
 800c798:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c79a:	4b29      	ldr	r3, [pc, #164]	@ (800c840 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c7a0:	4b28      	ldr	r3, [pc, #160]	@ (800c844 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	3304      	adds	r3, #4
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	f7fe fb88 	bl	800aebc <uxListRemove>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d10b      	bne.n	800c7ca <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c7b2:	4b24      	ldr	r3, [pc, #144]	@ (800c844 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7b8:	2201      	movs	r2, #1
 800c7ba:	fa02 f303 	lsl.w	r3, r2, r3
 800c7be:	43da      	mvns	r2, r3
 800c7c0:	4b21      	ldr	r3, [pc, #132]	@ (800c848 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	4013      	ands	r3, r2
 800c7c6:	4a20      	ldr	r2, [pc, #128]	@ (800c848 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c7c8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7d0:	d10a      	bne.n	800c7e8 <prvAddCurrentTaskToDelayedList+0x58>
 800c7d2:	683b      	ldr	r3, [r7, #0]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d007      	beq.n	800c7e8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c7d8:	4b1a      	ldr	r3, [pc, #104]	@ (800c844 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	3304      	adds	r3, #4
 800c7de:	4619      	mov	r1, r3
 800c7e0:	481a      	ldr	r0, [pc, #104]	@ (800c84c <prvAddCurrentTaskToDelayedList+0xbc>)
 800c7e2:	f7fe fb0e 	bl	800ae02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c7e6:	e026      	b.n	800c836 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c7e8:	68fa      	ldr	r2, [r7, #12]
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	4413      	add	r3, r2
 800c7ee:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c7f0:	4b14      	ldr	r3, [pc, #80]	@ (800c844 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	68ba      	ldr	r2, [r7, #8]
 800c7f6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c7f8:	68ba      	ldr	r2, [r7, #8]
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	429a      	cmp	r2, r3
 800c7fe:	d209      	bcs.n	800c814 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c800:	4b13      	ldr	r3, [pc, #76]	@ (800c850 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c802:	681a      	ldr	r2, [r3, #0]
 800c804:	4b0f      	ldr	r3, [pc, #60]	@ (800c844 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	3304      	adds	r3, #4
 800c80a:	4619      	mov	r1, r3
 800c80c:	4610      	mov	r0, r2
 800c80e:	f7fe fb1c 	bl	800ae4a <vListInsert>
}
 800c812:	e010      	b.n	800c836 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c814:	4b0f      	ldr	r3, [pc, #60]	@ (800c854 <prvAddCurrentTaskToDelayedList+0xc4>)
 800c816:	681a      	ldr	r2, [r3, #0]
 800c818:	4b0a      	ldr	r3, [pc, #40]	@ (800c844 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	3304      	adds	r3, #4
 800c81e:	4619      	mov	r1, r3
 800c820:	4610      	mov	r0, r2
 800c822:	f7fe fb12 	bl	800ae4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c826:	4b0c      	ldr	r3, [pc, #48]	@ (800c858 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	68ba      	ldr	r2, [r7, #8]
 800c82c:	429a      	cmp	r2, r3
 800c82e:	d202      	bcs.n	800c836 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c830:	4a09      	ldr	r2, [pc, #36]	@ (800c858 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c832:	68bb      	ldr	r3, [r7, #8]
 800c834:	6013      	str	r3, [r2, #0]
}
 800c836:	bf00      	nop
 800c838:	3710      	adds	r7, #16
 800c83a:	46bd      	mov	sp, r7
 800c83c:	bd80      	pop	{r7, pc}
 800c83e:	bf00      	nop
 800c840:	20000718 	.word	0x20000718
 800c844:	20000614 	.word	0x20000614
 800c848:	2000071c 	.word	0x2000071c
 800c84c:	20000700 	.word	0x20000700
 800c850:	200006d0 	.word	0x200006d0
 800c854:	200006cc 	.word	0x200006cc
 800c858:	20000734 	.word	0x20000734

0800c85c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c85c:	b480      	push	{r7}
 800c85e:	b085      	sub	sp, #20
 800c860:	af00      	add	r7, sp, #0
 800c862:	60f8      	str	r0, [r7, #12]
 800c864:	60b9      	str	r1, [r7, #8]
 800c866:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	3b04      	subs	r3, #4
 800c86c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c874:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	3b04      	subs	r3, #4
 800c87a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c87c:	68bb      	ldr	r3, [r7, #8]
 800c87e:	f023 0201 	bic.w	r2, r3, #1
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	3b04      	subs	r3, #4
 800c88a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c88c:	4a0c      	ldr	r2, [pc, #48]	@ (800c8c0 <pxPortInitialiseStack+0x64>)
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	3b14      	subs	r3, #20
 800c896:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c898:	687a      	ldr	r2, [r7, #4]
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	3b04      	subs	r3, #4
 800c8a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	f06f 0202 	mvn.w	r2, #2
 800c8aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	3b20      	subs	r3, #32
 800c8b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
}
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	3714      	adds	r7, #20
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8be:	4770      	bx	lr
 800c8c0:	0800c8c5 	.word	0x0800c8c5

0800c8c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c8c4:	b480      	push	{r7}
 800c8c6:	b085      	sub	sp, #20
 800c8c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c8ce:	4b13      	ldr	r3, [pc, #76]	@ (800c91c <prvTaskExitError+0x58>)
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8d6:	d00b      	beq.n	800c8f0 <prvTaskExitError+0x2c>
	__asm volatile
 800c8d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8dc:	f383 8811 	msr	BASEPRI, r3
 800c8e0:	f3bf 8f6f 	isb	sy
 800c8e4:	f3bf 8f4f 	dsb	sy
 800c8e8:	60fb      	str	r3, [r7, #12]
}
 800c8ea:	bf00      	nop
 800c8ec:	bf00      	nop
 800c8ee:	e7fd      	b.n	800c8ec <prvTaskExitError+0x28>
	__asm volatile
 800c8f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8f4:	f383 8811 	msr	BASEPRI, r3
 800c8f8:	f3bf 8f6f 	isb	sy
 800c8fc:	f3bf 8f4f 	dsb	sy
 800c900:	60bb      	str	r3, [r7, #8]
}
 800c902:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c904:	bf00      	nop
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d0fc      	beq.n	800c906 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c90c:	bf00      	nop
 800c90e:	bf00      	nop
 800c910:	3714      	adds	r7, #20
 800c912:	46bd      	mov	sp, r7
 800c914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c918:	4770      	bx	lr
 800c91a:	bf00      	nop
 800c91c:	2000002c 	.word	0x2000002c

0800c920 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c920:	4b07      	ldr	r3, [pc, #28]	@ (800c940 <pxCurrentTCBConst2>)
 800c922:	6819      	ldr	r1, [r3, #0]
 800c924:	6808      	ldr	r0, [r1, #0]
 800c926:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c92a:	f380 8809 	msr	PSP, r0
 800c92e:	f3bf 8f6f 	isb	sy
 800c932:	f04f 0000 	mov.w	r0, #0
 800c936:	f380 8811 	msr	BASEPRI, r0
 800c93a:	4770      	bx	lr
 800c93c:	f3af 8000 	nop.w

0800c940 <pxCurrentTCBConst2>:
 800c940:	20000614 	.word	0x20000614
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c944:	bf00      	nop
 800c946:	bf00      	nop

0800c948 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c948:	4808      	ldr	r0, [pc, #32]	@ (800c96c <prvPortStartFirstTask+0x24>)
 800c94a:	6800      	ldr	r0, [r0, #0]
 800c94c:	6800      	ldr	r0, [r0, #0]
 800c94e:	f380 8808 	msr	MSP, r0
 800c952:	f04f 0000 	mov.w	r0, #0
 800c956:	f380 8814 	msr	CONTROL, r0
 800c95a:	b662      	cpsie	i
 800c95c:	b661      	cpsie	f
 800c95e:	f3bf 8f4f 	dsb	sy
 800c962:	f3bf 8f6f 	isb	sy
 800c966:	df00      	svc	0
 800c968:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c96a:	bf00      	nop
 800c96c:	e000ed08 	.word	0xe000ed08

0800c970 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c970:	b580      	push	{r7, lr}
 800c972:	b086      	sub	sp, #24
 800c974:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c976:	4b47      	ldr	r3, [pc, #284]	@ (800ca94 <xPortStartScheduler+0x124>)
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	4a47      	ldr	r2, [pc, #284]	@ (800ca98 <xPortStartScheduler+0x128>)
 800c97c:	4293      	cmp	r3, r2
 800c97e:	d10b      	bne.n	800c998 <xPortStartScheduler+0x28>
	__asm volatile
 800c980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c984:	f383 8811 	msr	BASEPRI, r3
 800c988:	f3bf 8f6f 	isb	sy
 800c98c:	f3bf 8f4f 	dsb	sy
 800c990:	60fb      	str	r3, [r7, #12]
}
 800c992:	bf00      	nop
 800c994:	bf00      	nop
 800c996:	e7fd      	b.n	800c994 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c998:	4b3e      	ldr	r3, [pc, #248]	@ (800ca94 <xPortStartScheduler+0x124>)
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	4a3f      	ldr	r2, [pc, #252]	@ (800ca9c <xPortStartScheduler+0x12c>)
 800c99e:	4293      	cmp	r3, r2
 800c9a0:	d10b      	bne.n	800c9ba <xPortStartScheduler+0x4a>
	__asm volatile
 800c9a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9a6:	f383 8811 	msr	BASEPRI, r3
 800c9aa:	f3bf 8f6f 	isb	sy
 800c9ae:	f3bf 8f4f 	dsb	sy
 800c9b2:	613b      	str	r3, [r7, #16]
}
 800c9b4:	bf00      	nop
 800c9b6:	bf00      	nop
 800c9b8:	e7fd      	b.n	800c9b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c9ba:	4b39      	ldr	r3, [pc, #228]	@ (800caa0 <xPortStartScheduler+0x130>)
 800c9bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c9be:	697b      	ldr	r3, [r7, #20]
 800c9c0:	781b      	ldrb	r3, [r3, #0]
 800c9c2:	b2db      	uxtb	r3, r3
 800c9c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c9c6:	697b      	ldr	r3, [r7, #20]
 800c9c8:	22ff      	movs	r2, #255	@ 0xff
 800c9ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c9cc:	697b      	ldr	r3, [r7, #20]
 800c9ce:	781b      	ldrb	r3, [r3, #0]
 800c9d0:	b2db      	uxtb	r3, r3
 800c9d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c9d4:	78fb      	ldrb	r3, [r7, #3]
 800c9d6:	b2db      	uxtb	r3, r3
 800c9d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c9dc:	b2da      	uxtb	r2, r3
 800c9de:	4b31      	ldr	r3, [pc, #196]	@ (800caa4 <xPortStartScheduler+0x134>)
 800c9e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c9e2:	4b31      	ldr	r3, [pc, #196]	@ (800caa8 <xPortStartScheduler+0x138>)
 800c9e4:	2207      	movs	r2, #7
 800c9e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c9e8:	e009      	b.n	800c9fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c9ea:	4b2f      	ldr	r3, [pc, #188]	@ (800caa8 <xPortStartScheduler+0x138>)
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	3b01      	subs	r3, #1
 800c9f0:	4a2d      	ldr	r2, [pc, #180]	@ (800caa8 <xPortStartScheduler+0x138>)
 800c9f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c9f4:	78fb      	ldrb	r3, [r7, #3]
 800c9f6:	b2db      	uxtb	r3, r3
 800c9f8:	005b      	lsls	r3, r3, #1
 800c9fa:	b2db      	uxtb	r3, r3
 800c9fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c9fe:	78fb      	ldrb	r3, [r7, #3]
 800ca00:	b2db      	uxtb	r3, r3
 800ca02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca06:	2b80      	cmp	r3, #128	@ 0x80
 800ca08:	d0ef      	beq.n	800c9ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ca0a:	4b27      	ldr	r3, [pc, #156]	@ (800caa8 <xPortStartScheduler+0x138>)
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	f1c3 0307 	rsb	r3, r3, #7
 800ca12:	2b04      	cmp	r3, #4
 800ca14:	d00b      	beq.n	800ca2e <xPortStartScheduler+0xbe>
	__asm volatile
 800ca16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca1a:	f383 8811 	msr	BASEPRI, r3
 800ca1e:	f3bf 8f6f 	isb	sy
 800ca22:	f3bf 8f4f 	dsb	sy
 800ca26:	60bb      	str	r3, [r7, #8]
}
 800ca28:	bf00      	nop
 800ca2a:	bf00      	nop
 800ca2c:	e7fd      	b.n	800ca2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ca2e:	4b1e      	ldr	r3, [pc, #120]	@ (800caa8 <xPortStartScheduler+0x138>)
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	021b      	lsls	r3, r3, #8
 800ca34:	4a1c      	ldr	r2, [pc, #112]	@ (800caa8 <xPortStartScheduler+0x138>)
 800ca36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ca38:	4b1b      	ldr	r3, [pc, #108]	@ (800caa8 <xPortStartScheduler+0x138>)
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ca40:	4a19      	ldr	r2, [pc, #100]	@ (800caa8 <xPortStartScheduler+0x138>)
 800ca42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	b2da      	uxtb	r2, r3
 800ca48:	697b      	ldr	r3, [r7, #20]
 800ca4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ca4c:	4b17      	ldr	r3, [pc, #92]	@ (800caac <xPortStartScheduler+0x13c>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	4a16      	ldr	r2, [pc, #88]	@ (800caac <xPortStartScheduler+0x13c>)
 800ca52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ca56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ca58:	4b14      	ldr	r3, [pc, #80]	@ (800caac <xPortStartScheduler+0x13c>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	4a13      	ldr	r2, [pc, #76]	@ (800caac <xPortStartScheduler+0x13c>)
 800ca5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ca62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ca64:	f000 f8da 	bl	800cc1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ca68:	4b11      	ldr	r3, [pc, #68]	@ (800cab0 <xPortStartScheduler+0x140>)
 800ca6a:	2200      	movs	r2, #0
 800ca6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ca6e:	f000 f8f9 	bl	800cc64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ca72:	4b10      	ldr	r3, [pc, #64]	@ (800cab4 <xPortStartScheduler+0x144>)
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	4a0f      	ldr	r2, [pc, #60]	@ (800cab4 <xPortStartScheduler+0x144>)
 800ca78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ca7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ca7e:	f7ff ff63 	bl	800c948 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ca82:	f7ff fb8f 	bl	800c1a4 <vTaskSwitchContext>
	prvTaskExitError();
 800ca86:	f7ff ff1d 	bl	800c8c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ca8a:	2300      	movs	r3, #0
}
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	3718      	adds	r7, #24
 800ca90:	46bd      	mov	sp, r7
 800ca92:	bd80      	pop	{r7, pc}
 800ca94:	e000ed00 	.word	0xe000ed00
 800ca98:	410fc271 	.word	0x410fc271
 800ca9c:	410fc270 	.word	0x410fc270
 800caa0:	e000e400 	.word	0xe000e400
 800caa4:	20000740 	.word	0x20000740
 800caa8:	20000744 	.word	0x20000744
 800caac:	e000ed20 	.word	0xe000ed20
 800cab0:	2000002c 	.word	0x2000002c
 800cab4:	e000ef34 	.word	0xe000ef34

0800cab8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cab8:	b480      	push	{r7}
 800caba:	b083      	sub	sp, #12
 800cabc:	af00      	add	r7, sp, #0
	__asm volatile
 800cabe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cac2:	f383 8811 	msr	BASEPRI, r3
 800cac6:	f3bf 8f6f 	isb	sy
 800caca:	f3bf 8f4f 	dsb	sy
 800cace:	607b      	str	r3, [r7, #4]
}
 800cad0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cad2:	4b10      	ldr	r3, [pc, #64]	@ (800cb14 <vPortEnterCritical+0x5c>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	3301      	adds	r3, #1
 800cad8:	4a0e      	ldr	r2, [pc, #56]	@ (800cb14 <vPortEnterCritical+0x5c>)
 800cada:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cadc:	4b0d      	ldr	r3, [pc, #52]	@ (800cb14 <vPortEnterCritical+0x5c>)
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	2b01      	cmp	r3, #1
 800cae2:	d110      	bne.n	800cb06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cae4:	4b0c      	ldr	r3, [pc, #48]	@ (800cb18 <vPortEnterCritical+0x60>)
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	b2db      	uxtb	r3, r3
 800caea:	2b00      	cmp	r3, #0
 800caec:	d00b      	beq.n	800cb06 <vPortEnterCritical+0x4e>
	__asm volatile
 800caee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caf2:	f383 8811 	msr	BASEPRI, r3
 800caf6:	f3bf 8f6f 	isb	sy
 800cafa:	f3bf 8f4f 	dsb	sy
 800cafe:	603b      	str	r3, [r7, #0]
}
 800cb00:	bf00      	nop
 800cb02:	bf00      	nop
 800cb04:	e7fd      	b.n	800cb02 <vPortEnterCritical+0x4a>
	}
}
 800cb06:	bf00      	nop
 800cb08:	370c      	adds	r7, #12
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb10:	4770      	bx	lr
 800cb12:	bf00      	nop
 800cb14:	2000002c 	.word	0x2000002c
 800cb18:	e000ed04 	.word	0xe000ed04

0800cb1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cb1c:	b480      	push	{r7}
 800cb1e:	b083      	sub	sp, #12
 800cb20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cb22:	4b12      	ldr	r3, [pc, #72]	@ (800cb6c <vPortExitCritical+0x50>)
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d10b      	bne.n	800cb42 <vPortExitCritical+0x26>
	__asm volatile
 800cb2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb2e:	f383 8811 	msr	BASEPRI, r3
 800cb32:	f3bf 8f6f 	isb	sy
 800cb36:	f3bf 8f4f 	dsb	sy
 800cb3a:	607b      	str	r3, [r7, #4]
}
 800cb3c:	bf00      	nop
 800cb3e:	bf00      	nop
 800cb40:	e7fd      	b.n	800cb3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cb42:	4b0a      	ldr	r3, [pc, #40]	@ (800cb6c <vPortExitCritical+0x50>)
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	3b01      	subs	r3, #1
 800cb48:	4a08      	ldr	r2, [pc, #32]	@ (800cb6c <vPortExitCritical+0x50>)
 800cb4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cb4c:	4b07      	ldr	r3, [pc, #28]	@ (800cb6c <vPortExitCritical+0x50>)
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d105      	bne.n	800cb60 <vPortExitCritical+0x44>
 800cb54:	2300      	movs	r3, #0
 800cb56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	f383 8811 	msr	BASEPRI, r3
}
 800cb5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cb60:	bf00      	nop
 800cb62:	370c      	adds	r7, #12
 800cb64:	46bd      	mov	sp, r7
 800cb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6a:	4770      	bx	lr
 800cb6c:	2000002c 	.word	0x2000002c

0800cb70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cb70:	f3ef 8009 	mrs	r0, PSP
 800cb74:	f3bf 8f6f 	isb	sy
 800cb78:	4b15      	ldr	r3, [pc, #84]	@ (800cbd0 <pxCurrentTCBConst>)
 800cb7a:	681a      	ldr	r2, [r3, #0]
 800cb7c:	f01e 0f10 	tst.w	lr, #16
 800cb80:	bf08      	it	eq
 800cb82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cb86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb8a:	6010      	str	r0, [r2, #0]
 800cb8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cb90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800cb94:	f380 8811 	msr	BASEPRI, r0
 800cb98:	f3bf 8f4f 	dsb	sy
 800cb9c:	f3bf 8f6f 	isb	sy
 800cba0:	f7ff fb00 	bl	800c1a4 <vTaskSwitchContext>
 800cba4:	f04f 0000 	mov.w	r0, #0
 800cba8:	f380 8811 	msr	BASEPRI, r0
 800cbac:	bc09      	pop	{r0, r3}
 800cbae:	6819      	ldr	r1, [r3, #0]
 800cbb0:	6808      	ldr	r0, [r1, #0]
 800cbb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbb6:	f01e 0f10 	tst.w	lr, #16
 800cbba:	bf08      	it	eq
 800cbbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cbc0:	f380 8809 	msr	PSP, r0
 800cbc4:	f3bf 8f6f 	isb	sy
 800cbc8:	4770      	bx	lr
 800cbca:	bf00      	nop
 800cbcc:	f3af 8000 	nop.w

0800cbd0 <pxCurrentTCBConst>:
 800cbd0:	20000614 	.word	0x20000614
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cbd4:	bf00      	nop
 800cbd6:	bf00      	nop

0800cbd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b082      	sub	sp, #8
 800cbdc:	af00      	add	r7, sp, #0
	__asm volatile
 800cbde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbe2:	f383 8811 	msr	BASEPRI, r3
 800cbe6:	f3bf 8f6f 	isb	sy
 800cbea:	f3bf 8f4f 	dsb	sy
 800cbee:	607b      	str	r3, [r7, #4]
}
 800cbf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cbf2:	f7ff fa1d 	bl	800c030 <xTaskIncrementTick>
 800cbf6:	4603      	mov	r3, r0
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d003      	beq.n	800cc04 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cbfc:	4b06      	ldr	r3, [pc, #24]	@ (800cc18 <SysTick_Handler+0x40>)
 800cbfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc02:	601a      	str	r2, [r3, #0]
 800cc04:	2300      	movs	r3, #0
 800cc06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	f383 8811 	msr	BASEPRI, r3
}
 800cc0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cc10:	bf00      	nop
 800cc12:	3708      	adds	r7, #8
 800cc14:	46bd      	mov	sp, r7
 800cc16:	bd80      	pop	{r7, pc}
 800cc18:	e000ed04 	.word	0xe000ed04

0800cc1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cc1c:	b480      	push	{r7}
 800cc1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cc20:	4b0b      	ldr	r3, [pc, #44]	@ (800cc50 <vPortSetupTimerInterrupt+0x34>)
 800cc22:	2200      	movs	r2, #0
 800cc24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cc26:	4b0b      	ldr	r3, [pc, #44]	@ (800cc54 <vPortSetupTimerInterrupt+0x38>)
 800cc28:	2200      	movs	r2, #0
 800cc2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cc2c:	4b0a      	ldr	r3, [pc, #40]	@ (800cc58 <vPortSetupTimerInterrupt+0x3c>)
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	4a0a      	ldr	r2, [pc, #40]	@ (800cc5c <vPortSetupTimerInterrupt+0x40>)
 800cc32:	fba2 2303 	umull	r2, r3, r2, r3
 800cc36:	099b      	lsrs	r3, r3, #6
 800cc38:	4a09      	ldr	r2, [pc, #36]	@ (800cc60 <vPortSetupTimerInterrupt+0x44>)
 800cc3a:	3b01      	subs	r3, #1
 800cc3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cc3e:	4b04      	ldr	r3, [pc, #16]	@ (800cc50 <vPortSetupTimerInterrupt+0x34>)
 800cc40:	2207      	movs	r2, #7
 800cc42:	601a      	str	r2, [r3, #0]
}
 800cc44:	bf00      	nop
 800cc46:	46bd      	mov	sp, r7
 800cc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4c:	4770      	bx	lr
 800cc4e:	bf00      	nop
 800cc50:	e000e010 	.word	0xe000e010
 800cc54:	e000e018 	.word	0xe000e018
 800cc58:	20000000 	.word	0x20000000
 800cc5c:	10624dd3 	.word	0x10624dd3
 800cc60:	e000e014 	.word	0xe000e014

0800cc64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cc64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800cc74 <vPortEnableVFP+0x10>
 800cc68:	6801      	ldr	r1, [r0, #0]
 800cc6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800cc6e:	6001      	str	r1, [r0, #0]
 800cc70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cc72:	bf00      	nop
 800cc74:	e000ed88 	.word	0xe000ed88

0800cc78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cc78:	b480      	push	{r7}
 800cc7a:	b085      	sub	sp, #20
 800cc7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cc7e:	f3ef 8305 	mrs	r3, IPSR
 800cc82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	2b0f      	cmp	r3, #15
 800cc88:	d915      	bls.n	800ccb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cc8a:	4a18      	ldr	r2, [pc, #96]	@ (800ccec <vPortValidateInterruptPriority+0x74>)
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	4413      	add	r3, r2
 800cc90:	781b      	ldrb	r3, [r3, #0]
 800cc92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cc94:	4b16      	ldr	r3, [pc, #88]	@ (800ccf0 <vPortValidateInterruptPriority+0x78>)
 800cc96:	781b      	ldrb	r3, [r3, #0]
 800cc98:	7afa      	ldrb	r2, [r7, #11]
 800cc9a:	429a      	cmp	r2, r3
 800cc9c:	d20b      	bcs.n	800ccb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800cc9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cca2:	f383 8811 	msr	BASEPRI, r3
 800cca6:	f3bf 8f6f 	isb	sy
 800ccaa:	f3bf 8f4f 	dsb	sy
 800ccae:	607b      	str	r3, [r7, #4]
}
 800ccb0:	bf00      	nop
 800ccb2:	bf00      	nop
 800ccb4:	e7fd      	b.n	800ccb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ccb6:	4b0f      	ldr	r3, [pc, #60]	@ (800ccf4 <vPortValidateInterruptPriority+0x7c>)
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ccbe:	4b0e      	ldr	r3, [pc, #56]	@ (800ccf8 <vPortValidateInterruptPriority+0x80>)
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	429a      	cmp	r2, r3
 800ccc4:	d90b      	bls.n	800ccde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ccc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccca:	f383 8811 	msr	BASEPRI, r3
 800ccce:	f3bf 8f6f 	isb	sy
 800ccd2:	f3bf 8f4f 	dsb	sy
 800ccd6:	603b      	str	r3, [r7, #0]
}
 800ccd8:	bf00      	nop
 800ccda:	bf00      	nop
 800ccdc:	e7fd      	b.n	800ccda <vPortValidateInterruptPriority+0x62>
	}
 800ccde:	bf00      	nop
 800cce0:	3714      	adds	r7, #20
 800cce2:	46bd      	mov	sp, r7
 800cce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce8:	4770      	bx	lr
 800ccea:	bf00      	nop
 800ccec:	e000e3f0 	.word	0xe000e3f0
 800ccf0:	20000740 	.word	0x20000740
 800ccf4:	e000ed0c 	.word	0xe000ed0c
 800ccf8:	20000744 	.word	0x20000744

0800ccfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b08a      	sub	sp, #40	@ 0x28
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cd04:	2300      	movs	r3, #0
 800cd06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cd08:	f7ff f8e6 	bl	800bed8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cd0c:	4b5c      	ldr	r3, [pc, #368]	@ (800ce80 <pvPortMalloc+0x184>)
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d101      	bne.n	800cd18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cd14:	f000 f924 	bl	800cf60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cd18:	4b5a      	ldr	r3, [pc, #360]	@ (800ce84 <pvPortMalloc+0x188>)
 800cd1a:	681a      	ldr	r2, [r3, #0]
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	4013      	ands	r3, r2
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	f040 8095 	bne.w	800ce50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d01e      	beq.n	800cd6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800cd2c:	2208      	movs	r2, #8
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	4413      	add	r3, r2
 800cd32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	f003 0307 	and.w	r3, r3, #7
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d015      	beq.n	800cd6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	f023 0307 	bic.w	r3, r3, #7
 800cd44:	3308      	adds	r3, #8
 800cd46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	f003 0307 	and.w	r3, r3, #7
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d00b      	beq.n	800cd6a <pvPortMalloc+0x6e>
	__asm volatile
 800cd52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd56:	f383 8811 	msr	BASEPRI, r3
 800cd5a:	f3bf 8f6f 	isb	sy
 800cd5e:	f3bf 8f4f 	dsb	sy
 800cd62:	617b      	str	r3, [r7, #20]
}
 800cd64:	bf00      	nop
 800cd66:	bf00      	nop
 800cd68:	e7fd      	b.n	800cd66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d06f      	beq.n	800ce50 <pvPortMalloc+0x154>
 800cd70:	4b45      	ldr	r3, [pc, #276]	@ (800ce88 <pvPortMalloc+0x18c>)
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	687a      	ldr	r2, [r7, #4]
 800cd76:	429a      	cmp	r2, r3
 800cd78:	d86a      	bhi.n	800ce50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cd7a:	4b44      	ldr	r3, [pc, #272]	@ (800ce8c <pvPortMalloc+0x190>)
 800cd7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cd7e:	4b43      	ldr	r3, [pc, #268]	@ (800ce8c <pvPortMalloc+0x190>)
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cd84:	e004      	b.n	800cd90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800cd86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cd8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cd90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd92:	685b      	ldr	r3, [r3, #4]
 800cd94:	687a      	ldr	r2, [r7, #4]
 800cd96:	429a      	cmp	r2, r3
 800cd98:	d903      	bls.n	800cda2 <pvPortMalloc+0xa6>
 800cd9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d1f1      	bne.n	800cd86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cda2:	4b37      	ldr	r3, [pc, #220]	@ (800ce80 <pvPortMalloc+0x184>)
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cda8:	429a      	cmp	r2, r3
 800cdaa:	d051      	beq.n	800ce50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cdac:	6a3b      	ldr	r3, [r7, #32]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	2208      	movs	r2, #8
 800cdb2:	4413      	add	r3, r2
 800cdb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cdb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdb8:	681a      	ldr	r2, [r3, #0]
 800cdba:	6a3b      	ldr	r3, [r7, #32]
 800cdbc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cdbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdc0:	685a      	ldr	r2, [r3, #4]
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	1ad2      	subs	r2, r2, r3
 800cdc6:	2308      	movs	r3, #8
 800cdc8:	005b      	lsls	r3, r3, #1
 800cdca:	429a      	cmp	r2, r3
 800cdcc:	d920      	bls.n	800ce10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cdce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	4413      	add	r3, r2
 800cdd4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cdd6:	69bb      	ldr	r3, [r7, #24]
 800cdd8:	f003 0307 	and.w	r3, r3, #7
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d00b      	beq.n	800cdf8 <pvPortMalloc+0xfc>
	__asm volatile
 800cde0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cde4:	f383 8811 	msr	BASEPRI, r3
 800cde8:	f3bf 8f6f 	isb	sy
 800cdec:	f3bf 8f4f 	dsb	sy
 800cdf0:	613b      	str	r3, [r7, #16]
}
 800cdf2:	bf00      	nop
 800cdf4:	bf00      	nop
 800cdf6:	e7fd      	b.n	800cdf4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cdf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdfa:	685a      	ldr	r2, [r3, #4]
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	1ad2      	subs	r2, r2, r3
 800ce00:	69bb      	ldr	r3, [r7, #24]
 800ce02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ce04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce06:	687a      	ldr	r2, [r7, #4]
 800ce08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ce0a:	69b8      	ldr	r0, [r7, #24]
 800ce0c:	f000 f90a 	bl	800d024 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ce10:	4b1d      	ldr	r3, [pc, #116]	@ (800ce88 <pvPortMalloc+0x18c>)
 800ce12:	681a      	ldr	r2, [r3, #0]
 800ce14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce16:	685b      	ldr	r3, [r3, #4]
 800ce18:	1ad3      	subs	r3, r2, r3
 800ce1a:	4a1b      	ldr	r2, [pc, #108]	@ (800ce88 <pvPortMalloc+0x18c>)
 800ce1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ce1e:	4b1a      	ldr	r3, [pc, #104]	@ (800ce88 <pvPortMalloc+0x18c>)
 800ce20:	681a      	ldr	r2, [r3, #0]
 800ce22:	4b1b      	ldr	r3, [pc, #108]	@ (800ce90 <pvPortMalloc+0x194>)
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	429a      	cmp	r2, r3
 800ce28:	d203      	bcs.n	800ce32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ce2a:	4b17      	ldr	r3, [pc, #92]	@ (800ce88 <pvPortMalloc+0x18c>)
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	4a18      	ldr	r2, [pc, #96]	@ (800ce90 <pvPortMalloc+0x194>)
 800ce30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ce32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce34:	685a      	ldr	r2, [r3, #4]
 800ce36:	4b13      	ldr	r3, [pc, #76]	@ (800ce84 <pvPortMalloc+0x188>)
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	431a      	orrs	r2, r3
 800ce3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ce40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce42:	2200      	movs	r2, #0
 800ce44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ce46:	4b13      	ldr	r3, [pc, #76]	@ (800ce94 <pvPortMalloc+0x198>)
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	3301      	adds	r3, #1
 800ce4c:	4a11      	ldr	r2, [pc, #68]	@ (800ce94 <pvPortMalloc+0x198>)
 800ce4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ce50:	f7ff f850 	bl	800bef4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ce54:	69fb      	ldr	r3, [r7, #28]
 800ce56:	f003 0307 	and.w	r3, r3, #7
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d00b      	beq.n	800ce76 <pvPortMalloc+0x17a>
	__asm volatile
 800ce5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce62:	f383 8811 	msr	BASEPRI, r3
 800ce66:	f3bf 8f6f 	isb	sy
 800ce6a:	f3bf 8f4f 	dsb	sy
 800ce6e:	60fb      	str	r3, [r7, #12]
}
 800ce70:	bf00      	nop
 800ce72:	bf00      	nop
 800ce74:	e7fd      	b.n	800ce72 <pvPortMalloc+0x176>
	return pvReturn;
 800ce76:	69fb      	ldr	r3, [r7, #28]
}
 800ce78:	4618      	mov	r0, r3
 800ce7a:	3728      	adds	r7, #40	@ 0x28
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	bd80      	pop	{r7, pc}
 800ce80:	20005750 	.word	0x20005750
 800ce84:	20005764 	.word	0x20005764
 800ce88:	20005754 	.word	0x20005754
 800ce8c:	20005748 	.word	0x20005748
 800ce90:	20005758 	.word	0x20005758
 800ce94:	2000575c 	.word	0x2000575c

0800ce98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b086      	sub	sp, #24
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d04f      	beq.n	800cf4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ceaa:	2308      	movs	r3, #8
 800ceac:	425b      	negs	r3, r3
 800ceae:	697a      	ldr	r2, [r7, #20]
 800ceb0:	4413      	add	r3, r2
 800ceb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ceb4:	697b      	ldr	r3, [r7, #20]
 800ceb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ceb8:	693b      	ldr	r3, [r7, #16]
 800ceba:	685a      	ldr	r2, [r3, #4]
 800cebc:	4b25      	ldr	r3, [pc, #148]	@ (800cf54 <vPortFree+0xbc>)
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	4013      	ands	r3, r2
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d10b      	bne.n	800cede <vPortFree+0x46>
	__asm volatile
 800cec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceca:	f383 8811 	msr	BASEPRI, r3
 800cece:	f3bf 8f6f 	isb	sy
 800ced2:	f3bf 8f4f 	dsb	sy
 800ced6:	60fb      	str	r3, [r7, #12]
}
 800ced8:	bf00      	nop
 800ceda:	bf00      	nop
 800cedc:	e7fd      	b.n	800ceda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cede:	693b      	ldr	r3, [r7, #16]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d00b      	beq.n	800cefe <vPortFree+0x66>
	__asm volatile
 800cee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceea:	f383 8811 	msr	BASEPRI, r3
 800ceee:	f3bf 8f6f 	isb	sy
 800cef2:	f3bf 8f4f 	dsb	sy
 800cef6:	60bb      	str	r3, [r7, #8]
}
 800cef8:	bf00      	nop
 800cefa:	bf00      	nop
 800cefc:	e7fd      	b.n	800cefa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cefe:	693b      	ldr	r3, [r7, #16]
 800cf00:	685a      	ldr	r2, [r3, #4]
 800cf02:	4b14      	ldr	r3, [pc, #80]	@ (800cf54 <vPortFree+0xbc>)
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	4013      	ands	r3, r2
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d01e      	beq.n	800cf4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cf0c:	693b      	ldr	r3, [r7, #16]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d11a      	bne.n	800cf4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cf14:	693b      	ldr	r3, [r7, #16]
 800cf16:	685a      	ldr	r2, [r3, #4]
 800cf18:	4b0e      	ldr	r3, [pc, #56]	@ (800cf54 <vPortFree+0xbc>)
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	43db      	mvns	r3, r3
 800cf1e:	401a      	ands	r2, r3
 800cf20:	693b      	ldr	r3, [r7, #16]
 800cf22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cf24:	f7fe ffd8 	bl	800bed8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cf28:	693b      	ldr	r3, [r7, #16]
 800cf2a:	685a      	ldr	r2, [r3, #4]
 800cf2c:	4b0a      	ldr	r3, [pc, #40]	@ (800cf58 <vPortFree+0xc0>)
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	4413      	add	r3, r2
 800cf32:	4a09      	ldr	r2, [pc, #36]	@ (800cf58 <vPortFree+0xc0>)
 800cf34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cf36:	6938      	ldr	r0, [r7, #16]
 800cf38:	f000 f874 	bl	800d024 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800cf3c:	4b07      	ldr	r3, [pc, #28]	@ (800cf5c <vPortFree+0xc4>)
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	3301      	adds	r3, #1
 800cf42:	4a06      	ldr	r2, [pc, #24]	@ (800cf5c <vPortFree+0xc4>)
 800cf44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800cf46:	f7fe ffd5 	bl	800bef4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cf4a:	bf00      	nop
 800cf4c:	3718      	adds	r7, #24
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}
 800cf52:	bf00      	nop
 800cf54:	20005764 	.word	0x20005764
 800cf58:	20005754 	.word	0x20005754
 800cf5c:	20005760 	.word	0x20005760

0800cf60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cf60:	b480      	push	{r7}
 800cf62:	b085      	sub	sp, #20
 800cf64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cf66:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 800cf6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cf6c:	4b27      	ldr	r3, [pc, #156]	@ (800d00c <prvHeapInit+0xac>)
 800cf6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	f003 0307 	and.w	r3, r3, #7
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d00c      	beq.n	800cf94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	3307      	adds	r3, #7
 800cf7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	f023 0307 	bic.w	r3, r3, #7
 800cf86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cf88:	68ba      	ldr	r2, [r7, #8]
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	1ad3      	subs	r3, r2, r3
 800cf8e:	4a1f      	ldr	r2, [pc, #124]	@ (800d00c <prvHeapInit+0xac>)
 800cf90:	4413      	add	r3, r2
 800cf92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cf98:	4a1d      	ldr	r2, [pc, #116]	@ (800d010 <prvHeapInit+0xb0>)
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cf9e:	4b1c      	ldr	r3, [pc, #112]	@ (800d010 <prvHeapInit+0xb0>)
 800cfa0:	2200      	movs	r2, #0
 800cfa2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	68ba      	ldr	r2, [r7, #8]
 800cfa8:	4413      	add	r3, r2
 800cfaa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cfac:	2208      	movs	r2, #8
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	1a9b      	subs	r3, r3, r2
 800cfb2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	f023 0307 	bic.w	r3, r3, #7
 800cfba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	4a15      	ldr	r2, [pc, #84]	@ (800d014 <prvHeapInit+0xb4>)
 800cfc0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cfc2:	4b14      	ldr	r3, [pc, #80]	@ (800d014 <prvHeapInit+0xb4>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	2200      	movs	r2, #0
 800cfc8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cfca:	4b12      	ldr	r3, [pc, #72]	@ (800d014 <prvHeapInit+0xb4>)
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	2200      	movs	r2, #0
 800cfd0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	68fa      	ldr	r2, [r7, #12]
 800cfda:	1ad2      	subs	r2, r2, r3
 800cfdc:	683b      	ldr	r3, [r7, #0]
 800cfde:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cfe0:	4b0c      	ldr	r3, [pc, #48]	@ (800d014 <prvHeapInit+0xb4>)
 800cfe2:	681a      	ldr	r2, [r3, #0]
 800cfe4:	683b      	ldr	r3, [r7, #0]
 800cfe6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cfe8:	683b      	ldr	r3, [r7, #0]
 800cfea:	685b      	ldr	r3, [r3, #4]
 800cfec:	4a0a      	ldr	r2, [pc, #40]	@ (800d018 <prvHeapInit+0xb8>)
 800cfee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cff0:	683b      	ldr	r3, [r7, #0]
 800cff2:	685b      	ldr	r3, [r3, #4]
 800cff4:	4a09      	ldr	r2, [pc, #36]	@ (800d01c <prvHeapInit+0xbc>)
 800cff6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cff8:	4b09      	ldr	r3, [pc, #36]	@ (800d020 <prvHeapInit+0xc0>)
 800cffa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800cffe:	601a      	str	r2, [r3, #0]
}
 800d000:	bf00      	nop
 800d002:	3714      	adds	r7, #20
 800d004:	46bd      	mov	sp, r7
 800d006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00a:	4770      	bx	lr
 800d00c:	20000748 	.word	0x20000748
 800d010:	20005748 	.word	0x20005748
 800d014:	20005750 	.word	0x20005750
 800d018:	20005758 	.word	0x20005758
 800d01c:	20005754 	.word	0x20005754
 800d020:	20005764 	.word	0x20005764

0800d024 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d024:	b480      	push	{r7}
 800d026:	b085      	sub	sp, #20
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d02c:	4b28      	ldr	r3, [pc, #160]	@ (800d0d0 <prvInsertBlockIntoFreeList+0xac>)
 800d02e:	60fb      	str	r3, [r7, #12]
 800d030:	e002      	b.n	800d038 <prvInsertBlockIntoFreeList+0x14>
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	60fb      	str	r3, [r7, #12]
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	687a      	ldr	r2, [r7, #4]
 800d03e:	429a      	cmp	r2, r3
 800d040:	d8f7      	bhi.n	800d032 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	685b      	ldr	r3, [r3, #4]
 800d04a:	68ba      	ldr	r2, [r7, #8]
 800d04c:	4413      	add	r3, r2
 800d04e:	687a      	ldr	r2, [r7, #4]
 800d050:	429a      	cmp	r2, r3
 800d052:	d108      	bne.n	800d066 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	685a      	ldr	r2, [r3, #4]
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	685b      	ldr	r3, [r3, #4]
 800d05c:	441a      	add	r2, r3
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	685b      	ldr	r3, [r3, #4]
 800d06e:	68ba      	ldr	r2, [r7, #8]
 800d070:	441a      	add	r2, r3
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	429a      	cmp	r2, r3
 800d078:	d118      	bne.n	800d0ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	681a      	ldr	r2, [r3, #0]
 800d07e:	4b15      	ldr	r3, [pc, #84]	@ (800d0d4 <prvInsertBlockIntoFreeList+0xb0>)
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	429a      	cmp	r2, r3
 800d084:	d00d      	beq.n	800d0a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	685a      	ldr	r2, [r3, #4]
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	685b      	ldr	r3, [r3, #4]
 800d090:	441a      	add	r2, r3
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	681a      	ldr	r2, [r3, #0]
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	601a      	str	r2, [r3, #0]
 800d0a0:	e008      	b.n	800d0b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d0a2:	4b0c      	ldr	r3, [pc, #48]	@ (800d0d4 <prvInsertBlockIntoFreeList+0xb0>)
 800d0a4:	681a      	ldr	r2, [r3, #0]
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	601a      	str	r2, [r3, #0]
 800d0aa:	e003      	b.n	800d0b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	681a      	ldr	r2, [r3, #0]
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d0b4:	68fa      	ldr	r2, [r7, #12]
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	429a      	cmp	r2, r3
 800d0ba:	d002      	beq.n	800d0c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	687a      	ldr	r2, [r7, #4]
 800d0c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d0c2:	bf00      	nop
 800d0c4:	3714      	adds	r7, #20
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0cc:	4770      	bx	lr
 800d0ce:	bf00      	nop
 800d0d0:	20005748 	.word	0x20005748
 800d0d4:	20005750 	.word	0x20005750

0800d0d8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800d0dc:	2201      	movs	r2, #1
 800d0de:	490e      	ldr	r1, [pc, #56]	@ (800d118 <MX_USB_HOST_Init+0x40>)
 800d0e0:	480e      	ldr	r0, [pc, #56]	@ (800d11c <MX_USB_HOST_Init+0x44>)
 800d0e2:	f7fb febd 	bl	8008e60 <USBH_Init>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d001      	beq.n	800d0f0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800d0ec:	f7f3 fd7a 	bl	8000be4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800d0f0:	490b      	ldr	r1, [pc, #44]	@ (800d120 <MX_USB_HOST_Init+0x48>)
 800d0f2:	480a      	ldr	r0, [pc, #40]	@ (800d11c <MX_USB_HOST_Init+0x44>)
 800d0f4:	f7fb ff87 	bl	8009006 <USBH_RegisterClass>
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d001      	beq.n	800d102 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800d0fe:	f7f3 fd71 	bl	8000be4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800d102:	4806      	ldr	r0, [pc, #24]	@ (800d11c <MX_USB_HOST_Init+0x44>)
 800d104:	f7fc f80b 	bl	800911e <USBH_Start>
 800d108:	4603      	mov	r3, r0
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d001      	beq.n	800d112 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800d10e:	f7f3 fd69 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800d112:	bf00      	nop
 800d114:	bd80      	pop	{r7, pc}
 800d116:	bf00      	nop
 800d118:	0800d125 	.word	0x0800d125
 800d11c:	20005768 	.word	0x20005768
 800d120:	2000000c 	.word	0x2000000c

0800d124 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800d124:	b480      	push	{r7}
 800d126:	b083      	sub	sp, #12
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
 800d12c:	460b      	mov	r3, r1
 800d12e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800d130:	78fb      	ldrb	r3, [r7, #3]
 800d132:	3b01      	subs	r3, #1
 800d134:	2b04      	cmp	r3, #4
 800d136:	d819      	bhi.n	800d16c <USBH_UserProcess+0x48>
 800d138:	a201      	add	r2, pc, #4	@ (adr r2, 800d140 <USBH_UserProcess+0x1c>)
 800d13a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d13e:	bf00      	nop
 800d140:	0800d16d 	.word	0x0800d16d
 800d144:	0800d15d 	.word	0x0800d15d
 800d148:	0800d16d 	.word	0x0800d16d
 800d14c:	0800d165 	.word	0x0800d165
 800d150:	0800d155 	.word	0x0800d155
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800d154:	4b09      	ldr	r3, [pc, #36]	@ (800d17c <USBH_UserProcess+0x58>)
 800d156:	2203      	movs	r2, #3
 800d158:	701a      	strb	r2, [r3, #0]
  break;
 800d15a:	e008      	b.n	800d16e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800d15c:	4b07      	ldr	r3, [pc, #28]	@ (800d17c <USBH_UserProcess+0x58>)
 800d15e:	2202      	movs	r2, #2
 800d160:	701a      	strb	r2, [r3, #0]
  break;
 800d162:	e004      	b.n	800d16e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800d164:	4b05      	ldr	r3, [pc, #20]	@ (800d17c <USBH_UserProcess+0x58>)
 800d166:	2201      	movs	r2, #1
 800d168:	701a      	strb	r2, [r3, #0]
  break;
 800d16a:	e000      	b.n	800d16e <USBH_UserProcess+0x4a>

  default:
  break;
 800d16c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800d16e:	bf00      	nop
 800d170:	370c      	adds	r7, #12
 800d172:	46bd      	mov	sp, r7
 800d174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d178:	4770      	bx	lr
 800d17a:	bf00      	nop
 800d17c:	20005b4c 	.word	0x20005b4c

0800d180 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b08a      	sub	sp, #40	@ 0x28
 800d184:	af00      	add	r7, sp, #0
 800d186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d188:	f107 0314 	add.w	r3, r7, #20
 800d18c:	2200      	movs	r2, #0
 800d18e:	601a      	str	r2, [r3, #0]
 800d190:	605a      	str	r2, [r3, #4]
 800d192:	609a      	str	r2, [r3, #8]
 800d194:	60da      	str	r2, [r3, #12]
 800d196:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d1a0:	d147      	bne.n	800d232 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d1a2:	2300      	movs	r3, #0
 800d1a4:	613b      	str	r3, [r7, #16]
 800d1a6:	4b25      	ldr	r3, [pc, #148]	@ (800d23c <HAL_HCD_MspInit+0xbc>)
 800d1a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1aa:	4a24      	ldr	r2, [pc, #144]	@ (800d23c <HAL_HCD_MspInit+0xbc>)
 800d1ac:	f043 0301 	orr.w	r3, r3, #1
 800d1b0:	6313      	str	r3, [r2, #48]	@ 0x30
 800d1b2:	4b22      	ldr	r3, [pc, #136]	@ (800d23c <HAL_HCD_MspInit+0xbc>)
 800d1b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1b6:	f003 0301 	and.w	r3, r3, #1
 800d1ba:	613b      	str	r3, [r7, #16]
 800d1bc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800d1be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d1c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800d1cc:	f107 0314 	add.w	r3, r7, #20
 800d1d0:	4619      	mov	r1, r3
 800d1d2:	481b      	ldr	r0, [pc, #108]	@ (800d240 <HAL_HCD_MspInit+0xc0>)
 800d1d4:	f7f4 fd1c 	bl	8001c10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800d1d8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800d1dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d1de:	2302      	movs	r3, #2
 800d1e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d1e6:	2300      	movs	r3, #0
 800d1e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d1ea:	230a      	movs	r3, #10
 800d1ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d1ee:	f107 0314 	add.w	r3, r7, #20
 800d1f2:	4619      	mov	r1, r3
 800d1f4:	4812      	ldr	r0, [pc, #72]	@ (800d240 <HAL_HCD_MspInit+0xc0>)
 800d1f6:	f7f4 fd0b 	bl	8001c10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d1fa:	4b10      	ldr	r3, [pc, #64]	@ (800d23c <HAL_HCD_MspInit+0xbc>)
 800d1fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d1fe:	4a0f      	ldr	r2, [pc, #60]	@ (800d23c <HAL_HCD_MspInit+0xbc>)
 800d200:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d204:	6353      	str	r3, [r2, #52]	@ 0x34
 800d206:	2300      	movs	r3, #0
 800d208:	60fb      	str	r3, [r7, #12]
 800d20a:	4b0c      	ldr	r3, [pc, #48]	@ (800d23c <HAL_HCD_MspInit+0xbc>)
 800d20c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d20e:	4a0b      	ldr	r2, [pc, #44]	@ (800d23c <HAL_HCD_MspInit+0xbc>)
 800d210:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d214:	6453      	str	r3, [r2, #68]	@ 0x44
 800d216:	4b09      	ldr	r3, [pc, #36]	@ (800d23c <HAL_HCD_MspInit+0xbc>)
 800d218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d21a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d21e:	60fb      	str	r3, [r7, #12]
 800d220:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800d222:	2200      	movs	r2, #0
 800d224:	2105      	movs	r1, #5
 800d226:	2043      	movs	r0, #67	@ 0x43
 800d228:	f7f4 f8c6 	bl	80013b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d22c:	2043      	movs	r0, #67	@ 0x43
 800d22e:	f7f4 f8df 	bl	80013f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d232:	bf00      	nop
 800d234:	3728      	adds	r7, #40	@ 0x28
 800d236:	46bd      	mov	sp, r7
 800d238:	bd80      	pop	{r7, pc}
 800d23a:	bf00      	nop
 800d23c:	40023800 	.word	0x40023800
 800d240:	40020000 	.word	0x40020000

0800d244 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b082      	sub	sp, #8
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d252:	4618      	mov	r0, r3
 800d254:	f7fc fb9b 	bl	800998e <USBH_LL_IncTimer>
}
 800d258:	bf00      	nop
 800d25a:	3708      	adds	r7, #8
 800d25c:	46bd      	mov	sp, r7
 800d25e:	bd80      	pop	{r7, pc}

0800d260 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b082      	sub	sp, #8
 800d264:	af00      	add	r7, sp, #0
 800d266:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d26e:	4618      	mov	r0, r3
 800d270:	f7fc fbdb 	bl	8009a2a <USBH_LL_Connect>
}
 800d274:	bf00      	nop
 800d276:	3708      	adds	r7, #8
 800d278:	46bd      	mov	sp, r7
 800d27a:	bd80      	pop	{r7, pc}

0800d27c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b082      	sub	sp, #8
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d28a:	4618      	mov	r0, r3
 800d28c:	f7fc fbe8 	bl	8009a60 <USBH_LL_Disconnect>
}
 800d290:	bf00      	nop
 800d292:	3708      	adds	r7, #8
 800d294:	46bd      	mov	sp, r7
 800d296:	bd80      	pop	{r7, pc}

0800d298 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b082      	sub	sp, #8
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
 800d2a0:	460b      	mov	r3, r1
 800d2a2:	70fb      	strb	r3, [r7, #3]
 800d2a4:	4613      	mov	r3, r2
 800d2a6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d2ae:	4618      	mov	r0, r3
 800d2b0:	f7fc fc3c 	bl	8009b2c <USBH_LL_NotifyURBChange>
#endif
}
 800d2b4:	bf00      	nop
 800d2b6:	3708      	adds	r7, #8
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	bd80      	pop	{r7, pc}

0800d2bc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b082      	sub	sp, #8
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	f7fc fb89 	bl	80099e2 <USBH_LL_PortEnabled>
}
 800d2d0:	bf00      	nop
 800d2d2:	3708      	adds	r7, #8
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	bd80      	pop	{r7, pc}

0800d2d8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	b082      	sub	sp, #8
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	f7fc fb8d 	bl	8009a06 <USBH_LL_PortDisabled>
}
 800d2ec:	bf00      	nop
 800d2ee:	3708      	adds	r7, #8
 800d2f0:	46bd      	mov	sp, r7
 800d2f2:	bd80      	pop	{r7, pc}

0800d2f4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800d2f4:	b580      	push	{r7, lr}
 800d2f6:	b082      	sub	sp, #8
 800d2f8:	af00      	add	r7, sp, #0
 800d2fa:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d302:	2b01      	cmp	r3, #1
 800d304:	d12a      	bne.n	800d35c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800d306:	4a18      	ldr	r2, [pc, #96]	@ (800d368 <USBH_LL_Init+0x74>)
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	4a15      	ldr	r2, [pc, #84]	@ (800d368 <USBH_LL_Init+0x74>)
 800d312:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d316:	4b14      	ldr	r3, [pc, #80]	@ (800d368 <USBH_LL_Init+0x74>)
 800d318:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d31c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800d31e:	4b12      	ldr	r3, [pc, #72]	@ (800d368 <USBH_LL_Init+0x74>)
 800d320:	2208      	movs	r2, #8
 800d322:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800d324:	4b10      	ldr	r3, [pc, #64]	@ (800d368 <USBH_LL_Init+0x74>)
 800d326:	2201      	movs	r2, #1
 800d328:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d32a:	4b0f      	ldr	r3, [pc, #60]	@ (800d368 <USBH_LL_Init+0x74>)
 800d32c:	2200      	movs	r2, #0
 800d32e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800d330:	4b0d      	ldr	r3, [pc, #52]	@ (800d368 <USBH_LL_Init+0x74>)
 800d332:	2202      	movs	r2, #2
 800d334:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d336:	4b0c      	ldr	r3, [pc, #48]	@ (800d368 <USBH_LL_Init+0x74>)
 800d338:	2200      	movs	r2, #0
 800d33a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800d33c:	480a      	ldr	r0, [pc, #40]	@ (800d368 <USBH_LL_Init+0x74>)
 800d33e:	f7f4 fe1c 	bl	8001f7a <HAL_HCD_Init>
 800d342:	4603      	mov	r3, r0
 800d344:	2b00      	cmp	r3, #0
 800d346:	d001      	beq.n	800d34c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800d348:	f7f3 fc4c 	bl	8000be4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800d34c:	4806      	ldr	r0, [pc, #24]	@ (800d368 <USBH_LL_Init+0x74>)
 800d34e:	f7f5 fa7d 	bl	800284c <HAL_HCD_GetCurrentFrame>
 800d352:	4603      	mov	r3, r0
 800d354:	4619      	mov	r1, r3
 800d356:	6878      	ldr	r0, [r7, #4]
 800d358:	f7fc fb0a 	bl	8009970 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800d35c:	2300      	movs	r3, #0
}
 800d35e:	4618      	mov	r0, r3
 800d360:	3708      	adds	r7, #8
 800d362:	46bd      	mov	sp, r7
 800d364:	bd80      	pop	{r7, pc}
 800d366:	bf00      	nop
 800d368:	20005b50 	.word	0x20005b50

0800d36c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b084      	sub	sp, #16
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d374:	2300      	movs	r3, #0
 800d376:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d378:	2300      	movs	r3, #0
 800d37a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d382:	4618      	mov	r0, r3
 800d384:	f7f5 f9ea 	bl	800275c <HAL_HCD_Start>
 800d388:	4603      	mov	r3, r0
 800d38a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d38c:	7bfb      	ldrb	r3, [r7, #15]
 800d38e:	4618      	mov	r0, r3
 800d390:	f000 f95e 	bl	800d650 <USBH_Get_USB_Status>
 800d394:	4603      	mov	r3, r0
 800d396:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d398:	7bbb      	ldrb	r3, [r7, #14]
}
 800d39a:	4618      	mov	r0, r3
 800d39c:	3710      	adds	r7, #16
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	bd80      	pop	{r7, pc}

0800d3a2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800d3a2:	b580      	push	{r7, lr}
 800d3a4:	b084      	sub	sp, #16
 800d3a6:	af00      	add	r7, sp, #0
 800d3a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	f7f5 f9f2 	bl	80027a2 <HAL_HCD_Stop>
 800d3be:	4603      	mov	r3, r0
 800d3c0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d3c2:	7bfb      	ldrb	r3, [r7, #15]
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	f000 f943 	bl	800d650 <USBH_Get_USB_Status>
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d3ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	3710      	adds	r7, #16
 800d3d4:	46bd      	mov	sp, r7
 800d3d6:	bd80      	pop	{r7, pc}

0800d3d8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d3d8:	b580      	push	{r7, lr}
 800d3da:	b084      	sub	sp, #16
 800d3dc:	af00      	add	r7, sp, #0
 800d3de:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d3e0:	2301      	movs	r3, #1
 800d3e2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	f7f5 fa3c 	bl	8002868 <HAL_HCD_GetCurrentSpeed>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	2b02      	cmp	r3, #2
 800d3f4:	d00c      	beq.n	800d410 <USBH_LL_GetSpeed+0x38>
 800d3f6:	2b02      	cmp	r3, #2
 800d3f8:	d80d      	bhi.n	800d416 <USBH_LL_GetSpeed+0x3e>
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d002      	beq.n	800d404 <USBH_LL_GetSpeed+0x2c>
 800d3fe:	2b01      	cmp	r3, #1
 800d400:	d003      	beq.n	800d40a <USBH_LL_GetSpeed+0x32>
 800d402:	e008      	b.n	800d416 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d404:	2300      	movs	r3, #0
 800d406:	73fb      	strb	r3, [r7, #15]
    break;
 800d408:	e008      	b.n	800d41c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d40a:	2301      	movs	r3, #1
 800d40c:	73fb      	strb	r3, [r7, #15]
    break;
 800d40e:	e005      	b.n	800d41c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d410:	2302      	movs	r3, #2
 800d412:	73fb      	strb	r3, [r7, #15]
    break;
 800d414:	e002      	b.n	800d41c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800d416:	2301      	movs	r3, #1
 800d418:	73fb      	strb	r3, [r7, #15]
    break;
 800d41a:	bf00      	nop
  }
  return  speed;
 800d41c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d41e:	4618      	mov	r0, r3
 800d420:	3710      	adds	r7, #16
 800d422:	46bd      	mov	sp, r7
 800d424:	bd80      	pop	{r7, pc}

0800d426 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d426:	b580      	push	{r7, lr}
 800d428:	b084      	sub	sp, #16
 800d42a:	af00      	add	r7, sp, #0
 800d42c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d42e:	2300      	movs	r3, #0
 800d430:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d432:	2300      	movs	r3, #0
 800d434:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d43c:	4618      	mov	r0, r3
 800d43e:	f7f5 f9cd 	bl	80027dc <HAL_HCD_ResetPort>
 800d442:	4603      	mov	r3, r0
 800d444:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d446:	7bfb      	ldrb	r3, [r7, #15]
 800d448:	4618      	mov	r0, r3
 800d44a:	f000 f901 	bl	800d650 <USBH_Get_USB_Status>
 800d44e:	4603      	mov	r3, r0
 800d450:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d452:	7bbb      	ldrb	r3, [r7, #14]
}
 800d454:	4618      	mov	r0, r3
 800d456:	3710      	adds	r7, #16
 800d458:	46bd      	mov	sp, r7
 800d45a:	bd80      	pop	{r7, pc}

0800d45c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	b082      	sub	sp, #8
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]
 800d464:	460b      	mov	r3, r1
 800d466:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d46e:	78fa      	ldrb	r2, [r7, #3]
 800d470:	4611      	mov	r1, r2
 800d472:	4618      	mov	r0, r3
 800d474:	f7f5 f9d5 	bl	8002822 <HAL_HCD_HC_GetXferCount>
 800d478:	4603      	mov	r3, r0
}
 800d47a:	4618      	mov	r0, r3
 800d47c:	3708      	adds	r7, #8
 800d47e:	46bd      	mov	sp, r7
 800d480:	bd80      	pop	{r7, pc}

0800d482 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d482:	b590      	push	{r4, r7, lr}
 800d484:	b089      	sub	sp, #36	@ 0x24
 800d486:	af04      	add	r7, sp, #16
 800d488:	6078      	str	r0, [r7, #4]
 800d48a:	4608      	mov	r0, r1
 800d48c:	4611      	mov	r1, r2
 800d48e:	461a      	mov	r2, r3
 800d490:	4603      	mov	r3, r0
 800d492:	70fb      	strb	r3, [r7, #3]
 800d494:	460b      	mov	r3, r1
 800d496:	70bb      	strb	r3, [r7, #2]
 800d498:	4613      	mov	r3, r2
 800d49a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d49c:	2300      	movs	r3, #0
 800d49e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d4aa:	787c      	ldrb	r4, [r7, #1]
 800d4ac:	78ba      	ldrb	r2, [r7, #2]
 800d4ae:	78f9      	ldrb	r1, [r7, #3]
 800d4b0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d4b2:	9302      	str	r3, [sp, #8]
 800d4b4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d4b8:	9301      	str	r3, [sp, #4]
 800d4ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d4be:	9300      	str	r3, [sp, #0]
 800d4c0:	4623      	mov	r3, r4
 800d4c2:	f7f4 fdc1 	bl	8002048 <HAL_HCD_HC_Init>
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d4ca:	7bfb      	ldrb	r3, [r7, #15]
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	f000 f8bf 	bl	800d650 <USBH_Get_USB_Status>
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d4d6:	7bbb      	ldrb	r3, [r7, #14]
}
 800d4d8:	4618      	mov	r0, r3
 800d4da:	3714      	adds	r7, #20
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	bd90      	pop	{r4, r7, pc}

0800d4e0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b084      	sub	sp, #16
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
 800d4e8:	460b      	mov	r3, r1
 800d4ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d4ec:	2300      	movs	r3, #0
 800d4ee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d4fa:	78fa      	ldrb	r2, [r7, #3]
 800d4fc:	4611      	mov	r1, r2
 800d4fe:	4618      	mov	r0, r3
 800d500:	f7f4 fe5a 	bl	80021b8 <HAL_HCD_HC_Halt>
 800d504:	4603      	mov	r3, r0
 800d506:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d508:	7bfb      	ldrb	r3, [r7, #15]
 800d50a:	4618      	mov	r0, r3
 800d50c:	f000 f8a0 	bl	800d650 <USBH_Get_USB_Status>
 800d510:	4603      	mov	r3, r0
 800d512:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d514:	7bbb      	ldrb	r3, [r7, #14]
}
 800d516:	4618      	mov	r0, r3
 800d518:	3710      	adds	r7, #16
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}

0800d51e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d51e:	b590      	push	{r4, r7, lr}
 800d520:	b089      	sub	sp, #36	@ 0x24
 800d522:	af04      	add	r7, sp, #16
 800d524:	6078      	str	r0, [r7, #4]
 800d526:	4608      	mov	r0, r1
 800d528:	4611      	mov	r1, r2
 800d52a:	461a      	mov	r2, r3
 800d52c:	4603      	mov	r3, r0
 800d52e:	70fb      	strb	r3, [r7, #3]
 800d530:	460b      	mov	r3, r1
 800d532:	70bb      	strb	r3, [r7, #2]
 800d534:	4613      	mov	r3, r2
 800d536:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d538:	2300      	movs	r3, #0
 800d53a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d53c:	2300      	movs	r3, #0
 800d53e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d546:	787c      	ldrb	r4, [r7, #1]
 800d548:	78ba      	ldrb	r2, [r7, #2]
 800d54a:	78f9      	ldrb	r1, [r7, #3]
 800d54c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800d550:	9303      	str	r3, [sp, #12]
 800d552:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d554:	9302      	str	r3, [sp, #8]
 800d556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d558:	9301      	str	r3, [sp, #4]
 800d55a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d55e:	9300      	str	r3, [sp, #0]
 800d560:	4623      	mov	r3, r4
 800d562:	f7f4 fe4d 	bl	8002200 <HAL_HCD_HC_SubmitRequest>
 800d566:	4603      	mov	r3, r0
 800d568:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d56a:	7bfb      	ldrb	r3, [r7, #15]
 800d56c:	4618      	mov	r0, r3
 800d56e:	f000 f86f 	bl	800d650 <USBH_Get_USB_Status>
 800d572:	4603      	mov	r3, r0
 800d574:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d576:	7bbb      	ldrb	r3, [r7, #14]
}
 800d578:	4618      	mov	r0, r3
 800d57a:	3714      	adds	r7, #20
 800d57c:	46bd      	mov	sp, r7
 800d57e:	bd90      	pop	{r4, r7, pc}

0800d580 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b082      	sub	sp, #8
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
 800d588:	460b      	mov	r3, r1
 800d58a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d592:	78fa      	ldrb	r2, [r7, #3]
 800d594:	4611      	mov	r1, r2
 800d596:	4618      	mov	r0, r3
 800d598:	f7f5 f92e 	bl	80027f8 <HAL_HCD_HC_GetURBState>
 800d59c:	4603      	mov	r3, r0
}
 800d59e:	4618      	mov	r0, r3
 800d5a0:	3708      	adds	r7, #8
 800d5a2:	46bd      	mov	sp, r7
 800d5a4:	bd80      	pop	{r7, pc}

0800d5a6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d5a6:	b580      	push	{r7, lr}
 800d5a8:	b082      	sub	sp, #8
 800d5aa:	af00      	add	r7, sp, #0
 800d5ac:	6078      	str	r0, [r7, #4]
 800d5ae:	460b      	mov	r3, r1
 800d5b0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d5b8:	2b01      	cmp	r3, #1
 800d5ba:	d103      	bne.n	800d5c4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800d5bc:	78fb      	ldrb	r3, [r7, #3]
 800d5be:	4618      	mov	r0, r3
 800d5c0:	f000 f872 	bl	800d6a8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d5c4:	20c8      	movs	r0, #200	@ 0xc8
 800d5c6:	f7f3 fe1b 	bl	8001200 <HAL_Delay>
  return USBH_OK;
 800d5ca:	2300      	movs	r3, #0
}
 800d5cc:	4618      	mov	r0, r3
 800d5ce:	3708      	adds	r7, #8
 800d5d0:	46bd      	mov	sp, r7
 800d5d2:	bd80      	pop	{r7, pc}

0800d5d4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	b085      	sub	sp, #20
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
 800d5dc:	460b      	mov	r3, r1
 800d5de:	70fb      	strb	r3, [r7, #3]
 800d5e0:	4613      	mov	r3, r2
 800d5e2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d5ea:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d5ec:	78fa      	ldrb	r2, [r7, #3]
 800d5ee:	68f9      	ldr	r1, [r7, #12]
 800d5f0:	4613      	mov	r3, r2
 800d5f2:	011b      	lsls	r3, r3, #4
 800d5f4:	1a9b      	subs	r3, r3, r2
 800d5f6:	009b      	lsls	r3, r3, #2
 800d5f8:	440b      	add	r3, r1
 800d5fa:	3317      	adds	r3, #23
 800d5fc:	781b      	ldrb	r3, [r3, #0]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d00a      	beq.n	800d618 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d602:	78fa      	ldrb	r2, [r7, #3]
 800d604:	68f9      	ldr	r1, [r7, #12]
 800d606:	4613      	mov	r3, r2
 800d608:	011b      	lsls	r3, r3, #4
 800d60a:	1a9b      	subs	r3, r3, r2
 800d60c:	009b      	lsls	r3, r3, #2
 800d60e:	440b      	add	r3, r1
 800d610:	333c      	adds	r3, #60	@ 0x3c
 800d612:	78ba      	ldrb	r2, [r7, #2]
 800d614:	701a      	strb	r2, [r3, #0]
 800d616:	e009      	b.n	800d62c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d618:	78fa      	ldrb	r2, [r7, #3]
 800d61a:	68f9      	ldr	r1, [r7, #12]
 800d61c:	4613      	mov	r3, r2
 800d61e:	011b      	lsls	r3, r3, #4
 800d620:	1a9b      	subs	r3, r3, r2
 800d622:	009b      	lsls	r3, r3, #2
 800d624:	440b      	add	r3, r1
 800d626:	333d      	adds	r3, #61	@ 0x3d
 800d628:	78ba      	ldrb	r2, [r7, #2]
 800d62a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d62c:	2300      	movs	r3, #0
}
 800d62e:	4618      	mov	r0, r3
 800d630:	3714      	adds	r7, #20
 800d632:	46bd      	mov	sp, r7
 800d634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d638:	4770      	bx	lr

0800d63a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d63a:	b580      	push	{r7, lr}
 800d63c:	b082      	sub	sp, #8
 800d63e:	af00      	add	r7, sp, #0
 800d640:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800d642:	6878      	ldr	r0, [r7, #4]
 800d644:	f7f3 fddc 	bl	8001200 <HAL_Delay>
}
 800d648:	bf00      	nop
 800d64a:	3708      	adds	r7, #8
 800d64c:	46bd      	mov	sp, r7
 800d64e:	bd80      	pop	{r7, pc}

0800d650 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d650:	b480      	push	{r7}
 800d652:	b085      	sub	sp, #20
 800d654:	af00      	add	r7, sp, #0
 800d656:	4603      	mov	r3, r0
 800d658:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d65a:	2300      	movs	r3, #0
 800d65c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d65e:	79fb      	ldrb	r3, [r7, #7]
 800d660:	2b03      	cmp	r3, #3
 800d662:	d817      	bhi.n	800d694 <USBH_Get_USB_Status+0x44>
 800d664:	a201      	add	r2, pc, #4	@ (adr r2, 800d66c <USBH_Get_USB_Status+0x1c>)
 800d666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d66a:	bf00      	nop
 800d66c:	0800d67d 	.word	0x0800d67d
 800d670:	0800d683 	.word	0x0800d683
 800d674:	0800d689 	.word	0x0800d689
 800d678:	0800d68f 	.word	0x0800d68f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800d67c:	2300      	movs	r3, #0
 800d67e:	73fb      	strb	r3, [r7, #15]
    break;
 800d680:	e00b      	b.n	800d69a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d682:	2302      	movs	r3, #2
 800d684:	73fb      	strb	r3, [r7, #15]
    break;
 800d686:	e008      	b.n	800d69a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800d688:	2301      	movs	r3, #1
 800d68a:	73fb      	strb	r3, [r7, #15]
    break;
 800d68c:	e005      	b.n	800d69a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800d68e:	2302      	movs	r3, #2
 800d690:	73fb      	strb	r3, [r7, #15]
    break;
 800d692:	e002      	b.n	800d69a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800d694:	2302      	movs	r3, #2
 800d696:	73fb      	strb	r3, [r7, #15]
    break;
 800d698:	bf00      	nop
  }
  return usb_status;
 800d69a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d69c:	4618      	mov	r0, r3
 800d69e:	3714      	adds	r7, #20
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a6:	4770      	bx	lr

0800d6a8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b084      	sub	sp, #16
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	4603      	mov	r3, r0
 800d6b0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800d6b2:	79fb      	ldrb	r3, [r7, #7]
 800d6b4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800d6b6:	79fb      	ldrb	r3, [r7, #7]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d102      	bne.n	800d6c2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800d6bc:	2300      	movs	r3, #0
 800d6be:	73fb      	strb	r3, [r7, #15]
 800d6c0:	e001      	b.n	800d6c6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800d6c6:	7bfb      	ldrb	r3, [r7, #15]
 800d6c8:	461a      	mov	r2, r3
 800d6ca:	2101      	movs	r1, #1
 800d6cc:	4803      	ldr	r0, [pc, #12]	@ (800d6dc <MX_DriverVbusFS+0x34>)
 800d6ce:	f7f4 fc3b 	bl	8001f48 <HAL_GPIO_WritePin>
}
 800d6d2:	bf00      	nop
 800d6d4:	3710      	adds	r7, #16
 800d6d6:	46bd      	mov	sp, r7
 800d6d8:	bd80      	pop	{r7, pc}
 800d6da:	bf00      	nop
 800d6dc:	40020800 	.word	0x40020800

0800d6e0 <malloc>:
 800d6e0:	4b02      	ldr	r3, [pc, #8]	@ (800d6ec <malloc+0xc>)
 800d6e2:	4601      	mov	r1, r0
 800d6e4:	6818      	ldr	r0, [r3, #0]
 800d6e6:	f000 b82d 	b.w	800d744 <_malloc_r>
 800d6ea:	bf00      	nop
 800d6ec:	20000030 	.word	0x20000030

0800d6f0 <free>:
 800d6f0:	4b02      	ldr	r3, [pc, #8]	@ (800d6fc <free+0xc>)
 800d6f2:	4601      	mov	r1, r0
 800d6f4:	6818      	ldr	r0, [r3, #0]
 800d6f6:	f000 b961 	b.w	800d9bc <_free_r>
 800d6fa:	bf00      	nop
 800d6fc:	20000030 	.word	0x20000030

0800d700 <sbrk_aligned>:
 800d700:	b570      	push	{r4, r5, r6, lr}
 800d702:	4e0f      	ldr	r6, [pc, #60]	@ (800d740 <sbrk_aligned+0x40>)
 800d704:	460c      	mov	r4, r1
 800d706:	6831      	ldr	r1, [r6, #0]
 800d708:	4605      	mov	r5, r0
 800d70a:	b911      	cbnz	r1, 800d712 <sbrk_aligned+0x12>
 800d70c:	f000 f90c 	bl	800d928 <_sbrk_r>
 800d710:	6030      	str	r0, [r6, #0]
 800d712:	4621      	mov	r1, r4
 800d714:	4628      	mov	r0, r5
 800d716:	f000 f907 	bl	800d928 <_sbrk_r>
 800d71a:	1c43      	adds	r3, r0, #1
 800d71c:	d103      	bne.n	800d726 <sbrk_aligned+0x26>
 800d71e:	f04f 34ff 	mov.w	r4, #4294967295
 800d722:	4620      	mov	r0, r4
 800d724:	bd70      	pop	{r4, r5, r6, pc}
 800d726:	1cc4      	adds	r4, r0, #3
 800d728:	f024 0403 	bic.w	r4, r4, #3
 800d72c:	42a0      	cmp	r0, r4
 800d72e:	d0f8      	beq.n	800d722 <sbrk_aligned+0x22>
 800d730:	1a21      	subs	r1, r4, r0
 800d732:	4628      	mov	r0, r5
 800d734:	f000 f8f8 	bl	800d928 <_sbrk_r>
 800d738:	3001      	adds	r0, #1
 800d73a:	d1f2      	bne.n	800d722 <sbrk_aligned+0x22>
 800d73c:	e7ef      	b.n	800d71e <sbrk_aligned+0x1e>
 800d73e:	bf00      	nop
 800d740:	20005f30 	.word	0x20005f30

0800d744 <_malloc_r>:
 800d744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d748:	1ccd      	adds	r5, r1, #3
 800d74a:	f025 0503 	bic.w	r5, r5, #3
 800d74e:	3508      	adds	r5, #8
 800d750:	2d0c      	cmp	r5, #12
 800d752:	bf38      	it	cc
 800d754:	250c      	movcc	r5, #12
 800d756:	2d00      	cmp	r5, #0
 800d758:	4606      	mov	r6, r0
 800d75a:	db01      	blt.n	800d760 <_malloc_r+0x1c>
 800d75c:	42a9      	cmp	r1, r5
 800d75e:	d904      	bls.n	800d76a <_malloc_r+0x26>
 800d760:	230c      	movs	r3, #12
 800d762:	6033      	str	r3, [r6, #0]
 800d764:	2000      	movs	r0, #0
 800d766:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d76a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d840 <_malloc_r+0xfc>
 800d76e:	f000 f869 	bl	800d844 <__malloc_lock>
 800d772:	f8d8 3000 	ldr.w	r3, [r8]
 800d776:	461c      	mov	r4, r3
 800d778:	bb44      	cbnz	r4, 800d7cc <_malloc_r+0x88>
 800d77a:	4629      	mov	r1, r5
 800d77c:	4630      	mov	r0, r6
 800d77e:	f7ff ffbf 	bl	800d700 <sbrk_aligned>
 800d782:	1c43      	adds	r3, r0, #1
 800d784:	4604      	mov	r4, r0
 800d786:	d158      	bne.n	800d83a <_malloc_r+0xf6>
 800d788:	f8d8 4000 	ldr.w	r4, [r8]
 800d78c:	4627      	mov	r7, r4
 800d78e:	2f00      	cmp	r7, #0
 800d790:	d143      	bne.n	800d81a <_malloc_r+0xd6>
 800d792:	2c00      	cmp	r4, #0
 800d794:	d04b      	beq.n	800d82e <_malloc_r+0xea>
 800d796:	6823      	ldr	r3, [r4, #0]
 800d798:	4639      	mov	r1, r7
 800d79a:	4630      	mov	r0, r6
 800d79c:	eb04 0903 	add.w	r9, r4, r3
 800d7a0:	f000 f8c2 	bl	800d928 <_sbrk_r>
 800d7a4:	4581      	cmp	r9, r0
 800d7a6:	d142      	bne.n	800d82e <_malloc_r+0xea>
 800d7a8:	6821      	ldr	r1, [r4, #0]
 800d7aa:	1a6d      	subs	r5, r5, r1
 800d7ac:	4629      	mov	r1, r5
 800d7ae:	4630      	mov	r0, r6
 800d7b0:	f7ff ffa6 	bl	800d700 <sbrk_aligned>
 800d7b4:	3001      	adds	r0, #1
 800d7b6:	d03a      	beq.n	800d82e <_malloc_r+0xea>
 800d7b8:	6823      	ldr	r3, [r4, #0]
 800d7ba:	442b      	add	r3, r5
 800d7bc:	6023      	str	r3, [r4, #0]
 800d7be:	f8d8 3000 	ldr.w	r3, [r8]
 800d7c2:	685a      	ldr	r2, [r3, #4]
 800d7c4:	bb62      	cbnz	r2, 800d820 <_malloc_r+0xdc>
 800d7c6:	f8c8 7000 	str.w	r7, [r8]
 800d7ca:	e00f      	b.n	800d7ec <_malloc_r+0xa8>
 800d7cc:	6822      	ldr	r2, [r4, #0]
 800d7ce:	1b52      	subs	r2, r2, r5
 800d7d0:	d420      	bmi.n	800d814 <_malloc_r+0xd0>
 800d7d2:	2a0b      	cmp	r2, #11
 800d7d4:	d917      	bls.n	800d806 <_malloc_r+0xc2>
 800d7d6:	1961      	adds	r1, r4, r5
 800d7d8:	42a3      	cmp	r3, r4
 800d7da:	6025      	str	r5, [r4, #0]
 800d7dc:	bf18      	it	ne
 800d7de:	6059      	strne	r1, [r3, #4]
 800d7e0:	6863      	ldr	r3, [r4, #4]
 800d7e2:	bf08      	it	eq
 800d7e4:	f8c8 1000 	streq.w	r1, [r8]
 800d7e8:	5162      	str	r2, [r4, r5]
 800d7ea:	604b      	str	r3, [r1, #4]
 800d7ec:	4630      	mov	r0, r6
 800d7ee:	f000 f82f 	bl	800d850 <__malloc_unlock>
 800d7f2:	f104 000b 	add.w	r0, r4, #11
 800d7f6:	1d23      	adds	r3, r4, #4
 800d7f8:	f020 0007 	bic.w	r0, r0, #7
 800d7fc:	1ac2      	subs	r2, r0, r3
 800d7fe:	bf1c      	itt	ne
 800d800:	1a1b      	subne	r3, r3, r0
 800d802:	50a3      	strne	r3, [r4, r2]
 800d804:	e7af      	b.n	800d766 <_malloc_r+0x22>
 800d806:	6862      	ldr	r2, [r4, #4]
 800d808:	42a3      	cmp	r3, r4
 800d80a:	bf0c      	ite	eq
 800d80c:	f8c8 2000 	streq.w	r2, [r8]
 800d810:	605a      	strne	r2, [r3, #4]
 800d812:	e7eb      	b.n	800d7ec <_malloc_r+0xa8>
 800d814:	4623      	mov	r3, r4
 800d816:	6864      	ldr	r4, [r4, #4]
 800d818:	e7ae      	b.n	800d778 <_malloc_r+0x34>
 800d81a:	463c      	mov	r4, r7
 800d81c:	687f      	ldr	r7, [r7, #4]
 800d81e:	e7b6      	b.n	800d78e <_malloc_r+0x4a>
 800d820:	461a      	mov	r2, r3
 800d822:	685b      	ldr	r3, [r3, #4]
 800d824:	42a3      	cmp	r3, r4
 800d826:	d1fb      	bne.n	800d820 <_malloc_r+0xdc>
 800d828:	2300      	movs	r3, #0
 800d82a:	6053      	str	r3, [r2, #4]
 800d82c:	e7de      	b.n	800d7ec <_malloc_r+0xa8>
 800d82e:	230c      	movs	r3, #12
 800d830:	6033      	str	r3, [r6, #0]
 800d832:	4630      	mov	r0, r6
 800d834:	f000 f80c 	bl	800d850 <__malloc_unlock>
 800d838:	e794      	b.n	800d764 <_malloc_r+0x20>
 800d83a:	6005      	str	r5, [r0, #0]
 800d83c:	e7d6      	b.n	800d7ec <_malloc_r+0xa8>
 800d83e:	bf00      	nop
 800d840:	20005f34 	.word	0x20005f34

0800d844 <__malloc_lock>:
 800d844:	4801      	ldr	r0, [pc, #4]	@ (800d84c <__malloc_lock+0x8>)
 800d846:	f000 b8a9 	b.w	800d99c <__retarget_lock_acquire_recursive>
 800d84a:	bf00      	nop
 800d84c:	20006074 	.word	0x20006074

0800d850 <__malloc_unlock>:
 800d850:	4801      	ldr	r0, [pc, #4]	@ (800d858 <__malloc_unlock+0x8>)
 800d852:	f000 b8a4 	b.w	800d99e <__retarget_lock_release_recursive>
 800d856:	bf00      	nop
 800d858:	20006074 	.word	0x20006074

0800d85c <memset>:
 800d85c:	4402      	add	r2, r0
 800d85e:	4603      	mov	r3, r0
 800d860:	4293      	cmp	r3, r2
 800d862:	d100      	bne.n	800d866 <memset+0xa>
 800d864:	4770      	bx	lr
 800d866:	f803 1b01 	strb.w	r1, [r3], #1
 800d86a:	e7f9      	b.n	800d860 <memset+0x4>

0800d86c <_reclaim_reent>:
 800d86c:	4b2d      	ldr	r3, [pc, #180]	@ (800d924 <_reclaim_reent+0xb8>)
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	4283      	cmp	r3, r0
 800d872:	b570      	push	{r4, r5, r6, lr}
 800d874:	4604      	mov	r4, r0
 800d876:	d053      	beq.n	800d920 <_reclaim_reent+0xb4>
 800d878:	69c3      	ldr	r3, [r0, #28]
 800d87a:	b31b      	cbz	r3, 800d8c4 <_reclaim_reent+0x58>
 800d87c:	68db      	ldr	r3, [r3, #12]
 800d87e:	b163      	cbz	r3, 800d89a <_reclaim_reent+0x2e>
 800d880:	2500      	movs	r5, #0
 800d882:	69e3      	ldr	r3, [r4, #28]
 800d884:	68db      	ldr	r3, [r3, #12]
 800d886:	5959      	ldr	r1, [r3, r5]
 800d888:	b9b1      	cbnz	r1, 800d8b8 <_reclaim_reent+0x4c>
 800d88a:	3504      	adds	r5, #4
 800d88c:	2d80      	cmp	r5, #128	@ 0x80
 800d88e:	d1f8      	bne.n	800d882 <_reclaim_reent+0x16>
 800d890:	69e3      	ldr	r3, [r4, #28]
 800d892:	4620      	mov	r0, r4
 800d894:	68d9      	ldr	r1, [r3, #12]
 800d896:	f000 f891 	bl	800d9bc <_free_r>
 800d89a:	69e3      	ldr	r3, [r4, #28]
 800d89c:	6819      	ldr	r1, [r3, #0]
 800d89e:	b111      	cbz	r1, 800d8a6 <_reclaim_reent+0x3a>
 800d8a0:	4620      	mov	r0, r4
 800d8a2:	f000 f88b 	bl	800d9bc <_free_r>
 800d8a6:	69e3      	ldr	r3, [r4, #28]
 800d8a8:	689d      	ldr	r5, [r3, #8]
 800d8aa:	b15d      	cbz	r5, 800d8c4 <_reclaim_reent+0x58>
 800d8ac:	4629      	mov	r1, r5
 800d8ae:	4620      	mov	r0, r4
 800d8b0:	682d      	ldr	r5, [r5, #0]
 800d8b2:	f000 f883 	bl	800d9bc <_free_r>
 800d8b6:	e7f8      	b.n	800d8aa <_reclaim_reent+0x3e>
 800d8b8:	680e      	ldr	r6, [r1, #0]
 800d8ba:	4620      	mov	r0, r4
 800d8bc:	f000 f87e 	bl	800d9bc <_free_r>
 800d8c0:	4631      	mov	r1, r6
 800d8c2:	e7e1      	b.n	800d888 <_reclaim_reent+0x1c>
 800d8c4:	6961      	ldr	r1, [r4, #20]
 800d8c6:	b111      	cbz	r1, 800d8ce <_reclaim_reent+0x62>
 800d8c8:	4620      	mov	r0, r4
 800d8ca:	f000 f877 	bl	800d9bc <_free_r>
 800d8ce:	69e1      	ldr	r1, [r4, #28]
 800d8d0:	b111      	cbz	r1, 800d8d8 <_reclaim_reent+0x6c>
 800d8d2:	4620      	mov	r0, r4
 800d8d4:	f000 f872 	bl	800d9bc <_free_r>
 800d8d8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d8da:	b111      	cbz	r1, 800d8e2 <_reclaim_reent+0x76>
 800d8dc:	4620      	mov	r0, r4
 800d8de:	f000 f86d 	bl	800d9bc <_free_r>
 800d8e2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d8e4:	b111      	cbz	r1, 800d8ec <_reclaim_reent+0x80>
 800d8e6:	4620      	mov	r0, r4
 800d8e8:	f000 f868 	bl	800d9bc <_free_r>
 800d8ec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d8ee:	b111      	cbz	r1, 800d8f6 <_reclaim_reent+0x8a>
 800d8f0:	4620      	mov	r0, r4
 800d8f2:	f000 f863 	bl	800d9bc <_free_r>
 800d8f6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d8f8:	b111      	cbz	r1, 800d900 <_reclaim_reent+0x94>
 800d8fa:	4620      	mov	r0, r4
 800d8fc:	f000 f85e 	bl	800d9bc <_free_r>
 800d900:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d902:	b111      	cbz	r1, 800d90a <_reclaim_reent+0x9e>
 800d904:	4620      	mov	r0, r4
 800d906:	f000 f859 	bl	800d9bc <_free_r>
 800d90a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d90c:	b111      	cbz	r1, 800d914 <_reclaim_reent+0xa8>
 800d90e:	4620      	mov	r0, r4
 800d910:	f000 f854 	bl	800d9bc <_free_r>
 800d914:	6a23      	ldr	r3, [r4, #32]
 800d916:	b11b      	cbz	r3, 800d920 <_reclaim_reent+0xb4>
 800d918:	4620      	mov	r0, r4
 800d91a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d91e:	4718      	bx	r3
 800d920:	bd70      	pop	{r4, r5, r6, pc}
 800d922:	bf00      	nop
 800d924:	20000030 	.word	0x20000030

0800d928 <_sbrk_r>:
 800d928:	b538      	push	{r3, r4, r5, lr}
 800d92a:	4d06      	ldr	r5, [pc, #24]	@ (800d944 <_sbrk_r+0x1c>)
 800d92c:	2300      	movs	r3, #0
 800d92e:	4604      	mov	r4, r0
 800d930:	4608      	mov	r0, r1
 800d932:	602b      	str	r3, [r5, #0]
 800d934:	f7f3 fad0 	bl	8000ed8 <_sbrk>
 800d938:	1c43      	adds	r3, r0, #1
 800d93a:	d102      	bne.n	800d942 <_sbrk_r+0x1a>
 800d93c:	682b      	ldr	r3, [r5, #0]
 800d93e:	b103      	cbz	r3, 800d942 <_sbrk_r+0x1a>
 800d940:	6023      	str	r3, [r4, #0]
 800d942:	bd38      	pop	{r3, r4, r5, pc}
 800d944:	20006070 	.word	0x20006070

0800d948 <__errno>:
 800d948:	4b01      	ldr	r3, [pc, #4]	@ (800d950 <__errno+0x8>)
 800d94a:	6818      	ldr	r0, [r3, #0]
 800d94c:	4770      	bx	lr
 800d94e:	bf00      	nop
 800d950:	20000030 	.word	0x20000030

0800d954 <__libc_init_array>:
 800d954:	b570      	push	{r4, r5, r6, lr}
 800d956:	4d0d      	ldr	r5, [pc, #52]	@ (800d98c <__libc_init_array+0x38>)
 800d958:	4c0d      	ldr	r4, [pc, #52]	@ (800d990 <__libc_init_array+0x3c>)
 800d95a:	1b64      	subs	r4, r4, r5
 800d95c:	10a4      	asrs	r4, r4, #2
 800d95e:	2600      	movs	r6, #0
 800d960:	42a6      	cmp	r6, r4
 800d962:	d109      	bne.n	800d978 <__libc_init_array+0x24>
 800d964:	4d0b      	ldr	r5, [pc, #44]	@ (800d994 <__libc_init_array+0x40>)
 800d966:	4c0c      	ldr	r4, [pc, #48]	@ (800d998 <__libc_init_array+0x44>)
 800d968:	f000 f872 	bl	800da50 <_init>
 800d96c:	1b64      	subs	r4, r4, r5
 800d96e:	10a4      	asrs	r4, r4, #2
 800d970:	2600      	movs	r6, #0
 800d972:	42a6      	cmp	r6, r4
 800d974:	d105      	bne.n	800d982 <__libc_init_array+0x2e>
 800d976:	bd70      	pop	{r4, r5, r6, pc}
 800d978:	f855 3b04 	ldr.w	r3, [r5], #4
 800d97c:	4798      	blx	r3
 800d97e:	3601      	adds	r6, #1
 800d980:	e7ee      	b.n	800d960 <__libc_init_array+0xc>
 800d982:	f855 3b04 	ldr.w	r3, [r5], #4
 800d986:	4798      	blx	r3
 800d988:	3601      	adds	r6, #1
 800d98a:	e7f2      	b.n	800d972 <__libc_init_array+0x1e>
 800d98c:	0800db24 	.word	0x0800db24
 800d990:	0800db24 	.word	0x0800db24
 800d994:	0800db24 	.word	0x0800db24
 800d998:	0800db28 	.word	0x0800db28

0800d99c <__retarget_lock_acquire_recursive>:
 800d99c:	4770      	bx	lr

0800d99e <__retarget_lock_release_recursive>:
 800d99e:	4770      	bx	lr

0800d9a0 <memcpy>:
 800d9a0:	440a      	add	r2, r1
 800d9a2:	4291      	cmp	r1, r2
 800d9a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800d9a8:	d100      	bne.n	800d9ac <memcpy+0xc>
 800d9aa:	4770      	bx	lr
 800d9ac:	b510      	push	{r4, lr}
 800d9ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d9b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d9b6:	4291      	cmp	r1, r2
 800d9b8:	d1f9      	bne.n	800d9ae <memcpy+0xe>
 800d9ba:	bd10      	pop	{r4, pc}

0800d9bc <_free_r>:
 800d9bc:	b538      	push	{r3, r4, r5, lr}
 800d9be:	4605      	mov	r5, r0
 800d9c0:	2900      	cmp	r1, #0
 800d9c2:	d041      	beq.n	800da48 <_free_r+0x8c>
 800d9c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d9c8:	1f0c      	subs	r4, r1, #4
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	bfb8      	it	lt
 800d9ce:	18e4      	addlt	r4, r4, r3
 800d9d0:	f7ff ff38 	bl	800d844 <__malloc_lock>
 800d9d4:	4a1d      	ldr	r2, [pc, #116]	@ (800da4c <_free_r+0x90>)
 800d9d6:	6813      	ldr	r3, [r2, #0]
 800d9d8:	b933      	cbnz	r3, 800d9e8 <_free_r+0x2c>
 800d9da:	6063      	str	r3, [r4, #4]
 800d9dc:	6014      	str	r4, [r2, #0]
 800d9de:	4628      	mov	r0, r5
 800d9e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9e4:	f7ff bf34 	b.w	800d850 <__malloc_unlock>
 800d9e8:	42a3      	cmp	r3, r4
 800d9ea:	d908      	bls.n	800d9fe <_free_r+0x42>
 800d9ec:	6820      	ldr	r0, [r4, #0]
 800d9ee:	1821      	adds	r1, r4, r0
 800d9f0:	428b      	cmp	r3, r1
 800d9f2:	bf01      	itttt	eq
 800d9f4:	6819      	ldreq	r1, [r3, #0]
 800d9f6:	685b      	ldreq	r3, [r3, #4]
 800d9f8:	1809      	addeq	r1, r1, r0
 800d9fa:	6021      	streq	r1, [r4, #0]
 800d9fc:	e7ed      	b.n	800d9da <_free_r+0x1e>
 800d9fe:	461a      	mov	r2, r3
 800da00:	685b      	ldr	r3, [r3, #4]
 800da02:	b10b      	cbz	r3, 800da08 <_free_r+0x4c>
 800da04:	42a3      	cmp	r3, r4
 800da06:	d9fa      	bls.n	800d9fe <_free_r+0x42>
 800da08:	6811      	ldr	r1, [r2, #0]
 800da0a:	1850      	adds	r0, r2, r1
 800da0c:	42a0      	cmp	r0, r4
 800da0e:	d10b      	bne.n	800da28 <_free_r+0x6c>
 800da10:	6820      	ldr	r0, [r4, #0]
 800da12:	4401      	add	r1, r0
 800da14:	1850      	adds	r0, r2, r1
 800da16:	4283      	cmp	r3, r0
 800da18:	6011      	str	r1, [r2, #0]
 800da1a:	d1e0      	bne.n	800d9de <_free_r+0x22>
 800da1c:	6818      	ldr	r0, [r3, #0]
 800da1e:	685b      	ldr	r3, [r3, #4]
 800da20:	6053      	str	r3, [r2, #4]
 800da22:	4408      	add	r0, r1
 800da24:	6010      	str	r0, [r2, #0]
 800da26:	e7da      	b.n	800d9de <_free_r+0x22>
 800da28:	d902      	bls.n	800da30 <_free_r+0x74>
 800da2a:	230c      	movs	r3, #12
 800da2c:	602b      	str	r3, [r5, #0]
 800da2e:	e7d6      	b.n	800d9de <_free_r+0x22>
 800da30:	6820      	ldr	r0, [r4, #0]
 800da32:	1821      	adds	r1, r4, r0
 800da34:	428b      	cmp	r3, r1
 800da36:	bf04      	itt	eq
 800da38:	6819      	ldreq	r1, [r3, #0]
 800da3a:	685b      	ldreq	r3, [r3, #4]
 800da3c:	6063      	str	r3, [r4, #4]
 800da3e:	bf04      	itt	eq
 800da40:	1809      	addeq	r1, r1, r0
 800da42:	6021      	streq	r1, [r4, #0]
 800da44:	6054      	str	r4, [r2, #4]
 800da46:	e7ca      	b.n	800d9de <_free_r+0x22>
 800da48:	bd38      	pop	{r3, r4, r5, pc}
 800da4a:	bf00      	nop
 800da4c:	20005f34 	.word	0x20005f34

0800da50 <_init>:
 800da50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da52:	bf00      	nop
 800da54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da56:	bc08      	pop	{r3}
 800da58:	469e      	mov	lr, r3
 800da5a:	4770      	bx	lr

0800da5c <_fini>:
 800da5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da5e:	bf00      	nop
 800da60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da62:	bc08      	pop	{r3}
 800da64:	469e      	mov	lr, r3
 800da66:	4770      	bx	lr
