Warning: Design 'WM_integration' has '81' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : WM_integration
Version: U-2022.12-SP7
Date   : Sat Dec 23 20:05:21 2023
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.55
  Critical Path Slack:         uninit
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:        384
  Leaf Cell Count:                632
  Buf/Inv Cell Count:             156
  Buf Cell Count:                  17
  Inv Cell Count:                 139
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       504
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4353.638393
  Noncombinational Area:  3185.049561
  Buf/Inv Area:            862.617622
  Total Buffer Area:            94.00
  Total Inverter Area:         768.61
  Macro/Black Box Area:      0.000000
  Net Area:               1225.254784
  -----------------------------------
  Cell Area:              7538.687954
  Design Area:            8763.942738


  Design Rules
  -----------------------------------
  Total Number of Nets:          2908
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.15
  Logic Optimization:                  0.32
  Mapping Optimization:                0.20
  -----------------------------------------
  Overall Compile Time:                1.13
  Overall Compile Wall Clock Time:     1.36

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
