DR(4)			   Kernel Interfaces Manual			 DR(4)



NNAAMMEE
       dr - DR11-W general purpose interface driver

SSYYNNOOPPSSIISS
       //ssyyss//ccoonnff//SSYYSSTTEEMM::
	    NNDDRR	 _d_r_1_1_-_w___u_n_i_t_s	## DDRR1111--WW

       //eettcc//ddttaabb::
	    ##NNaammee UUnniitt##	AAddddrr   VVeeccttoorr BBrr HHaannddlleerr((ss))	 ## CCoommmmeennttss
	    ddrr	  ??	117722441100 112244    55	 ddrriinnttrr		 ## ddrr1111--ww ((bb--bbuuss eemmuullaattoorr))
	    ddrr	  ??	117722443300 113300    55	 ddrriinnttrr		 ## ddrr1111--ww ((ggcc--bbuuss eemmuullaattoorr))
	    ddrr	  ??	117722445500 113344    55	 ddrriinnttrr		 ## ddrr1111--ww ((eemm--22	iinntteerrffaaccee))

       mmaajjoorr ddeevviiccee nnuummbbeerr((ss))::
	    rraaww:: 1122
       mmiinnoorr ddeevviiccee eennccooddiinngg::
	    bbiittss 00000077 ssppeecciiffyy DDRR uunniitt

DDEESSCCRRIIPPTTIIOONN
       The _D_i_g_i_t_a_l _E_q_u_i_p_m_e_n_t _1_9_8_1_-_8_2 _P_e_r_i_p_h_e_r_a_l_s _H_a_n_d_b_o_o_k states the following
       about the DR11-W:

	      The The DR11-W is	a general purpose, direct memory access	 (DMA)
	      interface	 to the	PDP-11 UNIBUS or VAX UNIBUS.  The DR11-W moves
	      data directly between memory and the  UNIBUS  to	and  from  the
	      user's peripheral.

	      It features:

	      +o	     Word or byte transfers.

	      +o	     Programmed	or direct memory access	(DMA) block transfers.

	      +o	     Burst data	transfers.

	      +o	     User-controlled transfer rates up to memory speed.

	      The  DR11-W is a 53-line direct memory access (DMA) interface to
	      the PDP-11 UNIBUS	or VAX UBA, which allows the user  to  control
	      data transfers between the host processor	and a peripheral.  The
	      DR11-W has 32 data lines (for transferring 16-bit	parallel data)
	      and 21 control lines (for	transferring control and status	infor-
	      mation.

	      When used	as an interprocessor buffer (IPB), the	DR11-W	allows
	      data  transfers between two processors.  Interprocessor communi-
	      cation is	accomplished by	attaching one DR11-W to	each processor
	      UNIBUS or	UBA and	then cabling the two DR11-Ws together.

       There.  Now you know as much about it as	I do.

       A number	of _i_o_c_t_l(2) calls apply	to the dr devices, and have the	form
	      ##iinncclluuddee <<ppddppuubbaa//ddrrrreegg..hh>>
	      iiooccttll((ffiillddeess,, ccooddee,, aarrgg))
	      iinntt **aarrgg;;
       The applicable codes are:

       DRGTTY		 Get DR11-W status.

       DRSTTY		 Set flags and function.

       DRSFUN		 Set function.

       DRSFLAG		 Set flags.

       DRGCSR		 Get CSR and WCR.

       DRSSIG		 Set signal for	ATTN interrupt.

       DRESET		 Reset DR11-W interface.

       DRSTIME		 Set timeout.

       DRCTIME		 Set timeout inactive.

       DROUTPUT		 Put word in output data register.

       DRINPUT		 Get word from input data register.

       DRITIME		 Don't ignore errors on	timeout.

FFIILLEESS
       /dev/dr[0-7]	   device special files
       /dev/MAKEDEV	   script to create special files
       /dev/MAKEDEV.local  script to localize special files

SSEEEE AALLSSOO
       dtab(5),	autoconfig(8)

DDIIAAGGNNOOSSTTIICCSS
       ddrr%%dd:: eerrrroorr ccssrr==%%bb,, eeiirr==%%bb

       ddrr%%dd:: ttiimmeeoouutt eerrrroorr

BBUUGGSS
       This interface is only available	under 2.9BSD and 2.11BSD.  No documen-
       tation exists on	how to use it.



3rd Berkeley Distribution      January 27, 1996				 DR(4)
