Start time: 16:43:56 on Mar 27,2017
qverilog -f example_01-07_run.f 
-- Compiling module d_reg
-- Compiling module top
-- Compiling module test

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
# 
# top.i1: No output -- just checking that example compiles
# 
# ** Note: $finish    : example_01-07_testbench.sv(48)
#    Time: 37 ns  Iteration: 0  Instance: /top/i1
# End time: 16:43:58 on Mar 27,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
