#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 16 01:16:54 2025
# Process ID: 25316
# Current directory: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.runs/synth_1
# Command line: vivado.exe -log Computer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Computer.tcl
# Log file: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.runs/synth_1/Computer.vds
# Journal file: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Computer.tcl -notrace
Command: synth_design -top Computer -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 468.418 ; gain = 96.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Computer' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Computer.vhd:14]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/imports/new/Slow_Clk.vhd:4' bound to instance 'SlowClk' of component 'Slow_Clk' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Computer.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/imports/new/Slow_Clk.vhd:14]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/imports/new/Slow_Clk.vhd:14]
INFO: [Synth 8-3491] module 'NanoProcessor' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/NanoProcessor.vhd:4' bound to instance 'NP1' of component 'NanoProcessor' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Computer.vhd:58]
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/NanoProcessor.vhd:14]
INFO: [Synth 8-3491] module 'Register_PC' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_PC.vhd:4' bound to instance 'Program_Counter' of component 'Register_PC' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/NanoProcessor.vhd:139]
INFO: [Synth 8-638] synthesizing module 'Register_PC' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_PC.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Register_PC' (2#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_PC.vhd:13]
INFO: [Synth 8-3491] module 'PC_Inc_Behav' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/PC_Inc_Behav.vhd:5' bound to instance 'Incrementer' of component 'PC_Inc_Behav' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/NanoProcessor.vhd:147]
INFO: [Synth 8-638] synthesizing module 'PC_Inc_Behav' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/PC_Inc_Behav.vhd:14]
WARNING: [Synth 8-614] signal 'Jump_En' is read in the process but is not in the sensitivity list [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/PC_Inc_Behav.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'PC_Inc_Behav' (3#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/PC_Inc_Behav.vhd:14]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Instruction_Decoder.vhd:3' bound to instance 'InstructionDecoder' of component 'Instruction_Decoder' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/NanoProcessor.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Instruction_Decoder.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Instruction_Decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (4#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Instruction_Decoder.vhd:17]
INFO: [Synth 8-3491] module 'Load_Selector' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Load_Selector.vhd:4' bound to instance 'LoadSelector' of component 'Load_Selector' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/NanoProcessor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Load_Selector' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Load_Selector.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Load_Selector' (5#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Load_Selector.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'RegisterBank' of component 'Register_Bank' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/NanoProcessor.vhd:186]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Decoder_8' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Decoder_8.vhd:4' bound to instance 'Decoder_3_to_8' of component 'Decoder_8' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_Bank.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Decoder_8' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Decoder_8.vhd:11]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Decoder_8.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Decoder_8' (6#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Decoder_8.vhd:11]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_4bit.vhd:4' bound to instance 'reg_0' of component 'Register_4bit' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_Bank.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (7#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_4bit.vhd:4' bound to instance 'reg_1' of component 'Register_4bit' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_Bank.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Register_4bit__parameterized1' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit__parameterized1' (7#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_4bit.vhd:4' bound to instance 'reg_2' of component 'Register_4bit' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_Bank.vhd:65]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_4bit.vhd:4' bound to instance 'reg_3' of component 'Register_4bit' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_Bank.vhd:73]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_4bit.vhd:4' bound to instance 'reg_4' of component 'Register_4bit' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_Bank.vhd:81]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_4bit.vhd:4' bound to instance 'reg_5' of component 'Register_4bit' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_Bank.vhd:89]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_4bit.vhd:4' bound to instance 'reg_6' of component 'Register_4bit' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_4bit.vhd:4' bound to instance 'reg_7' of component 'Register_4bit' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_Bank.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (8#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'MUX8' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/MUX8.vhd:4' bound to instance 'Selector_A' of component 'MUX8' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/NanoProcessor.vhd:201]
INFO: [Synth 8-638] synthesizing module 'MUX8' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/MUX8.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/MUX8.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'MUX8' (9#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/MUX8.vhd:19]
INFO: [Synth 8-3491] module 'MUX8' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/MUX8.vhd:4' bound to instance 'Selector_B' of component 'MUX8' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/NanoProcessor.vhd:215]
INFO: [Synth 8-3491] module 'AU' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/AU.vhd:4' bound to instance 'Arithmetic_Unit' of component 'AU' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/NanoProcessor.vhd:229]
INFO: [Synth 8-638] synthesizing module 'AU' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/AU.vhd:13]
INFO: [Synth 8-3491] module 'c_addsub_0' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.runs/synth_1/.Xil/Vivado-25316-Bimsara/realtime/c_addsub_0_stub.vhdl:5' bound to instance 'addsub' of component 'c_addsub_0' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/AU.vhd:51]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.runs/synth_1/.Xil/Vivado-25316-Bimsara/realtime/c_addsub_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'AU' (10#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/AU.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Program_ROM.vhd:5' bound to instance 'ProgramROM' of component 'Program_ROM' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/NanoProcessor.vhd:240]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Program_ROM.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (11#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Program_ROM.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (12#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/NanoProcessor.vhd:14]
INFO: [Synth 8-3491] module 'Display_Driver' declared at 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Display_Driver.vhd:5' bound to instance 'Driver' of component 'Display_Driver' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Computer.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Display_Driver' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Display_Driver.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Display_Driver' (13#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Display_Driver.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Computer' (14#1) [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/new/Computer.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.711 ; gain = 152.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.711 ; gain = 152.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.711 ; gain = 152.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'NP1/Arithmetic_Unit/addsub'
Finished Parsing XDC File [c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'NP1/Arithmetic_Unit/addsub'
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Computer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Computer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 836.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 836.215 ; gain = 464.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 836.215 ; gain = 464.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for NP1/Arithmetic_Unit/addsub. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 836.215 ; gain = 464.016
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "JumpFlag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Program" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 836.215 ; gain = 464.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Register_PC 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module PC_Inc_Behav 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Instruction_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module Load_Selector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Register_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Register_4bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module AU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Display_Driver 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "SlowClk/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SlowClk/Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Computer has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Computer has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Computer has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Computer has port Anode[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_0/Q_reg_reg[0]' (FD) to 'NP1/RegisterBank/reg_0/Q_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_0/Q_reg_reg[1]' (FD) to 'NP1/RegisterBank/reg_0/Q_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_0/Q_reg_reg[2]' (FD) to 'NP1/RegisterBank/reg_0/Q_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NP1/RegisterBank/reg_0/Q_reg_reg[3] )
WARNING: [Synth 8-3332] Sequential element (NP1/RegisterBank/reg_0/Q_reg_reg[3]) is unused and will be removed from module Computer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 836.215 ; gain = 464.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 846.562 ; gain = 474.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 868.074 ; gain = 495.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_3/Q_reg_reg[0]' (FDE) to 'NP1/RegisterBank/reg_6/Q_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_3/Q_reg_reg[1]' (FDE) to 'NP1/RegisterBank/reg_6/Q_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_3/Q_reg_reg[2]' (FDE) to 'NP1/RegisterBank/reg_6/Q_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_3/Q_reg_reg[3]' (FDE) to 'NP1/RegisterBank/reg_6/Q_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_6/Q_reg_reg[0]' (FDE) to 'NP1/RegisterBank/reg_5/Q_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_4/Q_reg_reg[0]' (FDE) to 'NP1/RegisterBank/reg_5/Q_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NP1/RegisterBank/reg_5/Q_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_6/Q_reg_reg[1]' (FDE) to 'NP1/RegisterBank/reg_5/Q_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_4/Q_reg_reg[1]' (FDE) to 'NP1/RegisterBank/reg_5/Q_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NP1/RegisterBank/reg_5/Q_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_6/Q_reg_reg[2]' (FDE) to 'NP1/RegisterBank/reg_5/Q_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_4/Q_reg_reg[2]' (FDE) to 'NP1/RegisterBank/reg_5/Q_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NP1/RegisterBank/reg_5/Q_reg_reg[2] )
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_6/Q_reg_reg[3]' (FDE) to 'NP1/RegisterBank/reg_5/Q_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'NP1/RegisterBank/reg_4/Q_reg_reg[3]' (FDE) to 'NP1/RegisterBank/reg_5/Q_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\NP1/RegisterBank/reg_5/Q_reg_reg[3] )
WARNING: [Synth 8-3332] Sequential element (NP1/RegisterBank/reg_5/Q_reg_reg[0]) is unused and will be removed from module Computer.
WARNING: [Synth 8-3332] Sequential element (NP1/RegisterBank/reg_5/Q_reg_reg[1]) is unused and will be removed from module Computer.
WARNING: [Synth 8-3332] Sequential element (NP1/RegisterBank/reg_5/Q_reg_reg[2]) is unused and will be removed from module Computer.
WARNING: [Synth 8-3332] Sequential element (NP1/RegisterBank/reg_5/Q_reg_reg[3]) is unused and will be removed from module Computer.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 870.816 ; gain = 498.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 870.816 ; gain = 498.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 870.816 ; gain = 498.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 870.816 ; gain = 498.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 870.816 ; gain = 498.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 870.816 ; gain = 498.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 870.816 ; gain = 498.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_addsub_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |c_addsub_0_bbox_0 |     1|
|2     |BUFG              |     1|
|3     |CARRY4            |     8|
|4     |LUT2              |     1|
|5     |LUT3              |     4|
|6     |LUT4              |    21|
|7     |LUT5              |    11|
|8     |LUT6              |     2|
|9     |FDCE              |     3|
|10    |FDRE              |    45|
|11    |IBUF              |     2|
|12    |OBUF              |    17|
+------+------------------+------+

Report Instance Areas: 
+------+--------------------+--------------------------------+------+
|      |Instance            |Module                          |Cells |
+------+--------------------+--------------------------------+------+
|1     |top                 |                                |   120|
|2     |  NP1               |NanoProcessor                   |    48|
|3     |    Arithmetic_Unit |AU                              |     6|
|4     |    Program_Counter |Register_PC                     |    23|
|5     |    RegisterBank    |Register_Bank                   |    19|
|6     |      reg_1         |Register_4bit__parameterized1   |     4|
|7     |      reg_2         |Register_4bit__parameterized1_0 |     4|
|8     |      reg_7         |Register_4bit__parameterized1_1 |    11|
|9     |  SlowClk           |Slow_Clk                        |    52|
+------+--------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 870.816 ; gain = 498.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 870.816 ; gain = 187.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 870.816 ; gain = 498.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 870.816 ; gain = 510.117
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower2/Lab10.runs/synth_1/Computer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Computer_utilization_synth.rpt -pb Computer_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 870.816 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 16 01:17:17 2025...
