{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683848108203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683848108204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 20:35:08 2023 " "Processing started: Thu May 11 20:35:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683848108204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683848108204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula13 -c aula13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula13 -c aula13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683848108204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683848108483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683848119076 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683848119076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683848119076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683848119077 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683848119077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683848119077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/ULASomaSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683848119077 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683848119077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683848119077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683848119078 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683848119078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683848119078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683848119079 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683848119079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683848119079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula13-arquitetura " "Found design unit 1: aula13-arquitetura" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683848119079 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula13 " "Found entity 1: aula13" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683848119079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683848119079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula13 " "Elaborating entity \"aula13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683848119133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "desativado_equal aula13.vhd(41) " "Verilog HDL or VHDL warning at aula13.vhd(41): object \"desativado_equal\" assigned a value but never read" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683848119135 "|aula13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "desativado_jgt aula13.vhd(41) " "Verilog HDL or VHDL warning at aula13.vhd(41): object \"desativado_jgt\" assigned a value but never read" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683848119135 "|aula13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:Somador " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:Somador\"" {  } { { "aula13.vhd" "Somador" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683848119148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "aula13.vhd" "PC" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683848119150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM1 " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM1\"" {  } { { "aula13.vhd" "ROM1" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683848119151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCO_REG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCO_REG\"" {  } { { "aula13.vhd" "BANCO_REG" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683848119157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA1\"" {  } { { "aula13.vhd" "ULA1" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683848119159 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULASomaSub.vhd(28) " "VHDL warning at ULASomaSub.vhd(28): comparison between unequal length operands always returns FALSE" {  } { { "ULASomaSub.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/ULASomaSub.vhd" 28 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683848119160 "|aula13|ULASomaSub:ULA1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCO_REG\|registrador " "RAM logic \"bancoReg:BANCO_REG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/bancoReg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1683848119507 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM1\|memROM " "RAM logic \"ROMMIPS:ROM1\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/ROMMIPS.vhd" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683848119507 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683848119507 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instru_opcode\[0\] GND " "Pin \"Instru_opcode\[0\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Instru_opcode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instru_opcode\[1\] GND " "Pin \"Instru_opcode\[1\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Instru_opcode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instru_opcode\[2\] GND " "Pin \"Instru_opcode\[2\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Instru_opcode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instru_opcode\[3\] GND " "Pin \"Instru_opcode\[3\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Instru_opcode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instru_opcode\[4\] GND " "Pin \"Instru_opcode\[4\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Instru_opcode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instru_opcode\[5\] GND " "Pin \"Instru_opcode\[5\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Instru_opcode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Funct\[3\] GND " "Pin \"Funct\[3\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Funct[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Funct\[4\] GND " "Pin \"Funct\[4\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Funct[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_End\[1\] GND " "Pin \"Rs_End\[1\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Rs_End[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_End\[2\] GND " "Pin \"Rs_End\[2\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Rs_End[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_End\[4\] GND " "Pin \"Rs_End\[4\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Rs_End[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rt_End\[4\] GND " "Pin \"Rt_End\[4\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Rt_End[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_End\[0\] GND " "Pin \"Rd_End\[0\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Rd_End[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_End\[1\] GND " "Pin \"Rd_End\[1\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Rd_End[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_End\[2\] GND " "Pin \"Rd_End\[2\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Rd_End[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_End\[4\] GND " "Pin \"Rd_End\[4\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|Rd_End[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[0\] GND " "Pin \"PC_OUT\[0\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|PC_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[1\] GND " "Pin \"PC_OUT\[1\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "/home/jvpazotti/Desktop/Github_Descomp/Descomp/aula13/aula13.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683848119988 "|aula13|PC_OUT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683848119988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683848120094 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "512 " "512 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683848120460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683848120597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683848120597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "440 " "Implemented 440 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683848120675 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683848120675 ""} { "Info" "ICUT_CUT_TM_LCELLS" "281 " "Implemented 281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683848120675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683848120675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683848120685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 20:35:20 2023 " "Processing ended: Thu May 11 20:35:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683848120685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683848120685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683848120685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683848120685 ""}
