## Implementation of the riscy-zero processor

![alt Zero RISCY Global Architecture](https://github.com/sinitame/zero-riscy/blob/master/doc/zero_riscy_core.png)
