# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench_time_synth.v" \
"../../../../../../../Users/megan/Documents/GitHub/ACS-Project-5/testbench.v" \

# Do not sort compile order
nosort
