#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5de9085e1b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5de9085e2ca0 .scope module, "axi4_tb" "axi4_tb" 3 2;
 .timescale 0 0;
P_0x5de90856f230 .param/l "ASZ" 1 3 5, +C4<00000000000000000000000000000010>;
P_0x5de90856f270 .param/l "DSZ" 1 3 4, +C4<00000000000000000000000000001000>;
P_0x5de90856f2b0 .param/l "SZ" 1 3 3, +C4<00000000000000000000000000100000>;
v0x5de90860d8c0_0 .var "_rst", 0 0;
v0x5de90860d980_0 .var "a", 31 0;
v0x5de90860da70_0 .net "araddr", 1 0, v0x5de9085b1420_0;  1 drivers
v0x5de90860db90_0 .net "arready", 0 0, v0x5de90860beb0_0;  1 drivers
v0x5de90860dc80_0 .net "arvalid", 0 0, v0x5de908608fd0_0;  1 drivers
v0x5de90860ddc0_0 .net "awaddr", 1 0, v0x5de9086090e0_0;  1 drivers
v0x5de90860deb0_0 .net "awready", 0 0, v0x5de90860c1e0_0;  1 drivers
v0x5de90860dfa0_0 .net "awvalid", 0 0, v0x5de908609280_0;  1 drivers
v0x5de90860e090_0 .var "b", 31 0;
v0x5de90860e150_0 .net "bready", 0 0, v0x5de908609420_0;  1 drivers
v0x5de90860e1f0_0 .net "bresp", 0 0, v0x5de90860c450_0;  1 drivers
v0x5de90860e2e0_0 .net "bvalid", 0 0, v0x5de90860c520_0;  1 drivers
v0x5de90860e3d0_0 .var "clk", 0 0;
v0x5de90860e470_0 .var/2s "last_stage", 31 0;
v0x5de90860e510_0 .net "out_clk", 0 0, L_0x5de90860f1b0;  1 drivers
v0x5de90860e5b0_0 .net "rdata", 7 0, v0x5de90860ccb0_0;  1 drivers
v0x5de90860e6c0_0 .net "res", 63 0, L_0x5de90860f960;  1 drivers
v0x5de90860e890_0 .net "rlast", 0 0, v0x5de90860cda0_0;  1 drivers
v0x5de90860e980_0 .net "rready", 0 0, v0x5de908609ff0_0;  1 drivers
v0x5de90860ea70_0 .net "rresp", 0 0, v0x5de90860cfe0_0;  1 drivers
v0x5de90860eb60_0 .net "rvalid", 0 0, v0x5de90860d0b0_0;  1 drivers
v0x5de90860ec50_0 .var/2s "test_cnt", 31 0;
v0x5de90860ed10_0 .var/real "time_sum", 0 0;
v0x5de90860edd0_0 .net "wdata", 7 0, v0x5de90860a230_0;  1 drivers
v0x5de90860eee0_0 .net "wlast", 0 0, v0x5de90860a310_0;  1 drivers
v0x5de90860efd0_0 .net "wready", 0 0, v0x5de90860d490_0;  1 drivers
v0x5de90860f0c0_0 .net "wvalid", 0 0, v0x5de90860a570_0;  1 drivers
E_0x5de9085bde90 .event anyedge, v0x5de908609660_0;
S_0x5de9085a4790 .scope module, "master" "axi4_master_wrapper" 3 42, 4 2 0, S_0x5de9085e2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "_rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out_clk";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /OUTPUT 64 "res";
    .port_info 6 /OUTPUT 2 "awaddr";
    .port_info 7 /OUTPUT 1 "awvalid";
    .port_info 8 /INPUT 1 "awready";
    .port_info 9 /OUTPUT 8 "wdata";
    .port_info 10 /OUTPUT 1 "wvalid";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /OUTPUT 1 "wlast";
    .port_info 13 /INPUT 1 "bresp";
    .port_info 14 /INPUT 1 "bvalid";
    .port_info 15 /OUTPUT 1 "bready";
    .port_info 16 /OUTPUT 2 "araddr";
    .port_info 17 /OUTPUT 1 "arvalid";
    .port_info 18 /INPUT 1 "arready";
    .port_info 19 /INPUT 8 "rdata";
    .port_info 20 /INPUT 1 "rvalid";
    .port_info 21 /OUTPUT 1 "rready";
    .port_info 22 /INPUT 1 "rlast";
    .port_info 23 /INPUT 1 "rresp";
P_0x5de90856fc70 .param/l "ASZ" 0 4 4, +C4<00000000000000000000000000000010>;
P_0x5de90856fcb0 .param/l "DSZ" 0 4 5, +C4<00000000000000000000000000001000>;
P_0x5de90856fcf0 .param/l "SZ" 0 4 3, +C4<00000000000000000000000000100000>;
L_0x5de90860f1b0 .functor BUFZ 1, v0x5de90860e3d0_0, C4<0>, C4<0>, C4<0>;
v0x5de90856ec50_0 .net "_rst", 0 0, v0x5de90860d8c0_0;  1 drivers
v0x5de9085baad0_0 .net "a", 31 0, v0x5de90860d980_0;  1 drivers
v0x5de9085b1420_0 .var "araddr", 1 0;
v0x5de9085a92c0_0 .net "arready", 0 0, v0x5de90860beb0_0;  alias, 1 drivers
v0x5de908608fd0_0 .var "arvalid", 0 0;
v0x5de9086090e0_0 .var "awaddr", 1 0;
v0x5de9086091c0_0 .net "awready", 0 0, v0x5de90860c1e0_0;  alias, 1 drivers
v0x5de908609280_0 .var "awvalid", 0 0;
v0x5de908609340_0 .net "b", 31 0, v0x5de90860e090_0;  1 drivers
v0x5de908609420_0 .var "bready", 0 0;
v0x5de9086094e0_0 .net "bresp", 0 0, v0x5de90860c450_0;  alias, 1 drivers
v0x5de9086095a0_0 .net "bvalid", 0 0, v0x5de90860c520_0;  alias, 1 drivers
v0x5de908609660_0 .net "clk", 0 0, v0x5de90860e3d0_0;  1 drivers
v0x5de908609720_0 .var/2s "i", 31 0;
v0x5de908609800 .array "inregs", 7 0, 7 0;
v0x5de9086099c0_0 .net "out_clk", 0 0, L_0x5de90860f1b0;  alias, 1 drivers
v0x5de908609a80 .array "outregs", 7 0;
v0x5de908609a80_0 .net v0x5de908609a80 0, 7 0, L_0x5de90860f260; 1 drivers
v0x5de908609a80_1 .net v0x5de908609a80 1, 7 0, L_0x5de90860f350; 1 drivers
v0x5de908609a80_2 .net v0x5de908609a80 2, 7 0, L_0x5de90860f3f0; 1 drivers
v0x5de908609a80_3 .net v0x5de908609a80 3, 7 0, L_0x5de90860f520; 1 drivers
v0x5de908609a80_4 .net v0x5de908609a80 4, 7 0, L_0x5de90860f5c0; 1 drivers
v0x5de908609a80_5 .net v0x5de908609a80 5, 7 0, L_0x5de90860f660; 1 drivers
v0x5de908609a80_6 .net v0x5de908609a80 6, 7 0, L_0x5de90860f740; 1 drivers
v0x5de908609a80_7 .net v0x5de908609a80 7, 7 0, L_0x5de90860f870; 1 drivers
v0x5de908609c90_0 .net "rdata", 7 0, v0x5de90860ccb0_0;  alias, 1 drivers
v0x5de908609d70_0 .net "res", 63 0, L_0x5de90860f960;  alias, 1 drivers
v0x5de908609e50_0 .net "rlast", 0 0, v0x5de90860cda0_0;  alias, 1 drivers
v0x5de908609f10_0 .var "rpos", 7 0;
v0x5de908609ff0_0 .var "rready", 0 0;
v0x5de90860a0b0_0 .net "rresp", 0 0, v0x5de90860cfe0_0;  alias, 1 drivers
v0x5de90860a170_0 .net "rvalid", 0 0, v0x5de90860d0b0_0;  alias, 1 drivers
v0x5de90860a230_0 .var "wdata", 7 0;
v0x5de90860a310_0 .var "wlast", 0 0;
v0x5de90860a3d0_0 .var "wpos", 7 0;
v0x5de90860a4b0_0 .net "wready", 0 0, v0x5de90860d490_0;  alias, 1 drivers
v0x5de90860a570_0 .var "wvalid", 0 0;
E_0x5de9085c4220/0 .event negedge, v0x5de90856ec50_0;
E_0x5de9085c4220/1 .event posedge, v0x5de908609660_0;
E_0x5de9085c4220 .event/or E_0x5de9085c4220/0, E_0x5de9085c4220/1;
L_0x5de90860f260 .part v0x5de90860d980_0, 0, 8;
L_0x5de90860f350 .part v0x5de90860d980_0, 8, 8;
L_0x5de90860f3f0 .part v0x5de90860d980_0, 16, 8;
L_0x5de90860f520 .part v0x5de90860d980_0, 24, 8;
L_0x5de90860f5c0 .part v0x5de90860e090_0, 0, 8;
L_0x5de90860f660 .part v0x5de90860e090_0, 8, 8;
L_0x5de90860f740 .part v0x5de90860e090_0, 16, 8;
L_0x5de90860f870 .part v0x5de90860e090_0, 24, 8;
v0x5de908609800_0 .array/port v0x5de908609800, 0;
v0x5de908609800_1 .array/port v0x5de908609800, 1;
v0x5de908609800_2 .array/port v0x5de908609800, 2;
v0x5de908609800_3 .array/port v0x5de908609800, 3;
LS_0x5de90860f960_0_0 .concat [ 8 8 8 8], v0x5de908609800_0, v0x5de908609800_1, v0x5de908609800_2, v0x5de908609800_3;
v0x5de908609800_4 .array/port v0x5de908609800, 4;
v0x5de908609800_5 .array/port v0x5de908609800, 5;
v0x5de908609800_6 .array/port v0x5de908609800, 6;
v0x5de908609800_7 .array/port v0x5de908609800, 7;
LS_0x5de90860f960_0_4 .concat [ 8 8 8 8], v0x5de908609800_4, v0x5de908609800_5, v0x5de908609800_6, v0x5de908609800_7;
L_0x5de90860f960 .concat [ 32 32 0 0], LS_0x5de90860f960_0_0, LS_0x5de90860f960_0_4;
S_0x5de90860aa00 .scope module, "slave" "axi4_slave_wrapper" 3 78, 5 2 0, S_0x5de9085e2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "_rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 2 "awaddr";
    .port_info 3 /INPUT 1 "awvalid";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 8 "wdata";
    .port_info 6 /INPUT 1 "wvalid";
    .port_info 7 /OUTPUT 1 "wready";
    .port_info 8 /INPUT 1 "wlast";
    .port_info 9 /OUTPUT 1 "bresp";
    .port_info 10 /OUTPUT 1 "bvalid";
    .port_info 11 /INPUT 1 "bready";
    .port_info 12 /INPUT 2 "araddr";
    .port_info 13 /INPUT 1 "arvalid";
    .port_info 14 /OUTPUT 1 "arready";
    .port_info 15 /OUTPUT 8 "rdata";
    .port_info 16 /OUTPUT 1 "rvalid";
    .port_info 17 /INPUT 1 "rready";
    .port_info 18 /OUTPUT 1 "rlast";
    .port_info 19 /OUTPUT 1 "rresp";
P_0x5de9085a0020 .param/l "ASZ" 0 5 4, +C4<00000000000000000000000000000010>;
P_0x5de9085a0060 .param/l "DSZ" 0 5 5, +C4<00000000000000000000000000001000>;
P_0x5de9085a00a0 .param/l "SZ" 0 5 3, +C4<00000000000000000000000000100000>;
v0x5de90860bc60_0 .net "_rst", 0 0, v0x5de90860d8c0_0;  alias, 1 drivers
v0x5de90860bd20_0 .net "araddr", 1 0, v0x5de9085b1420_0;  alias, 1 drivers
v0x5de90860bde0_0 .var "araddr_reg", 1 0;
v0x5de90860beb0_0 .var "arready", 0 0;
v0x5de90860bf80_0 .net "arvalid", 0 0, v0x5de908608fd0_0;  alias, 1 drivers
v0x5de90860c070_0 .net "awaddr", 1 0, v0x5de9086090e0_0;  alias, 1 drivers
v0x5de90860c140_0 .var "awaddr_reg", 1 0;
v0x5de90860c1e0_0 .var "awready", 0 0;
v0x5de90860c2b0_0 .net "awvalid", 0 0, v0x5de908609280_0;  alias, 1 drivers
v0x5de90860c380_0 .net "bready", 0 0, v0x5de908609420_0;  alias, 1 drivers
v0x5de90860c450_0 .var "bresp", 0 0;
v0x5de90860c520_0 .var "bvalid", 0 0;
v0x5de90860c5f0_0 .net "clk", 0 0, L_0x5de90860f1b0;  alias, 1 drivers
v0x5de90860c690_0 .var/2s "i", 31 0;
v0x5de90860c730 .array "inregs", 15 0, 7 0;
L_0x7f24cfca60a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5de90860ca20_0 .net "mulready", 0 0, L_0x7f24cfca60a8;  1 drivers
v0x5de90860cac0 .array "outregs", 7 0;
v0x5de90860cac0_0 .net v0x5de90860cac0 0, 7 0, L_0x5de908620840; 1 drivers
v0x5de90860cac0_1 .net v0x5de90860cac0 1, 7 0, L_0x5de908620660; 1 drivers
v0x5de90860cac0_2 .net v0x5de90860cac0 2, 7 0, L_0x5de908620540; 1 drivers
v0x5de90860cac0_3 .net v0x5de90860cac0 3, 7 0, L_0x5de9086204a0; 1 drivers
v0x5de90860cac0_4 .net v0x5de90860cac0 4, 7 0, L_0x5de908620390; 1 drivers
v0x5de90860cac0_5 .net v0x5de90860cac0 5, 7 0, L_0x5de908620230; 1 drivers
v0x5de90860cac0_6 .net v0x5de90860cac0 6, 7 0, L_0x5de908620160; 1 drivers
v0x5de90860cac0_7 .net v0x5de90860cac0 7, 7 0, L_0x5de908620040; 1 drivers
v0x5de90860ccb0_0 .var "rdata", 7 0;
v0x5de90860cda0_0 .var "rlast", 0 0;
v0x5de90860ce70_0 .var "rpos", 7 0;
v0x5de90860cf10_0 .net "rready", 0 0, v0x5de908609ff0_0;  alias, 1 drivers
v0x5de90860cfe0_0 .var "rresp", 0 0;
v0x5de90860d0b0_0 .var "rvalid", 0 0;
v0x5de90860d180_0 .var "start", 0 0;
v0x5de90860d250_0 .net "wdata", 7 0, v0x5de90860a230_0;  alias, 1 drivers
v0x5de90860d320_0 .net "wlast", 0 0, v0x5de90860a310_0;  alias, 1 drivers
v0x5de90860d3f0_0 .var "wpos", 7 0;
v0x5de90860d490_0 .var "wready", 0 0;
v0x5de90860d560_0 .net "wvalid", 0 0, v0x5de90860a570_0;  alias, 1 drivers
E_0x5de9085bdbd0/0 .event negedge, v0x5de90856ec50_0;
E_0x5de9085bdbd0/1 .event posedge, v0x5de9086099c0_0;
E_0x5de9085bdbd0 .event/or E_0x5de9085bdbd0/0, E_0x5de9085bdbd0/1;
v0x5de90860c730_0 .array/port v0x5de90860c730, 0;
v0x5de90860c730_1 .array/port v0x5de90860c730, 1;
v0x5de90860c730_2 .array/port v0x5de90860c730, 2;
v0x5de90860c730_3 .array/port v0x5de90860c730, 3;
L_0x5de90861fd40 .concat [ 8 8 8 8], v0x5de90860c730_0, v0x5de90860c730_1, v0x5de90860c730_2, v0x5de90860c730_3;
v0x5de90860c730_4 .array/port v0x5de90860c730, 4;
v0x5de90860c730_5 .array/port v0x5de90860c730, 5;
v0x5de90860c730_6 .array/port v0x5de90860c730, 6;
v0x5de90860c730_7 .array/port v0x5de90860c730, 7;
L_0x5de90861fe90 .concat [ 8 8 8 8], v0x5de90860c730_4, v0x5de90860c730_5, v0x5de90860c730_6, v0x5de90860c730_7;
L_0x5de908620040 .part L_0x5de90861fbb0, 56, 8;
L_0x5de908620160 .part L_0x5de90861fbb0, 48, 8;
L_0x5de908620230 .part L_0x5de90861fbb0, 40, 8;
L_0x5de908620390 .part L_0x5de90861fbb0, 32, 8;
L_0x5de9086204a0 .part L_0x5de90861fbb0, 24, 8;
L_0x5de908620540 .part L_0x5de90861fbb0, 16, 8;
L_0x5de908620660 .part L_0x5de90861fbb0, 8, 8;
L_0x5de908620840 .part L_0x5de90861fbb0, 0, 8;
S_0x5de90860af60 .scope module, "main_module" "mult" 5 43, 6 1 0, S_0x5de90860aa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "_rst";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 64 "res";
    .port_info 6 /OUTPUT 1 "ready";
P_0x5de90860b160 .param/l "SZ" 0 6 2, +C4<00000000000000000000000000100000>;
v0x5de90860b230_0 .net *"_ivl_0", 63 0, L_0x5de90860fa50;  1 drivers
L_0x7f24cfca6018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de90860b330_0 .net *"_ivl_3", 31 0, L_0x7f24cfca6018;  1 drivers
v0x5de90860b410_0 .net *"_ivl_4", 63 0, L_0x5de908609910;  1 drivers
L_0x7f24cfca6060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de90860b500_0 .net *"_ivl_7", 31 0, L_0x7f24cfca6060;  1 drivers
v0x5de90860b5e0_0 .net "_rst", 0 0, v0x5de90860d8c0_0;  alias, 1 drivers
v0x5de90860b6d0_0 .net "a", 31 0, L_0x5de90861fd40;  1 drivers
v0x5de90860b790_0 .net "b", 31 0, L_0x5de90861fe90;  1 drivers
v0x5de90860b870_0 .net "clk", 0 0, L_0x5de90860f1b0;  alias, 1 drivers
v0x5de90860b940_0 .net "ready", 0 0, L_0x7f24cfca60a8;  alias, 1 drivers
v0x5de90860b9e0_0 .net "res", 63 0, L_0x5de90861fbb0;  1 drivers
v0x5de90860bac0_0 .net "start", 0 0, v0x5de90860d180_0;  1 drivers
L_0x5de90860fa50 .concat [ 32 32 0 0], L_0x5de90861fd40, L_0x7f24cfca6018;
L_0x5de908609910 .concat [ 32 32 0 0], L_0x5de90861fe90, L_0x7f24cfca6060;
L_0x5de90861fbb0 .arith/mult 64, L_0x5de90860fa50, L_0x5de908609910;
    .scope S_0x5de9085a4790;
T_0 ;
    %wait E_0x5de9085c4220;
    %load/vec4 v0x5de90856ec50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5de90860a230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de908609420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de908609ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5de908609720_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5de908609720_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5de908609720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5de908609800, 0, 4;
    %load/vec4 v0x5de908609720_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5de908609720_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5de90860a3d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5de908609f10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5de9086090e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de908609280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5de9085b1420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de908608fd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5de908609280_0;
    %load/vec4 v0x5de9086091c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de908609280_0, 0;
    %load/vec4 v0x5de9086090e0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5de908609a80, 4;
    %assign/vec4 v0x5de90860a230_0, 0;
    %load/vec4 v0x5de9086090e0_0;
    %pad/u 8;
    %muli 4, 0, 8;
    %addi 1, 0, 8;
    %assign/vec4 v0x5de90860a3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de90860a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860a310_0, 0;
T_0.4 ;
    %load/vec4 v0x5de90860a570_0;
    %load/vec4 v0x5de90860a4b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %ix/getv 4, v0x5de90860a3d0_0;
    %load/vec4a v0x5de908609a80, 4;
    %assign/vec4 v0x5de90860a230_0, 0;
    %load/vec4 v0x5de90860a3d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5de90860a3d0_0, 0;
    %load/vec4 v0x5de90860a3d0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5de90860a310_0, 0;
T_0.6 ;
    %load/vec4 v0x5de90860a570_0;
    %load/vec4 v0x5de90860a4b0_0;
    %and;
    %load/vec4 v0x5de90860a310_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860a310_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5de90860a230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de908609420_0, 0;
T_0.8 ;
    %load/vec4 v0x5de908609420_0;
    %load/vec4 v0x5de9086095a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de908609420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de908609280_0, 0;
    %load/vec4 v0x5de9086090e0_0;
    %addi 1, 0, 2;
    %pushi/vec4 1, 0, 2;
    %and;
    %assign/vec4 v0x5de9086090e0_0, 0;
T_0.10 ;
    %load/vec4 v0x5de908608fd0_0;
    %load/vec4 v0x5de9085a92c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de908608fd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5de908609f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de908609ff0_0, 0;
T_0.12 ;
    %load/vec4 v0x5de908609ff0_0;
    %load/vec4 v0x5de90860a170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x5de908609c90_0;
    %ix/getv 3, v0x5de908609f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5de908609800, 0, 4;
    %load/vec4 v0x5de908609f10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5de908609f10_0, 0;
T_0.14 ;
    %load/vec4 v0x5de908609ff0_0;
    %load/vec4 v0x5de90860a170_0;
    %and;
    %load/vec4 v0x5de908609e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de908609ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de908608fd0_0, 0;
T_0.16 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5de90860aa00;
T_1 ;
    %wait E_0x5de9085bdbd0;
    %load/vec4 v0x5de90860bc60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5de90860d3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5de90860ce70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5de90860c140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5de90860bde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5de90860c690_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5de90860c690_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5de90860c690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5de90860c730, 0, 4;
    %load/vec4 v0x5de90860c690_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5de90860c690_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de90860d180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860d490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860c450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860c520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5de90860ccb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860d0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860cda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860cfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de90860c1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de90860beb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5de90860c1e0_0;
    %load/vec4 v0x5de90860c2b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5de90860c070_0;
    %assign/vec4 v0x5de90860c140_0, 0;
    %load/vec4 v0x5de90860c070_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x5de90860d3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860c1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de90860d490_0, 0;
T_1.4 ;
    %load/vec4 v0x5de90860d490_0;
    %load/vec4 v0x5de90860d560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x5de90860d250_0;
    %ix/getv 3, v0x5de90860d3f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5de90860c730, 0, 4;
    %load/vec4 v0x5de90860d3f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5de90860d3f0_0, 0;
T_1.6 ;
    %load/vec4 v0x5de90860d490_0;
    %load/vec4 v0x5de90860d560_0;
    %and;
    %load/vec4 v0x5de90860d320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860d490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de90860c450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de90860c520_0, 0;
T_1.8 ;
    %load/vec4 v0x5de90860c380_0;
    %load/vec4 v0x5de90860c520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860c520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de90860c1e0_0, 0;
T_1.10 ;
    %load/vec4 v0x5de90860beb0_0;
    %load/vec4 v0x5de90860bf80_0;
    %and;
    %load/vec4 v0x5de90860ca20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x5de90860bd20_0;
    %assign/vec4 v0x5de90860bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860beb0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5de90860cac0, 4;
    %assign/vec4 v0x5de90860ccb0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5de90860ce70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de90860d0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de90860cfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860cda0_0, 0;
T_1.12 ;
    %load/vec4 v0x5de90860cf10_0;
    %load/vec4 v0x5de90860d0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %ix/getv 4, v0x5de90860ce70_0;
    %load/vec4a v0x5de90860cac0, 4;
    %assign/vec4 v0x5de90860ccb0_0, 0;
    %load/vec4 v0x5de90860ce70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5de90860ce70_0, 0;
    %load/vec4 v0x5de90860ce70_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5de90860cda0_0, 0;
T_1.14 ;
    %load/vec4 v0x5de90860cf10_0;
    %load/vec4 v0x5de90860d0b0_0;
    %and;
    %load/vec4 v0x5de90860cda0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860d0b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5de90860ccb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860cda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de90860cfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de90860beb0_0, 0;
T_1.16 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5de9085e2ca0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5de90860e470_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0x5de9085e2ca0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5de90860ec50_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x5de90860ed10_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5de90860e3d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5de90860d980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5de90860e090_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5de90860d8c0_0, 0, 1;
T_3.0 ;
    %delay 1, 0;
    %load/vec4 v0x5de90860e3d0_0;
    %nor/r;
    %store/vec4 v0x5de90860e3d0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x5de9085e2ca0;
T_4 ;
    %wait E_0x5de9085bde90;
    %load/vec4 v0x5de90860d980_0;
    %pad/u 64;
    %load/vec4 v0x5de90860e090_0;
    %pad/u 64;
    %mul;
    %load/vec4 v0x5de90860e6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 120 "$time" 64 {0 0 0};
    %pushi/vec4 100, 0, 64;
    %div;
    %load/vec4 v0x5de90860e470_0;
    %pad/u 64;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call/w 3 121 "$display", v0x5de90860d980_0, "*", v0x5de90860e090_0, " = ", v0x5de90860e6c0_0 {0 0 0};
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %pushi/vec4 100, 0, 64;
    %mod;
    %vpi_call/w 3 122 "$display", "calculation done in time ", S<0,vec4,u64> {1 0 0};
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %pushi/vec4 100, 0, 64;
    %div;
    %cast2;
    %pad/u 32;
    %store/vec4 v0x5de90860e470_0, 0, 32;
    %load/real v0x5de90860ed10_0;
    %vpi_func 3 124 "$time" 64 {0 0 0};
    %pushi/vec4 100, 0, 64;
    %mod;
    %cvt/rv;
    %add/wr;
    %store/real v0x5de90860ed10_0;
    %load/vec4 v0x5de90860ec50_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5de90860ec50_0, 0, 32;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5de9085e2ca0;
T_5 ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5de90860d8c0_0, 0, 1;
    %pushi/vec4 10234, 0, 32;
    %store/vec4 v0x5de90860d980_0, 0, 32;
    %pushi/vec4 566, 0, 32;
    %store/vec4 v0x5de90860e090_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 123124, 0, 32;
    %store/vec4 v0x5de90860d980_0, 0, 32;
    %pushi/vec4 12412, 0, 32;
    %store/vec4 v0x5de90860e090_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 1234235, 0, 32;
    %store/vec4 v0x5de90860d980_0, 0, 32;
    %pushi/vec4 13156, 0, 32;
    %store/vec4 v0x5de90860e090_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 537321351, 0, 32;
    %store/vec4 v0x5de90860d980_0, 0, 32;
    %pushi/vec4 24627837, 0, 32;
    %store/vec4 v0x5de90860e090_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 155 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860d980_0, 0, 32;
    %vpi_func 3 156 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860e090_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 160 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860d980_0, 0, 32;
    %vpi_func 3 161 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860e090_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 165 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860d980_0, 0, 32;
    %vpi_func 3 166 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860e090_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 170 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860d980_0, 0, 32;
    %vpi_func 3 171 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860e090_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 175 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860d980_0, 0, 32;
    %vpi_func 3 176 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860e090_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 180 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860d980_0, 0, 32;
    %vpi_func 3 181 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860e090_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 185 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860d980_0, 0, 32;
    %vpi_func 3 186 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860e090_0, 0, 32;
    %delay 100, 0;
    %vpi_func 3 190 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860d980_0, 0, 32;
    %vpi_func 3 191 "$urandom" 32 {0 0 0};
    %store/vec4 v0x5de90860e090_0, 0, 32;
    %delay 100, 0;
    %load/real v0x5de90860ed10_0;
    %load/vec4 v0x5de90860ec50_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 196 "$display", "avg time : ", W<0,r> {0 1 0};
    %vpi_call/w 3 197 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "src/axi4_tb.sv";
    "src/axi4_master_wrapper.sv";
    "src/axi4_slave_wrapper.sv";
    "src/mult.sv";
