verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl" --include "../../../../ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/3007/hdl" --include "../../../../ZynqComputer.gen/sources_1/bd/Zynq_CPU/ipshared/ec67/hdl" \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_processing_system7_0_0/sim/Zynq_CPU_processing_system7_0_0.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AddRoundKey.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full_CRTLS_s_axi.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/AES_Full_state_1.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvMixColumns.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvMixColumns_inveOg.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvShiftRows.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvSubBytes.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/InvSubBytes_inverdEe.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/MixColumns.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/MixColumns_cipher.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/ShiftRows.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/ShiftRows_tmp_state.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/SubBytes.v" \
"c:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/1ea7/hdl/verilog/SubBytes_cipher.v" \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_AES_Full_0_0/sim/Zynq_CPU_AES_Full_0_0.v" \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_xbar_0/sim/Zynq_CPU_xbar_0.v" \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_auto_pc_2/sim/Zynq_CPU_auto_pc_2.v" \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_auto_pc_0/sim/Zynq_CPU_auto_pc_0.v" \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_auto_pc_1/sim/Zynq_CPU_auto_pc_1.v" \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_s00_mmu_0/sim/Zynq_CPU_s00_mmu_0.v" \
"../../../bd/Zynq_CPU/sim/Zynq_CPU.v" \

verilog xil_defaultlib "glbl.v"

nosort
