Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 00:07:09 2019
| Host         : LAPTOP-P6DBKN0G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 3096 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: d6/VGA_CLOCK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/h_cntr_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/v_cntr_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/v_cntr_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/v_cntr_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/v_cntr_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/v_cntr_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/v_cntr_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/v_cntr_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/v_cntr_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/v_cntr_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/v_cntr_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/v_cntr_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d6/VGA_CONTROL/v_cntr_reg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dj1/slowclk/slowclock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dpt1/depth_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dpt1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.211      -61.779                     18                  252        0.261        0.000                      0                  252        3.000        0.000                       0                   161  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.300        0.000                      0                  121        0.261        0.000                      0                  121        3.000        0.000                       0                   100  
  clk_out1_clk_wiz_0       -5.211      -61.779                     18                  131        0.275        0.000                      0                  131        4.130        0.000                       0                    58  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 vc1/count2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.076ns (23.112%)  route 3.580ns (76.888%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.620     5.141    vc1/CLK_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  vc1/count2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  vc1/count2_reg[9]/Q
                         net (fo=11, routed)          0.928     6.525    vc1/count2_reg[9]
    SLICE_X60Y62         LUT3 (Prop_lut3_I2_O)        0.124     6.649 r  vc1/sclk_i_18/O
                         net (fo=1, routed)           0.670     7.319    vc1/sclk_i_18_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.443 r  vc1/sclk_i_15/O
                         net (fo=1, routed)           0.821     8.264    vc1/sclk_i_15_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.388 r  vc1/sclk_i_10/O
                         net (fo=1, routed)           0.669     9.057    vc1/sclk_i_10_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.181 r  vc1/sclk_i_4/O
                         net (fo=1, routed)           0.491     9.672    vc1/sclk_i_4_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.796 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.796    vc1/sclk_i_1_n_0
    SLICE_X62Y63         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.504    14.845    vc1/CLK_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y63         FDRE (Setup_fdre_C_D)        0.029    15.097    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.552ns (15.035%)  route 3.119ns (84.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.570     5.091    c0/CLK_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.303     6.850    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.946 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.816     8.763    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.505    14.846    vc1/CLK_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X61Y61         FDRE (Setup_fdre_C_R)       -0.429    14.561    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.552ns (15.044%)  route 3.117ns (84.956%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.570     5.091    c0/CLK_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.303     6.850    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.946 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.814     8.761    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    vc1/CLK_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X61Y63         FDRE (Setup_fdre_C_R)       -0.429    14.559    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.552ns (15.044%)  route 3.117ns (84.956%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.570     5.091    c0/CLK_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.303     6.850    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.946 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.814     8.761    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    vc1/CLK_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X61Y63         FDRE (Setup_fdre_C_R)       -0.429    14.559    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.552ns (15.035%)  route 3.119ns (84.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.570     5.091    c0/CLK_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.303     6.850    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.946 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.816     8.763    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.505    14.846    vc1/CLK_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X61Y61         FDRE (Setup_fdre_C_R)       -0.429    14.561    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.552ns (15.035%)  route 3.119ns (84.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.570     5.091    c0/CLK_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.303     6.850    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.946 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.816     8.763    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.505    14.846    vc1/CLK_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X61Y61         FDRE (Setup_fdre_C_R)       -0.429    14.561    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.552ns (15.035%)  route 3.119ns (84.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.570     5.091    c0/CLK_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.303     6.850    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.946 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.816     8.763    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  vc1/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.505    14.846    vc1/CLK_IBUF_BUFG
    SLICE_X61Y61         FDRE                                         r  vc1/count2_reg[3]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X61Y61         FDRE (Setup_fdre_C_R)       -0.429    14.561    vc1/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.552ns (15.039%)  route 3.118ns (84.961%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.570     5.091    c0/CLK_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.303     6.850    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.946 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.815     8.762    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  vc1/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.504    14.845    vc1/CLK_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  vc1/count2_reg[4]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.429    14.560    vc1/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.552ns (15.039%)  route 3.118ns (84.961%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.570     5.091    c0/CLK_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.303     6.850    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.946 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.815     8.762    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  vc1/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.504    14.845    vc1/CLK_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  vc1/count2_reg[5]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.429    14.560    vc1/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.552ns (15.039%)  route 3.118ns (84.961%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.570     5.091    c0/CLK_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.303     6.850    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.946 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3109, routed)        1.815     8.762    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  vc1/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.504    14.845    vc1/CLK_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  vc1/count2_reg[6]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X61Y62         FDRE (Setup_fdre_C_R)       -0.429    14.560    vc1/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  5.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.561     1.444    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y11         FDRE                                         r  grd1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  grd1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.702    grd1/slowclk/counter_reg[15]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  grd1/slowclk/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    grd1/slowclk/counter_reg[12]_i_1__0_n_4
    SLICE_X37Y11         FDRE                                         r  grd1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.830     1.957    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y11         FDRE                                         r  grd1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.105     1.549    grd1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clr1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.703    clr1/slowclk/counter_reg[11]
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  clr1/slowclk/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    clr1/slowclk/counter_reg[8]_i_1_n_4
    SLICE_X35Y4          FDRE                                         r  clr1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.105     1.550    clr1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.446    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clr1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.704    clr1/slowclk/counter_reg[3]
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clr1/slowclk/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clr1/slowclk/counter_reg[0]_i_1_n_4
    SLICE_X35Y2          FDRE                                         r  clr1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.959    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y2          FDRE (Hold_fdre_C_D)         0.105     1.551    clr1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  grd1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  grd1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.703    grd1/slowclk/counter_reg[3]
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  grd1/slowclk/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    grd1/slowclk/counter_reg[0]_i_1__0_n_4
    SLICE_X37Y8          FDRE                                         r  grd1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  grd1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.105     1.550    grd1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.561     1.444    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  grd1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  grd1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.702    grd1/slowclk/counter_reg[11]
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  grd1/slowclk/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    grd1/slowclk/counter_reg[8]_i_1__0_n_4
    SLICE_X37Y10         FDRE                                         r  grd1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.830     1.957    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  grd1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.105     1.549    grd1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/SLOW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.567     1.450    c0/CLK_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.168     1.759    c0/J_MIC3_Pin1_OBUF
    SLICE_X11Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.804 r  c0/SLOW_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.804    c0/SLOW_CLK_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  c0/SLOW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.837     1.964    c0/CLK_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  c0/SLOW_CLK_reg/C
                         clock pessimism             -0.514     1.450    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.091     1.541    c0/SLOW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clr1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.705    clr1/slowclk/counter_reg[15]
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clr1/slowclk/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clr1/slowclk/counter_reg[12]_i_1_n_4
    SLICE_X35Y5          FDRE                                         r  clr1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y5          FDRE (Hold_fdre_C_D)         0.105     1.550    clr1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clr1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X34Y4          FDRE                                         r  clr1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clr1/slowclk/slowclock_reg/Q
                         net (fo=6, routed)           0.175     1.784    clr1/slowclk/clock
    SLICE_X34Y4          LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  clr1/slowclk/slowclock_i_1/O
                         net (fo=1, routed)           0.000     1.829    clr1/slowclk/slowclock_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  clr1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X34Y4          FDRE                                         r  clr1/slowclk/slowclock_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.120     1.565    clr1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clr1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.706    clr1/slowclk/counter_reg[19]
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clr1/slowclk/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clr1/slowclk/counter_reg[16]_i_1_n_4
    SLICE_X35Y6          FDRE                                         r  clr1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.105     1.550    clr1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562     1.445    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  clr1/slowclk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clr1/slowclk/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.706    clr1/slowclk/counter_reg[7]
    SLICE_X35Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clr1/slowclk/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clr1/slowclk/counter_reg[4]_i_1_n_4
    SLICE_X35Y3          FDRE                                         r  clr1/slowclk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831     1.958    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  clr1/slowclk/counter_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.105     1.550    clr1/slowclk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d6/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y48     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y48      c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y49     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y49     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y47     c0/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y47     c0/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y47     c0/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y47     c0/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d6/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d6/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d6/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y11     dpt1/slowclk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y13     dpt1/slowclk/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y13     dpt1/slowclk/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y14     dpt1/slowclk/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y14     dpt1/slowclk/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y14     dpt1/slowclk/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y14     dpt1/slowclk/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y11     dpt1/slowclk/counter_reg[1]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d6/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d6/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y16     dpt1/slowclk/counter_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y16     dpt1/slowclk/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X14Y16     dpt1/slowclk/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y13     grd1/slowclk/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y13     grd1/slowclk/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y13     grd1/slowclk/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y48     c0/SLOW_CLK_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y48     c0/SLOW_CLK_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           18  Failing Endpoints,  Worst Slack       -5.211ns,  Total Violation      -61.779ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.211ns  (required time - arrival time)
  Source:                 d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.390ns  (logic 7.585ns (52.710%)  route 6.805ns (47.290%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.053 - 9.259 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.571     5.092    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y5          FDRE                                         r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=91, routed)          0.647     6.195    d6/VGA_CONTROL/VGA_BLUE_reg[3][3]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.591 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.591    d6/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.708 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.708    d6/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.825    d6/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.079 f  d6/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.379     7.458    d3/v_cntr_reg_reg[11][0]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.367     7.825 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.586    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    12.427 r  d3/VGA_Red_Grid5/P[0]
                         net (fo=1, routed)           0.947    13.374    d3/VGA_Red_Grid5_n_105
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.124    13.498 r  d3/VGA_GREEN[0]_i_12/O
                         net (fo=1, routed)           0.000    13.498    d3/VGA_GREEN[0]_i_12_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.030 r  d3/VGA_GREEN_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.030    d3/VGA_GREEN_reg[0]_i_7_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.364 r  d3/VGA_RED_reg[3]_i_78/O[1]
                         net (fo=10, routed)          0.764    15.128    d6/VGA_Red_Grid5__0_6[1]
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.303    15.431 r  d6/VGA_RED[3]_i_154/O
                         net (fo=2, routed)           0.988    16.418    d6/VGA_RED[3]_i_154_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124    16.542 r  d6/VGA_GREEN[1]_i_13/O
                         net (fo=1, routed)           0.485    17.028    d6/VGA_GREEN[1]_i_13_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.152 r  d6/VGA_GREEN[1]_i_11/O
                         net (fo=1, routed)           0.303    17.454    vi1/VGA_Red_Grid5__0_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I4_O)        0.124    17.578 f  vi1/VGA_GREEN[1]_i_4/O
                         net (fo=3, routed)           0.290    17.869    vi1/VGA_GREEN[1]_i_4_n_0
    SLICE_X48Y5          LUT2 (Prop_lut2_I1_O)        0.124    17.993 r  vi1/VGA_RED[1]_i_4/O
                         net (fo=3, routed)           0.818    18.811    vi1/VGA_RED[1]_i_4_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I0_O)        0.124    18.935 f  vi1/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.423    19.358    d6/VGA_CONTROL/intensity_reg[11]
    SLICE_X48Y2          LUT5 (Prop_lut5_I1_O)        0.124    19.482 r  d6/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    19.482    d6/VGA_RED0[1]
    SLICE_X48Y2          FDRE                                         r  d6/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.452    14.053    d6/CLK_VGA
    SLICE_X48Y2          FDRE                                         r  d6/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.313    
                         clock uncertainty           -0.072    14.240    
    SLICE_X48Y2          FDRE (Setup_fdre_C_D)        0.031    14.271    d6/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -19.482    
  -------------------------------------------------------------------
                         slack                                 -5.211    

Slack (VIOLATED) :        -5.189ns  (required time - arrival time)
  Source:                 d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.368ns  (logic 7.955ns (55.368%)  route 6.413ns (44.632%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.571     5.092    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y5          FDRE                                         r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=91, routed)          0.647     6.195    d6/VGA_CONTROL/VGA_BLUE_reg[3][3]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.591 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.591    d6/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.708 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.708    d6/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.825    d6/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.079 f  d6/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.379     7.458    d3/v_cntr_reg_reg[11][0]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.367     7.825 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.586    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    12.427 r  d3/VGA_Red_Grid5/P[0]
                         net (fo=1, routed)           0.947    13.374    d3/VGA_Red_Grid5_n_105
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.124    13.498 r  d3/VGA_GREEN[0]_i_12/O
                         net (fo=1, routed)           0.000    13.498    d3/VGA_GREEN[0]_i_12_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.030 r  d3/VGA_GREEN_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.030    d3/VGA_GREEN_reg[0]_i_7_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.144 r  d3/VGA_RED_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.144    d3/VGA_RED_reg[3]_i_78_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.258 r  d3/VGA_RED_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.258    d3/VGA_RED_reg[3]_i_35_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.372 r  d3/VGA_RED_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.372    d6/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.611 r  d6/VGA_CONTROL/VGA_RED_reg[3]_i_162/O[2]
                         net (fo=1, routed)           0.966    15.577    d6/VGA_CONTROL_n_364
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.302    15.879 r  d6/VGA_RED[3]_i_88/O
                         net (fo=7, routed)           0.351    16.229    d6/VGA_RED_reg[3]_69
    SLICE_X51Y6          LUT3 (Prop_lut3_I1_O)        0.124    16.353 r  d6/VGA_GREEN[1]_i_6/O
                         net (fo=5, routed)           0.346    16.699    d6/VGA_GREEN_reg[1]_1
    SLICE_X53Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.823 r  d6/VGA_GREEN[2]_i_18/O
                         net (fo=1, routed)           0.489    17.313    d6/VGA_GREEN[2]_i_18_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    17.437 r  d6/VGA_GREEN[2]_i_10/O
                         net (fo=1, routed)           0.151    17.588    vi1/VGA_Red_Grid5__0_7
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.712 r  vi1/VGA_GREEN[2]_i_5/O
                         net (fo=3, routed)           0.440    18.152    vi1/VGA_GREEN[2]_i_5_n_0
    SLICE_X48Y3          LUT4 (Prop_lut4_I1_O)        0.124    18.276 f  vi1/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           0.531    18.807    vi1/VGA_RED[3]_i_14_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I3_O)        0.124    18.931 f  vi1/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.405    19.336    d6/VGA_CONTROL/intensity_reg[11]_0
    SLICE_X49Y5          LUT5 (Prop_lut5_I1_O)        0.124    19.460 r  d6/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    19.460    d6/VGA_RED0[0]
    SLICE_X49Y5          FDRE                                         r  d6/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.451    14.052    d6/CLK_VGA
    SLICE_X49Y5          FDRE                                         r  d6/VGA_RED_reg[0]/C
                         clock pessimism              0.260    14.312    
                         clock uncertainty           -0.072    14.239    
    SLICE_X49Y5          FDRE (Setup_fdre_C_D)        0.032    14.271    d6/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -19.460    
  -------------------------------------------------------------------
                         slack                                 -5.189    

Slack (VIOLATED) :        -5.170ns  (required time - arrival time)
  Source:                 d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.348ns  (logic 7.955ns (55.445%)  route 6.393ns (44.555%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.571     5.092    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y5          FDRE                                         r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=91, routed)          0.647     6.195    d6/VGA_CONTROL/VGA_BLUE_reg[3][3]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.591 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.591    d6/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.708 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.708    d6/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.825    d6/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.079 f  d6/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.379     7.458    d3/v_cntr_reg_reg[11][0]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.367     7.825 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.586    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    12.427 r  d3/VGA_Red_Grid5/P[0]
                         net (fo=1, routed)           0.947    13.374    d3/VGA_Red_Grid5_n_105
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.124    13.498 r  d3/VGA_GREEN[0]_i_12/O
                         net (fo=1, routed)           0.000    13.498    d3/VGA_GREEN[0]_i_12_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.030 r  d3/VGA_GREEN_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.030    d3/VGA_GREEN_reg[0]_i_7_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.144 r  d3/VGA_RED_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.144    d3/VGA_RED_reg[3]_i_78_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.258 r  d3/VGA_RED_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.258    d3/VGA_RED_reg[3]_i_35_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.372 r  d3/VGA_RED_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.372    d6/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.611 f  d6/VGA_CONTROL/VGA_RED_reg[3]_i_162/O[2]
                         net (fo=1, routed)           0.966    15.577    d6/VGA_CONTROL_n_364
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.302    15.879 f  d6/VGA_RED[3]_i_88/O
                         net (fo=7, routed)           0.348    16.227    d6/VGA_RED_reg[3]_69
    SLICE_X49Y5          LUT2 (Prop_lut2_I1_O)        0.124    16.351 f  d6/VGA_RED[3]_i_155/O
                         net (fo=1, routed)           0.565    16.916    d6/VGA_RED[3]_i_155_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I5_O)        0.124    17.040 f  d6/VGA_RED[3]_i_75/O
                         net (fo=1, routed)           0.301    17.341    d6/VGA_RED[3]_i_75_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.465 f  d6/VGA_RED[3]_i_30/O
                         net (fo=2, routed)           0.167    17.632    vi1/VGA_Red_Grid5__0_6
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.124    17.756 r  vi1/VGA_RED[2]_i_8/O
                         net (fo=1, routed)           0.401    18.157    vi1/VGA_RED[2]_i_8_n_0
    SLICE_X49Y3          LUT3 (Prop_lut3_I2_O)        0.124    18.281 r  vi1/VGA_RED[2]_i_5/O
                         net (fo=2, routed)           0.497    18.779    vi1/VGA_RED[2]_i_5_n_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I4_O)        0.124    18.903 f  vi1/VGA_GREEN[2]_i_3/O
                         net (fo=1, routed)           0.413    19.316    d6/VGA_CONTROL/intensity_reg[8]_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I1_O)        0.124    19.440 r  d6/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    19.440    d6/VGA_GREEN0[2]
    SLICE_X51Y8          FDRE                                         r  d6/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.451    14.052    d6/CLK_VGA
    SLICE_X51Y8          FDRE                                         r  d6/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.312    
                         clock uncertainty           -0.072    14.239    
    SLICE_X51Y8          FDRE (Setup_fdre_C_D)        0.031    14.270    d6/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -19.440    
  -------------------------------------------------------------------
                         slack                                 -5.170    

Slack (VIOLATED) :        -5.133ns  (required time - arrival time)
  Source:                 d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.312ns  (logic 7.328ns (51.201%)  route 6.984ns (48.799%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=1 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.053 - 9.259 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.571     5.092    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y5          FDRE                                         r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=91, routed)          0.647     6.195    d6/VGA_CONTROL/VGA_BLUE_reg[3][3]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.591 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.591    d6/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.708 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.708    d6/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.825    d6/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.079 f  d6/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.379     7.458    d3/v_cntr_reg_reg[11][0]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.367     7.825 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.586    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    12.427 r  d3/VGA_Red_Grid5/P[0]
                         net (fo=1, routed)           0.947    13.374    d3/VGA_Red_Grid5_n_105
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.124    13.498 r  d3/VGA_GREEN[0]_i_12/O
                         net (fo=1, routed)           0.000    13.498    d3/VGA_GREEN[0]_i_12_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.104 f  d3/VGA_GREEN_reg[0]_i_7/O[3]
                         net (fo=8, routed)           0.890    14.994    d6/VGA_Red_Grid5__0_7[3]
    SLICE_X51Y2          LUT4 (Prop_lut4_I2_O)        0.306    15.300 f  d6/VGA_RED[3]_i_90/O
                         net (fo=4, routed)           0.909    16.208    d6/VGA_GREEN_reg[1]_3
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.332 f  d6/VGA_RED[1]_i_19/O
                         net (fo=1, routed)           0.302    16.635    d6/VGA_RED[1]_i_19_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.759 f  d6/VGA_RED[1]_i_14/O
                         net (fo=1, routed)           0.432    17.191    vi1/VGA_Red_Grid5__0_27
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.315 r  vi1/VGA_RED[1]_i_5/O
                         net (fo=3, routed)           0.518    17.832    vi1/VGA_RED[1]_i_5_n_0
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.956 r  vi1/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.937    18.893    vi1/VGA_RED[3]_i_16_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.124    19.017 f  vi1/VGA_RED[3]_i_4/O
                         net (fo=1, routed)           0.263    19.280    d6/VGA_CONTROL/intensity_reg[7]_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I3_O)        0.124    19.404 r  d6/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000    19.404    d6/VGA_RED0[3]
    SLICE_X51Y4          FDRE                                         r  d6/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.452    14.053    d6/CLK_VGA
    SLICE_X51Y4          FDRE                                         r  d6/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.313    
                         clock uncertainty           -0.072    14.240    
    SLICE_X51Y4          FDRE (Setup_fdre_C_D)        0.031    14.271    d6/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -19.404    
  -------------------------------------------------------------------
                         slack                                 -5.133    

Slack (VIOLATED) :        -5.117ns  (required time - arrival time)
  Source:                 d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.294ns  (logic 7.955ns (55.652%)  route 6.339ns (44.348%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.053 - 9.259 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.571     5.092    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y5          FDRE                                         r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=91, routed)          0.647     6.195    d6/VGA_CONTROL/VGA_BLUE_reg[3][3]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.591 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.591    d6/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.708 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.708    d6/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.825    d6/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.079 f  d6/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.379     7.458    d3/v_cntr_reg_reg[11][0]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.367     7.825 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.586    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    12.427 r  d3/VGA_Red_Grid5/P[0]
                         net (fo=1, routed)           0.947    13.374    d3/VGA_Red_Grid5_n_105
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.124    13.498 r  d3/VGA_GREEN[0]_i_12/O
                         net (fo=1, routed)           0.000    13.498    d3/VGA_GREEN[0]_i_12_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.030 r  d3/VGA_GREEN_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.030    d3/VGA_GREEN_reg[0]_i_7_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.144 r  d3/VGA_RED_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.144    d3/VGA_RED_reg[3]_i_78_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.258 r  d3/VGA_RED_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.258    d3/VGA_RED_reg[3]_i_35_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.372 r  d3/VGA_RED_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.372    d6/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.611 r  d6/VGA_CONTROL/VGA_RED_reg[3]_i_162/O[2]
                         net (fo=1, routed)           0.966    15.577    d6/VGA_CONTROL_n_364
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.302    15.879 r  d6/VGA_RED[3]_i_88/O
                         net (fo=7, routed)           0.351    16.229    d6/VGA_RED_reg[3]_69
    SLICE_X51Y6          LUT3 (Prop_lut3_I1_O)        0.124    16.353 r  d6/VGA_GREEN[1]_i_6/O
                         net (fo=5, routed)           0.346    16.699    d6/VGA_GREEN_reg[1]_1
    SLICE_X53Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.823 r  d6/VGA_GREEN[2]_i_18/O
                         net (fo=1, routed)           0.489    17.313    d6/VGA_GREEN[2]_i_18_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    17.437 r  d6/VGA_GREEN[2]_i_10/O
                         net (fo=1, routed)           0.151    17.588    vi1/VGA_Red_Grid5__0_7
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.712 r  vi1/VGA_GREEN[2]_i_5/O
                         net (fo=3, routed)           0.440    18.152    vi1/VGA_GREEN[2]_i_5_n_0
    SLICE_X48Y3          LUT4 (Prop_lut4_I1_O)        0.124    18.276 f  vi1/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           0.451    18.727    vi1/VGA_RED[3]_i_14_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I0_O)        0.124    18.851 r  vi1/VGA_RED[2]_i_3/O
                         net (fo=1, routed)           0.412    19.262    d6/VGA_CONTROL/VGA_Rvol[0]
    SLICE_X51Y3          LUT5 (Prop_lut5_I1_O)        0.124    19.386 r  d6/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    19.386    d6/VGA_RED0[2]
    SLICE_X51Y3          FDRE                                         r  d6/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.452    14.053    d6/CLK_VGA
    SLICE_X51Y3          FDRE                                         r  d6/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.313    
                         clock uncertainty           -0.072    14.240    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)        0.029    14.269    d6/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -19.386    
  -------------------------------------------------------------------
                         slack                                 -5.117    

Slack (VIOLATED) :        -5.093ns  (required time - arrival time)
  Source:                 d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.272ns  (logic 7.831ns (54.870%)  route 6.441ns (45.130%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 LUT1=1 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.053 - 9.259 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.571     5.092    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y5          FDRE                                         r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=91, routed)          0.647     6.195    d6/VGA_CONTROL/VGA_BLUE_reg[3][3]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.591 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.591    d6/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.708 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.708    d6/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.825    d6/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.079 f  d6/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.379     7.458    d3/v_cntr_reg_reg[11][0]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.367     7.825 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.586    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    12.427 r  d3/VGA_Red_Grid5/P[0]
                         net (fo=1, routed)           0.947    13.374    d3/VGA_Red_Grid5_n_105
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.124    13.498 r  d3/VGA_GREEN[0]_i_12/O
                         net (fo=1, routed)           0.000    13.498    d3/VGA_GREEN[0]_i_12_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.030 r  d3/VGA_GREEN_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.030    d3/VGA_GREEN_reg[0]_i_7_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.144 r  d3/VGA_RED_reg[3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.144    d3/VGA_RED_reg[3]_i_78_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.258 r  d3/VGA_RED_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.258    d3/VGA_RED_reg[3]_i_35_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.372 r  d3/VGA_RED_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.372    d6/VGA_CONTROL/VGA_Red_Grid5__0_1[0]
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.611 f  d6/VGA_CONTROL/VGA_RED_reg[3]_i_162/O[2]
                         net (fo=1, routed)           0.966    15.577    d6/VGA_CONTROL_n_364
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.302    15.879 f  d6/VGA_RED[3]_i_88/O
                         net (fo=7, routed)           0.348    16.227    d6/VGA_RED_reg[3]_69
    SLICE_X49Y5          LUT2 (Prop_lut2_I1_O)        0.124    16.351 f  d6/VGA_RED[3]_i_155/O
                         net (fo=1, routed)           0.565    16.916    d6/VGA_RED[3]_i_155_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I5_O)        0.124    17.040 f  d6/VGA_RED[3]_i_75/O
                         net (fo=1, routed)           0.301    17.341    d6/VGA_RED[3]_i_75_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.465 f  d6/VGA_RED[3]_i_30/O
                         net (fo=2, routed)           0.500    17.966    vi1/VGA_Red_Grid5__0_6
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    18.090 r  vi1/VGA_RED[3]_i_12/O
                         net (fo=3, routed)           0.596    18.686    vi1/VGA_RED[3]_i_12_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.810 f  vi1/VGA_GREEN[3]_i_3/O
                         net (fo=1, routed)           0.430    19.240    d6/VGA_CONTROL/intensity_reg[7]
    SLICE_X48Y1          LUT5 (Prop_lut5_I1_O)        0.124    19.364 r  d6/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    19.364    d6/VGA_GREEN0[3]
    SLICE_X48Y1          FDRE                                         r  d6/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.452    14.053    d6/CLK_VGA
    SLICE_X48Y1          FDRE                                         r  d6/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.313    
                         clock uncertainty           -0.072    14.240    
    SLICE_X48Y1          FDRE (Setup_fdre_C_D)        0.031    14.271    d6/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -19.364    
  -------------------------------------------------------------------
                         slack                                 -5.093    

Slack (VIOLATED) :        -4.842ns  (required time - arrival time)
  Source:                 d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.022ns  (logic 7.585ns (54.092%)  route 6.437ns (45.908%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=1 LUT1=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.053 - 9.259 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.571     5.092    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y5          FDRE                                         r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=91, routed)          0.647     6.195    d6/VGA_CONTROL/VGA_BLUE_reg[3][3]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.591 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.591    d6/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.708 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.708    d6/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.825    d6/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.079 f  d6/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.379     7.458    d3/v_cntr_reg_reg[11][0]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.367     7.825 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.586    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    12.427 r  d3/VGA_Red_Grid5/P[0]
                         net (fo=1, routed)           0.947    13.374    d3/VGA_Red_Grid5_n_105
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.124    13.498 r  d3/VGA_GREEN[0]_i_12/O
                         net (fo=1, routed)           0.000    13.498    d3/VGA_GREEN[0]_i_12_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.030 r  d3/VGA_GREEN_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.030    d3/VGA_GREEN_reg[0]_i_7_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.364 r  d3/VGA_RED_reg[3]_i_78/O[1]
                         net (fo=10, routed)          0.764    15.128    d6/VGA_Red_Grid5__0_6[1]
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.303    15.431 r  d6/VGA_RED[3]_i_154/O
                         net (fo=2, routed)           0.988    16.418    d6/VGA_RED[3]_i_154_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124    16.542 r  d6/VGA_GREEN[1]_i_13/O
                         net (fo=1, routed)           0.485    17.028    d6/VGA_GREEN[1]_i_13_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.152 r  d6/VGA_GREEN[1]_i_11/O
                         net (fo=1, routed)           0.303    17.454    vi1/VGA_Red_Grid5__0_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I4_O)        0.124    17.578 f  vi1/VGA_GREEN[1]_i_4/O
                         net (fo=3, routed)           0.290    17.869    vi1/VGA_GREEN[1]_i_4_n_0
    SLICE_X48Y5          LUT2 (Prop_lut2_I1_O)        0.124    17.993 r  vi1/VGA_RED[1]_i_4/O
                         net (fo=3, routed)           0.320    18.313    vi1/VGA_RED[1]_i_4_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I3_O)        0.124    18.437 f  vi1/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.553    18.991    d6/VGA_CONTROL/v_cntr_reg_reg[10]_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I3_O)        0.124    19.115 r  d6/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    19.115    d6/VGA_GREEN0[0]
    SLICE_X49Y1          FDRE                                         r  d6/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.452    14.053    d6/CLK_VGA
    SLICE_X49Y1          FDRE                                         r  d6/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.313    
                         clock uncertainty           -0.072    14.240    
    SLICE_X49Y1          FDRE (Setup_fdre_C_D)        0.032    14.272    d6/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.272    
                         arrival time                         -19.115    
  -------------------------------------------------------------------
                         slack                                 -4.842    

Slack (VIOLATED) :        -4.656ns  (required time - arrival time)
  Source:                 d6/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.528ns  (logic 3.435ns (25.392%)  route 10.093ns (74.608%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT4=2 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.572     5.093    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y0          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  d6/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1118, routed)        0.683     6.232    d6/VGA_CONTROL/out[0]
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.356 r  d6/VGA_CONTROL/Maxscaled_Memory_reg_0_127_0_0_i_15/O
                         net (fo=100, routed)         1.655     8.011    d1/Maxscaled_Memory_reg_0_15_0_0__1/DPRA1
    SLICE_X46Y2          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.164 f  d1/Maxscaled_Memory_reg_0_15_0_0__1/DP/O
                         net (fo=1, routed)           0.944     9.108    d1/Maxscaled_Memory_reg_0_15_0_0__1_n_0
    SLICE_X45Y0          LUT4 (Prop_lut4_I0_O)        0.331     9.439 f  d1/VGA_RED[3]_i_264/O
                         net (fo=1, routed)           0.648    10.088    d1/VGA_RED[3]_i_264_n_0
    SLICE_X45Y0          LUT5 (Prop_lut5_I0_O)        0.124    10.212 f  d1/VGA_RED[3]_i_193/O
                         net (fo=3, routed)           0.505    10.716    d1/VGA_GREEN_reg[0]_31
    SLICE_X44Y0          LUT2 (Prop_lut2_I1_O)        0.124    10.840 r  d1/VGA_RED[3]_i_263/O
                         net (fo=2, routed)           0.430    11.270    d1/VGA_RED[3]_i_263_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I5_O)        0.124    11.394 r  d1/VGA_RED[3]_i_261/O
                         net (fo=2, routed)           0.556    11.950    d1/VGA_RED[3]_i_261_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I5_O)        0.124    12.074 r  d1/VGA_RED[3]_i_259/O
                         net (fo=2, routed)           0.589    12.663    d1/VGA_RED[3]_i_259_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124    12.787 r  d1/VGA_RED[3]_i_257/O
                         net (fo=2, routed)           0.424    13.212    d1/VGA_RED[3]_i_257_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I5_O)        0.124    13.336 r  d1/VGA_RED[3]_i_255/O
                         net (fo=2, routed)           0.388    13.723    d1/VGA_RED[3]_i_255_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    13.847 r  d1/VGA_RED[3]_i_196/O
                         net (fo=2, routed)           0.445    14.292    d1/VGA_RED[3]_i_196_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.416 r  d1/VGA_RED[3]_i_187/O
                         net (fo=2, routed)           0.574    14.990    d6/VGA_CONTROL/h_cntr_reg_reg[6]_4
    SLICE_X48Y6          LUT4 (Prop_lut4_I1_O)        0.124    15.114 r  d6/VGA_CONTROL/VGA_RED[3]_i_116/O
                         net (fo=1, routed)           0.000    15.114    d6/VGA_CONTROL/VGA_RED[3]_i_116_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.515 r  d6/VGA_CONTROL/VGA_RED_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.515    d1/v_cntr_reg_reg[7][0]
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.672 r  d1/VGA_RED_reg[3]_i_20/CO[1]
                         net (fo=1, routed)           0.638    16.310    d6/VGA_CONTROL/v_cntr_reg_reg[11]_1[0]
    SLICE_X45Y7          LUT6 (Prop_lut6_I3_O)        0.329    16.639 r  d6/VGA_CONTROL/VGA_RED[3]_i_6/O
                         net (fo=1, routed)           0.154    16.794    d6/VGA_CONTROL/VGA_RED[3]_i_6_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.918 r  d6/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=8, routed)           0.477    17.395    d6/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.519 r  d6/VGA_CONTROL/VGA_BLUE[1]_i_2/O
                         net (fo=2, routed)           0.594    18.113    d6/VGA_CONTROL/VGA_BLUE[1]_i_2_n_0
    SLICE_X40Y6          LUT5 (Prop_lut5_I0_O)        0.120    18.233 r  d6/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.388    18.621    d6/VGA_BLUE0[0]
    SLICE_X40Y6          FDRE                                         r  d6/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.447    14.048    d6/CLK_VGA
    SLICE_X40Y6          FDRE                                         r  d6/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)       -0.270    13.965    d6/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                         -18.621    
  -------------------------------------------------------------------
                         slack                                 -4.656    

Slack (VIOLATED) :        -4.559ns  (required time - arrival time)
  Source:                 d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.736ns  (logic 7.461ns (54.317%)  route 6.275ns (45.683%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=1 LUT1=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.053 - 9.259 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.571     5.092    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y5          FDRE                                         r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.456     5.548 r  d6/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=91, routed)          0.647     6.195    d6/VGA_CONTROL/VGA_BLUE_reg[3][3]
    SLICE_X54Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.591 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.591    d6/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.708 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.708    d6/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.825 r  d6/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.825    d6/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.079 f  d6/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.379     7.458    d3/v_cntr_reg_reg[11][0]
    SLICE_X53Y8          LUT1 (Prop_lut1_I0_O)        0.367     7.825 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.586    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    12.427 r  d3/VGA_Red_Grid5/P[0]
                         net (fo=1, routed)           0.947    13.374    d3/VGA_Red_Grid5_n_105
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.124    13.498 r  d3/VGA_GREEN[0]_i_12/O
                         net (fo=1, routed)           0.000    13.498    d3/VGA_GREEN[0]_i_12_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.030 r  d3/VGA_GREEN_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.030    d3/VGA_GREEN_reg[0]_i_7_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.364 f  d3/VGA_RED_reg[3]_i_78/O[1]
                         net (fo=10, routed)          0.764    15.128    d6/VGA_Red_Grid5__0_6[1]
    SLICE_X49Y2          LUT4 (Prop_lut4_I1_O)        0.303    15.431 f  d6/VGA_RED[3]_i_154/O
                         net (fo=2, routed)           0.988    16.418    d6/VGA_RED[3]_i_154_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I1_O)        0.124    16.542 f  d6/VGA_GREEN[1]_i_13/O
                         net (fo=1, routed)           0.485    17.028    d6/VGA_GREEN[1]_i_13_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124    17.152 f  d6/VGA_GREEN[1]_i_11/O
                         net (fo=1, routed)           0.303    17.454    vi1/VGA_Red_Grid5__0_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I4_O)        0.124    17.578 r  vi1/VGA_GREEN[1]_i_4/O
                         net (fo=3, routed)           0.569    18.147    vi1/VGA_GREEN[1]_i_4_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I4_O)        0.124    18.271 f  vi1/VGA_GREEN[1]_i_2/O
                         net (fo=1, routed)           0.433    18.704    d6/VGA_CONTROL/intensity_reg[8]
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124    18.828 r  d6/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    18.828    d6/VGA_GREEN0[1]
    SLICE_X49Y2          FDRE                                         r  d6/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.452    14.053    d6/CLK_VGA
    SLICE_X49Y2          FDRE                                         r  d6/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.313    
                         clock uncertainty           -0.072    14.240    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)        0.029    14.269    d6/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -18.828    
  -------------------------------------------------------------------
                         slack                                 -4.559    

Slack (VIOLATED) :        -4.550ns  (required time - arrival time)
  Source:                 d6/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.631ns  (logic 3.439ns (25.229%)  route 10.192ns (74.771%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT4=2 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575     5.096    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.572     5.093    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y0          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  d6/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1118, routed)        0.683     6.232    d6/VGA_CONTROL/out[0]
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.124     6.356 r  d6/VGA_CONTROL/Maxscaled_Memory_reg_0_127_0_0_i_15/O
                         net (fo=100, routed)         1.655     8.011    d1/Maxscaled_Memory_reg_0_15_0_0__1/DPRA1
    SLICE_X46Y2          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     8.164 f  d1/Maxscaled_Memory_reg_0_15_0_0__1/DP/O
                         net (fo=1, routed)           0.944     9.108    d1/Maxscaled_Memory_reg_0_15_0_0__1_n_0
    SLICE_X45Y0          LUT4 (Prop_lut4_I0_O)        0.331     9.439 f  d1/VGA_RED[3]_i_264/O
                         net (fo=1, routed)           0.648    10.088    d1/VGA_RED[3]_i_264_n_0
    SLICE_X45Y0          LUT5 (Prop_lut5_I0_O)        0.124    10.212 f  d1/VGA_RED[3]_i_193/O
                         net (fo=3, routed)           0.505    10.716    d1/VGA_GREEN_reg[0]_31
    SLICE_X44Y0          LUT2 (Prop_lut2_I1_O)        0.124    10.840 r  d1/VGA_RED[3]_i_263/O
                         net (fo=2, routed)           0.430    11.270    d1/VGA_RED[3]_i_263_n_0
    SLICE_X44Y0          LUT6 (Prop_lut6_I5_O)        0.124    11.394 r  d1/VGA_RED[3]_i_261/O
                         net (fo=2, routed)           0.556    11.950    d1/VGA_RED[3]_i_261_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I5_O)        0.124    12.074 r  d1/VGA_RED[3]_i_259/O
                         net (fo=2, routed)           0.589    12.663    d1/VGA_RED[3]_i_259_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I5_O)        0.124    12.787 r  d1/VGA_RED[3]_i_257/O
                         net (fo=2, routed)           0.424    13.212    d1/VGA_RED[3]_i_257_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I5_O)        0.124    13.336 r  d1/VGA_RED[3]_i_255/O
                         net (fo=2, routed)           0.388    13.723    d1/VGA_RED[3]_i_255_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    13.847 r  d1/VGA_RED[3]_i_196/O
                         net (fo=2, routed)           0.445    14.292    d1/VGA_RED[3]_i_196_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124    14.416 r  d1/VGA_RED[3]_i_187/O
                         net (fo=2, routed)           0.574    14.990    d6/VGA_CONTROL/h_cntr_reg_reg[6]_4
    SLICE_X48Y6          LUT4 (Prop_lut4_I1_O)        0.124    15.114 r  d6/VGA_CONTROL/VGA_RED[3]_i_116/O
                         net (fo=1, routed)           0.000    15.114    d6/VGA_CONTROL/VGA_RED[3]_i_116_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.515 r  d6/VGA_CONTROL/VGA_RED_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.515    d1/v_cntr_reg_reg[7][0]
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.672 r  d1/VGA_RED_reg[3]_i_20/CO[1]
                         net (fo=1, routed)           0.638    16.310    d6/VGA_CONTROL/v_cntr_reg_reg[11]_1[0]
    SLICE_X45Y7          LUT6 (Prop_lut6_I3_O)        0.329    16.639 r  d6/VGA_CONTROL/VGA_RED[3]_i_6/O
                         net (fo=1, routed)           0.154    16.794    d6/VGA_CONTROL/VGA_RED[3]_i_6_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.918 r  d6/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=8, routed)           0.510    17.428    d6/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.124    17.552 r  d6/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=2, routed)           0.480    18.032    d6/VGA_CONTROL/VGA_BLUE[3]_i_2_n_0
    SLICE_X40Y6          LUT5 (Prop_lut5_I0_O)        0.124    18.156 r  d6/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.568    18.724    d6/VGA_BLUE0[3]
    SLICE_X40Y6          FDRE                                         r  d6/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.457    14.058    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          1.447    14.048    d6/CLK_VGA
    SLICE_X40Y6          FDRE                                         r  d6/VGA_BLUE_reg[3]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)       -0.061    14.174    d6/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                         -18.724    
  -------------------------------------------------------------------
                         slack                                 -4.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 d6/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.178%)  route 0.219ns (60.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.559     1.442    d6/VGA_CONTROL/clk_out1
    SLICE_X33Y13         FDRE                                         r  d6/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d6/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.219     1.802    d6/h_sync_reg
    SLICE_X31Y13         FDRE                                         r  d6/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.827     1.954    d6/CLK_VGA
    SLICE_X31Y13         FDRE                                         r  d6/VGA_HS_reg/C
                         clock pessimism             -0.497     1.457    
    SLICE_X31Y13         FDRE (Hold_fdre_C_D)         0.070     1.527    d6/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 d6/VGA_CLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.564     1.447    d6/CLK_VGA
    SLICE_X42Y1          FDRE                                         r  d6/VGA_CLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.164     1.611 f  d6/VGA_CLOCK_reg/Q
                         net (fo=5, routed)           0.187     1.799    d6/VGA_CLOCK
    SLICE_X42Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.844 r  d6/VGA_CLOCK_i_1/O
                         net (fo=1, routed)           0.000     1.844    d6/VGA_CLOCK_i_1_n_0
    SLICE_X42Y1          FDRE                                         r  d6/VGA_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.834     1.961    d6/CLK_VGA
    SLICE_X42Y1          FDRE                                         r  d6/VGA_CLOCK_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.120     1.567    d6/VGA_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 d6/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.249ns (63.405%)  route 0.144ns (36.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.567     1.450    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y2          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  d6/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=53, routed)          0.144     1.735    d6/VGA_CONTROL/out[11]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  d6/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    d6/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X55Y2          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.838     1.965    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y2          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    d6/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 d6/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.495%)  route 0.145ns (36.505%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.567     1.450    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y2          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  d6/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=56, routed)          0.145     1.736    d6/VGA_CONTROL/out[10]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  d6/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    d6/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X55Y2          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.838     1.965    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y2          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    d6/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 d6/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_CONTROL/h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.661%)  route 0.180ns (41.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.567     1.450    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y2          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  d6/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=85, routed)          0.180     1.772    d6/VGA_CONTROL/out[8]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  d6/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    d6/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X55Y2          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.838     1.965    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y2          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[8]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    d6/VGA_CONTROL/h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_CONTROL/h_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.251ns (49.853%)  route 0.252ns (50.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.569     1.452    d6/VGA_CONTROL/clk_out1
    SLICE_X57Y0          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__6/Q
                         net (fo=119, routed)         0.252     1.846    d6/VGA_CONTROL/VGA_Red_Grid5__0[0]
    SLICE_X55Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.956 r  d6/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=10, routed)          0.000     1.956    d6/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_6
    SLICE_X55Y0          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.838     1.965    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y0          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[1]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.102     1.589    d6/VGA_CONTROL/h_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 d6/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_CONTROL/h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.252ns (50.856%)  route 0.244ns (49.144%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.567     1.450    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y0          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  d6/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1064, routed)        0.244     1.835    d6/VGA_CONTROL/out[2]
    SLICE_X55Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.946 r  d6/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.946    d6/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X55Y0          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.838     1.965    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y0          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[2]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    d6/VGA_CONTROL/h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 d6/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_CONTROL/h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.249ns (49.747%)  route 0.252ns (50.253%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.567     1.450    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y0          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  d6/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1064, routed)        0.252     1.843    d6/VGA_CONTROL/out[3]
    SLICE_X55Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.951 r  d6/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.951    d6/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X55Y0          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.838     1.965    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y0          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[3]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    d6/VGA_CONTROL/h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 d6/VGA_CONTROL/h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_CONTROL/h_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.251ns (45.679%)  route 0.298ns (54.321%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.567     1.450    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y1          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  d6/VGA_CONTROL/h_cntr_reg_reg[5]/Q
                         net (fo=1064, routed)        0.298     1.890    d6/VGA_CONTROL/out[5]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.000 r  d6/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.000    d6/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_6
    SLICE_X55Y1          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.838     1.965    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y1          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[5]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y1          FDRE (Hold_fdre_C_D)         0.105     1.555    d6/VGA_CONTROL/h_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 d6/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d6/VGA_CONTROL/h_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.256ns (45.225%)  route 0.310ns (54.775%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.549     1.432    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.567     1.450    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y1          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  d6/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1058, routed)        0.310     1.901    d6/VGA_CONTROL/out[4]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.016 r  d6/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    d6/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_7
    SLICE_X55Y1          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.817     1.944    d6/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d6/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d6/VGA_CLK_108M/clkout1_buf/O
                         net (fo=56, routed)          0.838     1.965    d6/VGA_CONTROL/clk_out1
    SLICE_X55Y1          FDRE                                         r  d6/VGA_CONTROL/h_cntr_reg_reg[4]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y1          FDRE (Hold_fdre_C_D)         0.105     1.555    d6/VGA_CONTROL/h_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.461    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      d6/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      d6/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      d6/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    d6/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X40Y6      d6/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X43Y6      d6/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X40Y6      d6/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X40Y6      d6/VGA_BLUE_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X42Y1      d6/VGA_CLOCK_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d6/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y25     d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y25     d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y13     d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y25     d6/VGA_CONTROL/v_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y6      d6/VGA_BLUE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y6      d6/VGA_BLUE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y6      d6/VGA_BLUE_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y6      d6/VGA_BLUE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y6      d6/VGA_BLUE_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y6      d6/VGA_BLUE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X42Y1      d6/VGA_CLOCK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y22     d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y22     d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y25     d6/VGA_CONTROL/h_cntr_reg_reg[1]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y13     d6/VGA_CONTROL/h_sync_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y13     d6/VGA_HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y5      d6/VGA_RED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y25     d6/VGA_VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y25     d6/VGA_VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X59Y1      d6/t1/pixel_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d6/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    d6/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d6/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d6/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d6/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d6/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



