Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Tue Nov  3 14:18:41 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fifo_test_timing_summary_routed.rpt -pb fifo_test_timing_summary_routed.pb -rpx fifo_test_timing_summary_routed.rpx -warn_on_violation
| Design            : fifo_test
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.155        0.000                      0                 7037        0.002        0.000                      0                 7003        4.427        0.000                       0                  3984  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
clk                                                                                                  {0.000 20.000}     40.000          25.000          
  clk_out1_clk_wiz_0                                                                                 {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0                                                                                 {0.000 6.667}      13.333          75.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                                                   10.000        0.000                       0                     2  
  clk_out1_clk_wiz_0                                                                                       7.085        0.000                      0                 5048        0.002        0.000                      0                 5048        4.427        0.000                       0                  3057  
  clk_out2_clk_wiz_0                                                                                      11.120        0.000                      0                  703        0.022        0.000                      0                  703        6.094        0.000                       0                   430  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       16.639        0.000                      0                 1055        0.021        0.000                      0                 1055       24.427        0.000                       0                   495  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                        12.940        0.000                      0                    9                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_0                                                                                        49.576        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                                   clk_out2_clk_wiz_0                                                                                         1.155        0.000                      0                   17        0.125        0.000                      0                    8  
clk_out1_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.552        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                         8.726        0.000                      0                   97        0.107        0.000                      0                   97  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.101        0.000                      0                  100        0.104        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         40.000      38.501     BUFGCE_HDIO_X3Y0  BUFG_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         40.000      38.750     MMCM_X0Y0         fifo_pll/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCM_X0Y0         fifo_pll/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         fifo_pll/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         fifo_pll/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         fifo_pll/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         fifo_pll/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 ila_rfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.517ns (19.349%)  route 2.155ns (80.651%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 14.457 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 1.061ns, distribution 1.235ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.967ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.296     4.563    ila_rfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X32Y54         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.659 f  ila_rfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=46, routed)          0.611     5.270    ila_rfifo/inst/ila_core_inst/u_ila_regs/s_daddr[10]
    SLICE_X33Y43         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     5.418 r  ila_rfifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_3/O
                         net (fo=3, routed)           0.239     5.657    ila_rfifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_3_n_0
    SLICE_X33Y44         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     5.806 r  ila_rfifo/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=5, routed)           0.561     6.367    ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_0
    SLICE_X36Y36         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     6.429 r  ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_2/O
                         net (fo=15, routed)          0.223     6.652    ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X34Y36         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     6.714 r  ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=13, routed)          0.521     7.235    ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X33Y38         FDRE                                         r  ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.028    14.457    ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X33Y38         FDRE                                         r  ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.000    14.457    
                         clock uncertainty           -0.094    14.362    
    SLICE_X33Y38         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    14.320    ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 ila_rfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.517ns (19.349%)  route 2.155ns (80.651%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 14.457 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 1.061ns, distribution 1.235ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.967ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.296     4.563    ila_rfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X32Y54         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.659 f  ila_rfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=46, routed)          0.611     5.270    ila_rfifo/inst/ila_core_inst/u_ila_regs/s_daddr[10]
    SLICE_X33Y43         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     5.418 r  ila_rfifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_3/O
                         net (fo=3, routed)           0.239     5.657    ila_rfifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_3_n_0
    SLICE_X33Y44         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     5.806 r  ila_rfifo/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=5, routed)           0.561     6.367    ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_0
    SLICE_X36Y36         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     6.429 r  ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_2/O
                         net (fo=15, routed)          0.223     6.652    ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X34Y36         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     6.714 r  ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=13, routed)          0.521     7.235    ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X33Y38         FDRE                                         r  ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.028    14.457    ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X33Y38         FDRE                                         r  ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism              0.000    14.457    
                         clock uncertainty           -0.094    14.362    
    SLICE_X33Y38         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    14.320    ila_rfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.552ns (21.810%)  route 1.979ns (78.190%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 14.383 - 10.000 ) 
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.238ns (routing 1.061ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.967ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.238     4.505    ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X26Y51         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.601 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=143, routed)         0.866     5.467    ila_wfifo/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X24Y62         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     5.645 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_2/O
                         net (fo=2, routed)           0.211     5.856    ila_wfifo/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_2_n_0
    SLICE_X25Y59         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.919 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=5, routed)           0.385     6.304    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_0
    SLICE_X22Y67         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     6.404 r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=15, routed)          0.206     6.610    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X24Y66         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     6.725 r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=13, routed)          0.311     7.036    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X26Y67         FDRE                                         r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.954    14.383    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X26Y67         FDRE                                         r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
                         clock pessimism             -0.062    14.320    
                         clock uncertainty           -0.094    14.226    
    SLICE_X26Y67         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    14.184    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.552ns (21.810%)  route 1.979ns (78.190%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 14.383 - 10.000 ) 
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.238ns (routing 1.061ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.967ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.238     4.505    ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X26Y51         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.601 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=143, routed)         0.866     5.467    ila_wfifo/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X24Y62         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     5.645 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_2/O
                         net (fo=2, routed)           0.211     5.856    ila_wfifo/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_2_n_0
    SLICE_X25Y59         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.919 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=5, routed)           0.385     6.304    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_0
    SLICE_X22Y67         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     6.404 r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=15, routed)          0.206     6.610    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X24Y66         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     6.725 r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=13, routed)          0.311     7.036    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X26Y67         FDRE                                         r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.954    14.383    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X26Y67         FDRE                                         r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism             -0.062    14.320    
                         clock uncertainty           -0.094    14.226    
    SLICE_X26Y67         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    14.184    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.552ns (21.810%)  route 1.979ns (78.190%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 14.383 - 10.000 ) 
    Source Clock Delay      (SCD):    4.505ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.238ns (routing 1.061ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.967ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.238     4.505    ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X26Y51         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.601 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=143, routed)         0.866     5.467    ila_wfifo/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X24Y62         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     5.645 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_2/O
                         net (fo=2, routed)           0.211     5.856    ila_wfifo/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_2_n_0
    SLICE_X25Y59         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.919 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=5, routed)           0.385     6.304    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_0
    SLICE_X22Y67         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     6.404 r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=15, routed)          0.206     6.610    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X24Y66         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     6.725 r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=13, routed)          0.311     7.036    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X26Y67         FDRE                                         r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.954    14.383    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X26Y67         FDRE                                         r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism             -0.062    14.320    
                         clock uncertainty           -0.094    14.226    
    SLICE_X26Y67         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042    14.184    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_wfifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.523ns (20.000%)  route 2.092ns (80.000%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 14.393 - 10.000 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.227ns (routing 1.061ns, distribution 1.166ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.967ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.227     4.494    ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X25Y52         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.591 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=148, routed)         1.384     5.975    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X23Y67         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     6.123 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_9/O
                         net (fo=1, routed)           0.176     6.299    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[3]_i_3
    SLICE_X23Y67         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.116     6.415 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[3]_i_8/O
                         net (fo=1, routed)           0.223     6.638    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[3]_0
    SLICE_X24Y68         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     6.738 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_3/O
                         net (fo=1, routed)           0.227     6.965    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[3]
    SLICE_X24Y62         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.062     7.027 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_1/O
                         net (fo=1, routed)           0.082     7.109    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83_n_1
    SLICE_X24Y62         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.964    14.393    ila_wfifo/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X24Y62         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/C
                         clock pessimism             -0.062    14.330    
                         clock uncertainty           -0.094    14.236    
    SLICE_X24Y62         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    14.263    ila_wfifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.248ns (9.620%)  route 2.330ns (90.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 14.441 - 10.000 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.227ns (routing 1.061ns, distribution 1.166ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.967ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.227     4.494    ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X25Y52         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.591 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=148, routed)         1.400     5.991    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X28Y58         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     6.142 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12/O
                         net (fo=16, routed)          0.930     7.072    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0
    SLICE_X29Y63         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.012    14.441    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X29Y63         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
                         clock pessimism             -0.062    14.378    
                         clock uncertainty           -0.094    14.284    
    SLICE_X29Y63         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    14.241    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  7.169    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.248ns (9.841%)  route 2.272ns (90.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 14.384 - 10.000 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.227ns (routing 1.061ns, distribution 1.166ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.967ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.227     4.494    ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X25Y52         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.591 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=148, routed)         1.400     5.991    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X28Y58         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     6.142 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12/O
                         net (fo=16, routed)          0.872     7.014    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0
    SLICE_X28Y64         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.955    14.384    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X28Y64         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
                         clock pessimism             -0.062    14.321    
                         clock uncertainty           -0.094    14.227    
    SLICE_X28Y64         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    14.184    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.768ns (31.398%)  route 1.678ns (68.602%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 14.384 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.280ns (routing 1.061ns, distribution 1.219ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.967ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.280     4.547    ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y58         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.643 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/Q
                         net (fo=10, routed)          0.433     5.076    ila_wfifo/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_daddr_o[9]
    SLICE_X26Y58         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.253 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/slaveRegDo_mux_2[15]_i_2/O
                         net (fo=6, routed)           0.229     5.482    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__1_0
    SLICE_X26Y59         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.598 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3/O
                         net (fo=1, routed)           0.065     5.663    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3_n_0
    SLICE_X26Y59         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.202     5.865 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__1/O
                         net (fo=2, routed)           0.315     6.180    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_dwe_r_reg
    SLICE_X26Y59         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     6.357 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6/O
                         net (fo=16, routed)          0.636     6.993    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0
    SLICE_X28Y64         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.955    14.384    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X28Y64         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
                         clock pessimism             -0.062    14.321    
                         clock uncertainty           -0.094    14.227    
    SLICE_X28Y64         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    14.184    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.768ns (31.398%)  route 1.678ns (68.602%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 14.384 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.280ns (routing 1.061ns, distribution 1.219ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.967ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.280     4.547    ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y58         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.643 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/Q
                         net (fo=10, routed)          0.433     5.076    ila_wfifo/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_daddr_o[9]
    SLICE_X26Y58         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     5.253 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/slaveRegDo_mux_2[15]_i_2/O
                         net (fo=6, routed)           0.229     5.482    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__1_0
    SLICE_X26Y59         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.598 f  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3/O
                         net (fo=1, routed)           0.065     5.663    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3_n_0
    SLICE_X26Y59         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.202     5.865 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__1/O
                         net (fo=2, routed)           0.315     6.180    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_dwe_r_reg
    SLICE_X26Y59         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     6.357 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6/O
                         net (fo=16, routed)          0.636     6.993    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0
    SLICE_X28Y64         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.955    14.384    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X28Y64         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
                         clock pessimism             -0.062    14.321    
                         clock uncertainty           -0.094    14.227    
    SLICE_X28Y64         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    14.184    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  7.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Net Delay (Source):      1.964ns (routing 0.967ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.061ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     1.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.964     4.393    ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X27Y43         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.466 r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.109     4.575    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CE
    SLICE_X29Y43         SRLC32E                                      r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.311     4.578    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X29Y43         SRLC32E                                      r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                         clock pessimism              0.006     4.584    
    SLICE_X29Y43         SRLC32E (Hold_A6LUT_SLICEM_CLK_CE)
                                                     -0.011     4.573    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           4.575    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Net Delay (Source):      1.964ns (routing 0.967ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.061ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     1.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.964     4.393    ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X27Y43         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.466 r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.109     4.575    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CE
    SLICE_X29Y43         SRL16E                                       r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.311     4.578    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X29Y43         SRL16E                                       r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                         clock pessimism              0.006     4.584    
    SLICE_X29Y43         SRL16E (Hold_A5LUT_SLICEM_CLK_CE)
                                                     -0.011     4.573    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           4.575    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Net Delay (Source):      1.964ns (routing 0.967ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.061ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     1.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.964     4.393    ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X27Y43         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.466 r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.109     4.575    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CE
    SLICE_X29Y43         SRLC32E                                      r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.311     4.578    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X29Y43         SRLC32E                                      r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.006     4.584    
    SLICE_X29Y43         SRLC32E (Hold_B6LUT_SLICEM_CLK_CE)
                                                     -0.011     4.573    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           4.575    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Net Delay (Source):      1.964ns (routing 0.967ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.061ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     1.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.964     4.393    ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X27Y43         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.466 r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.109     4.575    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CE
    SLICE_X29Y43         SRL16E                                       r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.311     4.578    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X29Y43         SRL16E                                       r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.006     4.584    
    SLICE_X29Y43         SRL16E (Hold_B5LUT_SLICEM_CLK_CE)
                                                     -0.011     4.573    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           4.575    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Net Delay (Source):      1.964ns (routing 0.967ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.061ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     1.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.964     4.393    ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X27Y43         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.466 r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.109     4.575    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CE
    SLICE_X29Y43         SRLC32E                                      r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.311     4.578    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X29Y43         SRLC32E                                      r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                         clock pessimism              0.006     4.584    
    SLICE_X29Y43         SRLC32E (Hold_C6LUT_SLICEM_CLK_CE)
                                                     -0.011     4.573    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           4.575    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Net Delay (Source):      1.964ns (routing 0.967ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.061ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     1.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.964     4.393    ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X27Y43         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.466 r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.109     4.575    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CE
    SLICE_X29Y43         SRL16E                                       r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.311     4.578    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X29Y43         SRL16E                                       r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism              0.006     4.584    
    SLICE_X29Y43         SRL16E (Hold_C5LUT_SLICEM_CLK_CE)
                                                     -0.011     4.573    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           4.575    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Net Delay (Source):      1.964ns (routing 0.967ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.061ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     1.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.964     4.393    ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X27Y43         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.466 r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.109     4.575    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CE
    SLICE_X29Y43         SRLC32E                                      r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.311     4.578    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X29Y43         SRLC32E                                      r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                         clock pessimism              0.006     4.584    
    SLICE_X29Y43         SRLC32E (Hold_D6LUT_SLICEM_CLK_CE)
                                                     -0.011     4.573    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           4.575    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.578ns
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Net Delay (Source):      1.964ns (routing 0.967ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.061ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     1.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.964     4.393    ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X27Y43         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.466 r  ila_rfifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.109     4.575    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CE
    SLICE_X29Y43         SRL16E                                       r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.311     4.578    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X29Y43         SRL16E                                       r  ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism              0.006     4.584    
    SLICE_X29Y43         SRL16E (Hold_D5LUT_SLICEM_CLK_CE)
                                                     -0.011     4.573    ila_rfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           4.575    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.149ns (67.727%)  route 0.071ns (32.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.480ns
    Source Clock Delay      (SCD):    4.391ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Net Delay (Source):      1.962ns (routing 0.967ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.061ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     1.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.962     4.391    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X18Y58         FDRE                                         r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y58         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.464 r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[23]/Q
                         net (fo=1, routed)           0.060     4.524    ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/input_data[23]
    SLICE_X18Y61         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.076     4.600 r  ila_wfifo/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[7]_i_1/O
                         net (fo=1, routed)           0.011     4.611    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/data_word_out[7]
    SLICE_X18Y61         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.213     4.480    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X18Y61         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/C
                         clock pessimism              0.062     4.543    
    SLICE_X18Y61         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     4.598    ila_wfifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.598    
                         arrival time                           4.611    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ila_wfifo/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_wfifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      1.124ns (routing 0.533ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.591ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.124     2.717    ila_wfifo/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X23Y53         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.756 r  ila_wfifo/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[0]/Q
                         net (fo=1, routed)           0.033     2.789    ila_wfifo/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg_n_19
    SLICE_X23Y53         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.269     2.657    ila_wfifo/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X23Y53         FDRE                                         r  ila_wfifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]/C
                         clock pessimism              0.065     2.723    
    SLICE_X23Y53         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.770    ila_wfifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fifo_pll/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y6   ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y15  ila_wfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y15  ila_wfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X4Y6   ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y14  ila_wfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y14  ila_wfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y32  ila_wfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y32  ila_wfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X3Y10  ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y7   ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X31Y36  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X31Y36  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X29Y30  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y31  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y31  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y31  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y31  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y31  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y31  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y31  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y29  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y29  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y29  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y29  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y29  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y29  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X34Y29  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X34Y29  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X29Y31  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X24Y60  ila_wfifo/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.120ns  (required time - arrival time)
  Source:                 ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.370ns (18.164%)  route 1.667ns (81.836%))
  Logic Levels:           2  (LUT2=1 SRLC16E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 17.625 - 13.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.916ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.836ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         2.036     4.308    ila_rfifo/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.401 r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.479     4.880    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X30Y34         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.059 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.429     5.488    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/A[2]
    SLICE_X31Y34         SRLC16E (Prop_D6LUT_SLICEM_A2_Q)
                                                      0.098     5.586 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/Q
                         net (fo=14, routed)          0.759     6.345    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/E[0]
    SLICE_X33Y31         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.858    17.625    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X33Y31         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/C
                         clock pessimism             -0.020    17.605    
                         clock uncertainty           -0.098    17.507    
    SLICE_X33Y31         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042    17.465    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]
  -------------------------------------------------------------------
                         required time                         17.465    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                 11.120    

Slack (MET) :             11.120ns  (required time - arrival time)
  Source:                 ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.370ns (18.164%)  route 1.667ns (81.836%))
  Logic Levels:           2  (LUT2=1 SRLC16E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 17.625 - 13.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.916ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.836ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         2.036     4.308    ila_rfifo/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.401 r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.479     4.880    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X30Y34         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.059 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.429     5.488    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/A[2]
    SLICE_X31Y34         SRLC16E (Prop_D6LUT_SLICEM_A2_Q)
                                                      0.098     5.586 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/Q
                         net (fo=14, routed)          0.759     6.345    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/E[0]
    SLICE_X33Y31         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.858    17.625    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X33Y31         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/C
                         clock pessimism             -0.020    17.605    
                         clock uncertainty           -0.098    17.507    
    SLICE_X33Y31         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    17.465    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]
  -------------------------------------------------------------------
                         required time                         17.465    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                 11.120    

Slack (MET) :             11.120ns  (required time - arrival time)
  Source:                 ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.370ns (18.164%)  route 1.667ns (81.836%))
  Logic Levels:           2  (LUT2=1 SRLC16E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 17.625 - 13.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.916ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.836ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         2.036     4.308    ila_rfifo/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.401 r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.479     4.880    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X30Y34         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.059 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.429     5.488    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/A[2]
    SLICE_X31Y34         SRLC16E (Prop_D6LUT_SLICEM_A2_Q)
                                                      0.098     5.586 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/Q
                         net (fo=14, routed)          0.759     6.345    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/E[0]
    SLICE_X33Y31         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.858    17.625    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X33Y31         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]/C
                         clock pessimism             -0.020    17.605    
                         clock uncertainty           -0.098    17.507    
    SLICE_X33Y31         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    17.465    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]
  -------------------------------------------------------------------
                         required time                         17.465    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                 11.120    

Slack (MET) :             11.120ns  (required time - arrival time)
  Source:                 ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.370ns (18.164%)  route 1.667ns (81.836%))
  Logic Levels:           2  (LUT2=1 SRLC16E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 17.625 - 13.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.916ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.836ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         2.036     4.308    ila_rfifo/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.401 r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.479     4.880    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X30Y34         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.059 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.429     5.488    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/A[2]
    SLICE_X31Y34         SRLC16E (Prop_D6LUT_SLICEM_A2_Q)
                                                      0.098     5.586 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/Q
                         net (fo=14, routed)          0.759     6.345    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/E[0]
    SLICE_X33Y31         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.858    17.625    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X33Y31         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
                         clock pessimism             -0.020    17.605    
                         clock uncertainty           -0.098    17.507    
    SLICE_X33Y31         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    17.465    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]
  -------------------------------------------------------------------
                         required time                         17.465    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                 11.120    

Slack (MET) :             11.145ns  (required time - arrival time)
  Source:                 ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.503ns (24.852%)  route 1.521ns (75.148%))
  Logic Levels:           4  (CARRY8=2 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 17.623 - 13.333 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.916ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.836ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         2.095     4.367    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X33Y30         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     4.463 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/Q
                         net (fo=5, routed)           0.648     5.111    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/I0
    SLICE_X34Y29         SRL16E (Prop_C5LUT_SLICEM_A0_Q)
                                                      0.169     5.280 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/Q
                         net (fo=1, routed)           0.341     5.621    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_2
    SLICE_X34Y30         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079     5.700 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     5.728    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X34Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.077     5.805 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.479     6.284    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/scnt_cmp_temp1
    SLICE_X31Y34         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.082     6.366 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_scnt_cmp_q_i_2/O
                         net (fo=1, routed)           0.025     6.391    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X31Y34         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.856    17.623    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X31Y34         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C
                         clock pessimism             -0.016    17.607    
                         clock uncertainty           -0.098    17.509    
    SLICE_X31Y34         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    17.536    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q
  -------------------------------------------------------------------
                         required time                         17.536    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                 11.145    

Slack (MET) :             11.192ns  (required time - arrival time)
  Source:                 ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.573ns (29.705%)  route 1.356ns (70.295%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 17.619 - 13.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.916ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.836ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         2.036     4.308    ila_rfifo/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.401 r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.479     4.880    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X30Y34         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.059 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.212     5.271    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X31Y34         SRLC32E (Prop_A6LUT_SLICEM_A[2]_Q)
                                                      0.100     5.371 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.132     5.503    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X31Y34         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     5.704 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[12]_i_1/O
                         net (fo=13, routed)          0.533     6.237    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X33Y30         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.852    17.619    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X33Y30         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism             -0.020    17.599    
                         clock uncertainty           -0.098    17.501    
    SLICE_X33Y30         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    17.429    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 11.192    

Slack (MET) :             11.192ns  (required time - arrival time)
  Source:                 ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.573ns (29.705%)  route 1.356ns (70.295%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 17.619 - 13.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.916ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.836ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         2.036     4.308    ila_rfifo/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.401 r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.479     4.880    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X30Y34         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.059 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.212     5.271    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X31Y34         SRLC32E (Prop_A6LUT_SLICEM_A[2]_Q)
                                                      0.100     5.371 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.132     5.503    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X31Y34         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     5.704 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[12]_i_1/O
                         net (fo=13, routed)          0.533     6.237    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X33Y30         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.852    17.619    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X33Y30         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
                         clock pessimism             -0.020    17.599    
                         clock uncertainty           -0.098    17.501    
    SLICE_X33Y30         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072    17.429    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 11.192    

Slack (MET) :             11.192ns  (required time - arrival time)
  Source:                 ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.573ns (29.705%)  route 1.356ns (70.295%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 17.619 - 13.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.916ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.836ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         2.036     4.308    ila_rfifo/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.401 r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.479     4.880    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X30Y34         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.059 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.212     5.271    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X31Y34         SRLC32E (Prop_A6LUT_SLICEM_A[2]_Q)
                                                      0.100     5.371 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.132     5.503    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X31Y34         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     5.704 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[12]_i_1/O
                         net (fo=13, routed)          0.533     6.237    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X33Y30         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.852    17.619    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X33Y30         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                         clock pessimism             -0.020    17.599    
                         clock uncertainty           -0.098    17.501    
    SLICE_X33Y30         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072    17.429    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 11.192    

Slack (MET) :             11.192ns  (required time - arrival time)
  Source:                 ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.573ns (29.705%)  route 1.356ns (70.295%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 17.619 - 13.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.916ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.836ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         2.036     4.308    ila_rfifo/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.401 r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.479     4.880    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X30Y34         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.059 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.212     5.271    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X31Y34         SRLC32E (Prop_A6LUT_SLICEM_A[2]_Q)
                                                      0.100     5.371 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.132     5.503    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X31Y34         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     5.704 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[12]_i_1/O
                         net (fo=13, routed)          0.533     6.237    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X33Y30         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.852    17.619    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X33Y30         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
                         clock pessimism             -0.020    17.599    
                         clock uncertainty           -0.098    17.501    
    SLICE_X33Y30         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072    17.429    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 11.192    

Slack (MET) :             11.196ns  (required time - arrival time)
  Source:                 ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.573ns (29.705%)  route 1.356ns (70.295%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 17.623 - 13.333 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.916ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.836ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         2.036     4.308    ila_rfifo/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X28Y36         FDRE                                         r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     4.401 r  ila_rfifo/inst/ila_core_inst/basic_trigger_reg/Q
                         net (fo=2, routed)           0.479     4.880    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/basic_trigger
    SLICE_X30Y34         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.059 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2/O
                         net (fo=19, routed)          0.212     5.271    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][0]
    SLICE_X31Y34         SRLC32E (Prop_A6LUT_SLICEM_A[2]_Q)
                                                      0.100     5.371 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.132     5.503    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X31Y34         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     5.704 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[12]_i_1/O
                         net (fo=13, routed)          0.533     6.237    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X33Y30         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.856    17.623    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X33Y30         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism             -0.020    17.603    
                         clock uncertainty           -0.098    17.505    
    SLICE_X33Y30         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    17.433    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 11.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 ila_rfifo/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.073ns (30.544%)  route 0.166ns (69.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.374ns
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      1.796ns (routing 0.836ns, distribution 0.960ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.916ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     1.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.410    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.434 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.796     4.230    ila_rfifo/inst/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X28Y35         FDSE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     4.303 r  ila_rfifo/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/Q
                         net (fo=58, routed)          0.166     4.469    ila_rfifo/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]
    SLICE_X29Y35         FDSE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         2.102     4.374    ila_rfifo/inst/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X29Y35         FDSE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/C
                         clock pessimism              0.020     4.394    
    SLICE_X29Y35         FDSE (Hold_EFF_SLICEM_C_D)
                                                      0.053     4.447    ila_rfifo/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.447    
                         arrival time                           4.469    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.073ns (40.332%)  route 0.108ns (59.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Net Delay (Source):      1.813ns (routing 0.836ns, distribution 0.977ns)
  Clock Net Delay (Destination): 2.046ns (routing 0.916ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     0.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     1.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     1.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232     2.410    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.434 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.813     4.247    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X23Y48         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.320 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.108     4.428    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X24Y47         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         2.046     4.318    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X24Y47         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.023     4.341    
    SLICE_X24Y47         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     4.396    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.095%)  route 0.065ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Net Delay (Source):      1.026ns (routing 0.461ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.512ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.026     2.622    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y42         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.662 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=5, routed)           0.065     2.727    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X21Y43         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.162     2.554    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y43         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.089     2.643    
    SLICE_X21Y43         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.690    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 read_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            read_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Net Delay (Source):      1.031ns (routing 0.461ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.512ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.031     2.627    clk_75M
    SLICE_X22Y47         FDCE                                         r  read_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.666 r  read_state_reg[1]/Q
                         net (fo=3, routed)           0.025     2.691    read_state[1]
    SLICE_X22Y47         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.706 r  read_state[1]_i_1/O
                         net (fo=1, routed)           0.015     2.721    read_state[1]_i_1_n_0
    SLICE_X22Y47         FDCE                                         r  read_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.164     2.556    clk_75M
    SLICE_X22Y47         FDCE                                         r  read_state_reg[1]/C
                         clock pessimism              0.076     2.633    
    SLICE_X22Y47         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.679    read_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Net Delay (Source):      1.050ns (routing 0.461ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.512ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.050     2.646    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X32Y32         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.685 r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[12]/Q
                         net (fo=8, routed)           0.079     2.764    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/wcnt[12]
    SLICE_X32Y34         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.198     2.590    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X32Y34         FDRE                                         r  ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[12]/C
                         clock pessimism              0.084     2.675    
    SLICE_X32Y34         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.721    ila_rfifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    -0.111ns
  Clock Net Delay (Source):      1.073ns (routing 0.461ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.512ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.073     2.669    ila_rfifo/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y43         FDRE                                         r  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.709 r  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[8][9]/Q
                         net (fo=2, routed)           0.104     2.813    ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[7]
    RAMB36_X3Y8          RAMB36E2                                     r  ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.271     2.663    ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X3Y8          RAMB36E2                                     r  ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.111     2.774    
    RAMB36_X3Y8          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.005     2.769    ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Net Delay (Source):      1.035ns (routing 0.461ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.512ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.035     2.631    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.670 r  rcnt_reg[5]/Q
                         net (fo=2, routed)           0.028     2.698    rcnt_reg_n_0_[5]
    SLICE_X22Y48         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     2.712 r  rcnt[5]_i_1/O
                         net (fo=1, routed)           0.017     2.729    rcnt[5]
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.169     2.561    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[5]/C
                         clock pessimism              0.075     2.637    
    SLICE_X22Y48         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.683    rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Net Delay (Source):      1.031ns (routing 0.461ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.512ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.031     2.627    clk_75M
    SLICE_X22Y47         FDCE                                         r  rcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.666 r  rcnt_reg[7]/Q
                         net (fo=3, routed)           0.028     2.694    rcnt_reg_n_0_[7]
    SLICE_X22Y47         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     2.708 r  rcnt[7]_i_1/O
                         net (fo=1, routed)           0.017     2.725    rcnt[7]
    SLICE_X22Y47         FDCE                                         r  rcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.164     2.556    clk_75M
    SLICE_X22Y47         FDCE                                         r  rcnt_reg[7]/C
                         clock pessimism              0.076     2.633    
    SLICE_X22Y47         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.679    rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.059ns (59.596%)  route 0.040ns (40.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Net Delay (Source):      1.037ns (routing 0.461ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.512ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.037     2.633    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y44         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.672 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.034     2.706    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X21Y44         LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     2.726 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.006     2.732    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__0[4]
    SLICE_X21Y44         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.172     2.564    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y44         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.074     2.639    
    SLICE_X21Y44         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.686    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.175%)  route 0.110ns (73.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    -0.111ns
  Clock Net Delay (Source):      1.072ns (routing 0.461ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.512ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.072     2.668    ila_rfifo/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y43         FDRE                                         r  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.707 r  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[8][7]/Q
                         net (fo=2, routed)           0.110     2.817    ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[5]
    RAMB36_X3Y8          RAMB36E2                                     r  ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.271     2.663    ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X3Y8          RAMB36E2                                     r  ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.111     2.774    
    RAMB36_X3Y8          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.005     2.769    ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { fifo_pll/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         13.333      11.783     RAMB36_X3Y6   ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         13.333      11.783     RAMB18_X2Y18  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         13.333      11.783     RAMB36_X4Y6   ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         13.333      11.783     RAMB18_X3Y10  ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         13.333      11.783     RAMB36_X3Y7   ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         13.333      11.783     RAMB36_X4Y7   ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         13.333      11.783     RAMB36_X3Y8   ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         13.333      11.783     RAMB36_X4Y8   ila_rfifo/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         13.333      11.834     BUFGCE_X0Y14  fifo_pll/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         13.333      12.083     MMCM_X0Y0     fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X24Y47  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X31Y38  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X31Y38  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X31Y38  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X31Y38  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X31Y38  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X31Y38  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X31Y38  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X31Y38  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X31Y38  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X34Y43  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X34Y43  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X34Y43  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X34Y43  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X34Y43  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X34Y43  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X34Y43  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X31Y38  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X31Y38  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         6.667       6.094      SLICE_X31Y38  ila_rfifo/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       16.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.341ns (17.807%)  route 1.574ns (82.193%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.211ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.872ns (routing 0.001ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.872     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     6.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.715     7.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X34Y94         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.126     7.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1/O
                         net (fo=4, routed)           0.304     7.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1_n_0
    SLICE_X34Y94         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     7.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.555     8.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             19.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.252ns  (logic 5.490ns (75.703%)  route 1.762ns (24.297%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 51.940 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.780ns (routing 0.001ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.683    30.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X34Y89         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    30.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.568    31.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y67         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116    31.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272    31.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y68         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    32.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.239    32.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.780    51.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    51.940    
                         clock uncertainty           -0.235    51.705    
    SLICE_X32Y69         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.072    51.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         51.633    
                         arrival time                         -32.252    
  -------------------------------------------------------------------
                         slack                                 19.381    

Slack (MET) :             19.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.252ns  (logic 5.490ns (75.703%)  route 1.762ns (24.297%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 51.940 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.780ns (routing 0.001ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.683    30.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X34Y89         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    30.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.568    31.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y67         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116    31.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272    31.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y68         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    32.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.239    32.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.780    51.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    51.940    
                         clock uncertainty           -0.235    51.705    
    SLICE_X32Y69         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072    51.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         51.633    
                         arrival time                         -32.252    
  -------------------------------------------------------------------
                         slack                                 19.381    

Slack (MET) :             19.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.252ns  (logic 5.490ns (75.703%)  route 1.762ns (24.297%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 51.940 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.780ns (routing 0.001ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.683    30.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X34Y89         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    30.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.568    31.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y67         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116    31.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272    31.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y68         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    32.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.239    32.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.780    51.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    51.940    
                         clock uncertainty           -0.235    51.705    
    SLICE_X32Y69         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.072    51.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         51.633    
                         arrival time                         -32.252    
  -------------------------------------------------------------------
                         slack                                 19.381    

Slack (MET) :             19.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.252ns  (logic 5.490ns (75.703%)  route 1.762ns (24.297%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 51.940 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.780ns (routing 0.001ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.683    30.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X34Y89         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    30.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.568    31.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y67         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116    31.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272    31.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y68         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    32.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.239    32.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.780    51.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    51.940    
                         clock uncertainty           -0.235    51.705    
    SLICE_X32Y69         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072    51.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         51.633    
                         arrival time                         -32.252    
  -------------------------------------------------------------------
                         slack                                 19.381    

Slack (MET) :             19.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.252ns  (logic 5.490ns (75.703%)  route 1.762ns (24.297%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 51.940 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.780ns (routing 0.001ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.683    30.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X34Y89         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    30.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.568    31.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y67         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116    31.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272    31.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y68         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    32.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.239    32.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.780    51.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    51.940    
                         clock uncertainty           -0.235    51.705    
    SLICE_X32Y69         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.072    51.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         51.633    
                         arrival time                         -32.252    
  -------------------------------------------------------------------
                         slack                                 19.381    

Slack (MET) :             19.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.252ns  (logic 5.490ns (75.703%)  route 1.762ns (24.297%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 51.940 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.780ns (routing 0.001ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.683    30.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X34Y89         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    30.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.568    31.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X33Y67         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116    31.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272    31.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X32Y68         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174    32.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.239    32.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.780    51.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    51.940    
                         clock uncertainty           -0.235    51.705    
    SLICE_X32Y69         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    51.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         51.633    
                         arrival time                         -32.252    
  -------------------------------------------------------------------
                         slack                                 19.381    

Slack (MET) :             19.617ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.020ns  (logic 5.379ns (76.624%)  route 1.641ns (23.376%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 51.944 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.784ns (routing 0.001ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.683    30.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X34Y89         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    30.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.586    31.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    31.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.372    32.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X33Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.784    51.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.000    51.944    
                         clock uncertainty           -0.235    51.709    
    SLICE_X33Y66         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    51.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         51.637    
                         arrival time                         -32.020    
  -------------------------------------------------------------------
                         slack                                 19.617    

Slack (MET) :             19.617ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.020ns  (logic 5.379ns (76.624%)  route 1.641ns (23.376%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 51.944 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.784ns (routing 0.001ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.683    30.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X34Y89         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    30.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.586    31.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    31.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.372    32.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X33Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.784    51.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.000    51.944    
                         clock uncertainty           -0.235    51.709    
    SLICE_X33Y66         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    51.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         51.637    
                         arrival time                         -32.020    
  -------------------------------------------------------------------
                         slack                                 19.617    

Slack (MET) :             19.617ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.020ns  (logic 5.379ns (76.624%)  route 1.641ns (23.376%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 51.944 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.784ns (routing 0.001ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.683    30.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X34Y89         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100    30.883 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.586    31.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X33Y67         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    31.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.372    32.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X33Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.784    51.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.000    51.944    
                         clock uncertainty           -0.235    51.709    
    SLICE_X33Y66         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    51.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         51.637    
                         arrival time                         -32.020    
  -------------------------------------------------------------------
                         slack                                 19.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.508ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    4.063ns
  Clock Net Delay (Source):      0.462ns (routing 0.000ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.526ns (routing 0.001ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.462     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X33Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X33Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.526     5.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X33Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.063     1.445    
    SLICE_X33Y69         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.346ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.001ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.844     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.182     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.007     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -4.209     2.137    
    SLICE_X28Y61         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.096     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.346ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.001ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.844     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.182     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.007     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -4.209     2.137    
    SLICE_X28Y61         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.096     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.346ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.001ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.844     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.182     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.007     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -4.209     2.137    
    SLICE_X28Y61         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.096     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.346ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.001ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.844     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.182     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.007     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -4.209     2.137    
    SLICE_X28Y61         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.096     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.346ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.001ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.844     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.182     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.007     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism             -4.209     2.137    
    SLICE_X28Y61         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.096     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.346ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.001ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.844     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.182     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.007     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism             -4.209     2.137    
    SLICE_X28Y61         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.096     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.346ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.001ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.844     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.182     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.007     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism             -4.209     2.137    
    SLICE_X28Y61         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.096     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.346ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.001ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.844     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.182     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.007     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
                         clock pessimism             -4.209     2.137    
    SLICE_X28Y61         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.096     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.071ns (28.063%)  route 0.182ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.346ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    4.209ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.001ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.844     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.182     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         1.007     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X28Y61         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
                         clock pessimism             -4.209     2.137    
    SLICE_X28Y61         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.096     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         50.000      48.501     BUFGCE_X0Y26  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         50.000      48.854     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMH/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         50.000      48.854     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMH_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMH/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMH_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMH/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y60  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMH_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X28Y61  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.940ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.940ns  (required time - arrival time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.420ns  (logic 0.096ns (22.857%)  route 0.324ns (77.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44                                      0.000     0.000 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X18Y44         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.324     0.420    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X18Y44         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X18Y44         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027    13.360    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                 12.940    

Slack (MET) :             12.946ns  (required time - arrival time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.414ns  (logic 0.096ns (23.188%)  route 0.318ns (76.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48                                      0.000     0.000 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X20Y48         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.318     0.414    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X20Y48         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X20Y48         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    13.360    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 12.946    

Slack (MET) :             12.960ns  (required time - arrival time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.400ns  (logic 0.096ns (24.000%)  route 0.304ns (76.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45                                      0.000     0.000 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X19Y45         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.304     0.400    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X19Y45         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X19Y45         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    13.360    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                 12.960    

Slack (MET) :             12.967ns  (required time - arrival time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.393ns  (logic 0.095ns (24.173%)  route 0.298ns (75.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46                                      0.000     0.000 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X19Y46         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.298     0.393    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X19Y46         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X19Y46         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    13.360    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                 12.967    

Slack (MET) :             12.968ns  (required time - arrival time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.392ns  (logic 0.098ns (25.000%)  route 0.294ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44                                      0.000     0.000 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X18Y44         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.294     0.392    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X18Y44         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X18Y44         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    13.360    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                 12.968    

Slack (MET) :             12.980ns  (required time - arrival time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.380ns  (logic 0.098ns (25.789%)  route 0.282ns (74.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45                                      0.000     0.000 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X19Y45         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.282     0.380    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X19Y45         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X19Y45         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    13.360    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                 12.980    

Slack (MET) :             13.002ns  (required time - arrival time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.358ns  (logic 0.096ns (26.816%)  route 0.262ns (73.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46                                      0.000     0.000 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X19Y46         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.262     0.358    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X19Y47         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X19Y47         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    13.360    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                 13.002    

Slack (MET) :             13.016ns  (required time - arrival time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.344ns  (logic 0.093ns (27.035%)  route 0.251ns (72.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46                                      0.000     0.000 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X19Y46         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.251     0.344    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X19Y46         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X19Y46         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    13.360    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                 13.016    

Slack (MET) :             13.035ns  (required time - arrival time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.325ns  (logic 0.098ns (30.154%)  route 0.227ns (69.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48                                      0.000     0.000 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X20Y48         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.227     0.325    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X20Y48         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X20Y48         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    13.360    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                 13.035    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.576ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.576ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.451ns  (logic 0.097ns (21.508%)  route 0.354ns (78.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X27Y60         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.354     0.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X27Y59         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                 49.576    

Slack (MET) :             49.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.432ns  (logic 0.095ns (21.991%)  route 0.337ns (78.009%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X31Y60         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.337     0.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X31Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X31Y59         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                 49.595    

Slack (MET) :             49.627ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.400ns  (logic 0.093ns (23.250%)  route 0.307ns (76.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y61         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.307     0.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X31Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X31Y59         FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                 49.627    

Slack (MET) :             49.637ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.390ns  (logic 0.096ns (24.615%)  route 0.294ns (75.385%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X27Y60         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.294     0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X27Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X27Y60         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 49.637    

Slack (MET) :             49.641ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.386ns  (logic 0.094ns (24.352%)  route 0.292ns (75.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y61         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.292     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X30Y59         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                 49.641    

Slack (MET) :             49.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.377ns  (logic 0.094ns (24.934%)  route 0.283ns (75.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X31Y60         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.283     0.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X30Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X30Y59         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                 49.650    

Slack (MET) :             49.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.331ns  (logic 0.096ns (29.003%)  route 0.235ns (70.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X27Y60         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.235     0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X27Y59         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                 49.696    

Slack (MET) :             49.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.324ns  (logic 0.097ns (29.938%)  route 0.227ns (70.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X27Y60         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.227     0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X27Y59         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 49.703    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 write_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.559ns  (logic 0.357ns (22.899%)  route 1.202ns (77.101%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 17.580 - 13.333 ) 
    Source Clock Delay      (SCD):    4.481ns = ( 14.481 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.214ns (routing 1.061ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.836ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279    11.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    11.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    11.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211    11.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028    11.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571    12.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106    11.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    12.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.214    14.481    clk_100M
    SLICE_X21Y49         FDCE                                         r  write_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096    14.577 f  write_state_reg[1]/Q
                         net (fo=16, routed)          0.734    15.311    sel0[9]
    SLICE_X21Y48         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148    15.459 r  wcnt[7]_i_2/O
                         net (fo=4, routed)           0.409    15.868    wcnt[7]_i_2_n_0
    SLICE_X22Y48         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    15.981 r  rcnt[5]_i_1/O
                         net (fo=1, routed)           0.059    16.040    rcnt[5]
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.813    17.580    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[5]/C
                         clock pessimism             -0.194    17.386    
                         clock uncertainty           -0.218    17.168    
    SLICE_X22Y48         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027    17.195    rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.195    
                         arrival time                         -16.040    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 write_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.483ns  (logic 0.283ns (19.083%)  route 1.200ns (80.917%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 17.580 - 13.333 ) 
    Source Clock Delay      (SCD):    4.481ns = ( 14.481 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.214ns (routing 1.061ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.836ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279    11.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    11.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    11.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211    11.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028    11.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571    12.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106    11.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    12.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.214    14.481    clk_100M
    SLICE_X21Y49         FDCE                                         r  write_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096    14.577 f  write_state_reg[1]/Q
                         net (fo=16, routed)          0.734    15.311    sel0[9]
    SLICE_X21Y48         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148    15.459 r  wcnt[7]_i_2/O
                         net (fo=4, routed)           0.408    15.867    wcnt[7]_i_2_n_0
    SLICE_X22Y48         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039    15.906 r  rcnt[4]_i_1/O
                         net (fo=1, routed)           0.058    15.964    rcnt[4]
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.813    17.580    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[4]/C
                         clock pessimism             -0.194    17.386    
                         clock uncertainty           -0.218    17.168    
    SLICE_X22Y48         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    17.195    rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.195    
                         arrival time                         -15.964    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 write_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.249ns  (logic 0.269ns (21.537%)  route 0.980ns (78.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 17.580 - 13.333 ) 
    Source Clock Delay      (SCD):    4.481ns = ( 14.481 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.214ns (routing 1.061ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.836ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279    11.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    11.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    11.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211    11.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028    11.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571    12.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106    11.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    12.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.214    14.481    clk_100M
    SLICE_X21Y49         FDCE                                         r  write_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096    14.577 f  write_state_reg[1]/Q
                         net (fo=16, routed)          0.954    15.531    sel0[9]
    SLICE_X22Y48         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173    15.704 r  rcnt[0]_i_1/O
                         net (fo=1, routed)           0.026    15.730    rcnt[0]
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.813    17.580    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[0]/C
                         clock pessimism             -0.194    17.386    
                         clock uncertainty           -0.218    17.168    
    SLICE_X22Y48         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    17.195    rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.195    
                         arrival time                         -15.730    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 write_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.247ns  (logic 0.225ns (18.043%)  route 1.022ns (81.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 17.584 - 13.333 ) 
    Source Clock Delay      (SCD):    4.481ns = ( 14.481 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.214ns (routing 1.061ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.836ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279    11.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    11.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    11.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211    11.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028    11.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571    12.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106    11.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    12.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.214    14.481    clk_100M
    SLICE_X21Y49         FDCE                                         r  write_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096    14.577 f  write_state_reg[1]/Q
                         net (fo=16, routed)          0.995    15.572    sel0[9]
    SLICE_X22Y48         LUT5 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.129    15.701 r  rcnt[2]_i_1/O
                         net (fo=1, routed)           0.027    15.728    rcnt[2]
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.817    17.584    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[2]/C
                         clock pessimism             -0.194    17.390    
                         clock uncertainty           -0.218    17.172    
    SLICE_X22Y48         FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.027    17.199    rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.199    
                         arrival time                         -15.728    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 write_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.234ns  (logic 0.270ns (21.880%)  route 0.964ns (78.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 17.574 - 13.333 ) 
    Source Clock Delay      (SCD):    4.481ns = ( 14.481 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.214ns (routing 1.061ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.836ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279    11.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    11.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    11.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211    11.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028    11.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571    12.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106    11.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    12.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.214    14.481    clk_100M
    SLICE_X21Y49         FDCE                                         r  write_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096    14.577 f  write_state_reg[1]/Q
                         net (fo=16, routed)          0.906    15.483    sel0[9]
    SLICE_X22Y47         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174    15.657 r  rcnt[6]_i_1/O
                         net (fo=1, routed)           0.058    15.715    rcnt[6]
    SLICE_X22Y47         FDCE                                         r  rcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.807    17.574    clk_75M
    SLICE_X22Y47         FDCE                                         r  rcnt_reg[6]/C
                         clock pessimism             -0.194    17.380    
                         clock uncertainty           -0.218    17.162    
    SLICE_X22Y47         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    17.189    rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         17.189    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 write_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.206ns  (logic 0.217ns (17.993%)  route 0.989ns (82.007%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 17.584 - 13.333 ) 
    Source Clock Delay      (SCD):    4.481ns = ( 14.481 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.214ns (routing 1.061ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.836ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279    11.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    11.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    11.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211    11.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028    11.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571    12.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106    11.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    12.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.214    14.481    clk_100M
    SLICE_X21Y49         FDPE                                         r  write_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    14.577 r  write_state_reg[0]/Q
                         net (fo=16, routed)          0.966    15.543    sel0[8]
    SLICE_X22Y48         LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.121    15.664 r  rcnt[1]_i_1/O
                         net (fo=1, routed)           0.023    15.687    rcnt[1]
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.817    17.584    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[1]/C
                         clock pessimism             -0.194    17.390    
                         clock uncertainty           -0.218    17.172    
    SLICE_X22Y48         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    17.199    rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.199    
                         arrival time                         -15.687    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 write_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.177ns  (logic 0.244ns (20.731%)  route 0.933ns (79.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 17.574 - 13.333 ) 
    Source Clock Delay      (SCD):    4.481ns = ( 14.481 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.214ns (routing 1.061ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.836ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279    11.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    11.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    11.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211    11.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028    11.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571    12.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106    11.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    12.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.214    14.481    clk_100M
    SLICE_X21Y49         FDPE                                         r  write_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    14.577 r  write_state_reg[0]/Q
                         net (fo=16, routed)          0.874    15.451    sel0[8]
    SLICE_X22Y47         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148    15.599 r  rcnt[7]_i_1/O
                         net (fo=1, routed)           0.059    15.658    rcnt[7]
    SLICE_X22Y47         FDCE                                         r  rcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.807    17.574    clk_75M
    SLICE_X22Y47         FDCE                                         r  rcnt_reg[7]/C
                         clock pessimism             -0.194    17.380    
                         clock uncertainty           -0.218    17.162    
    SLICE_X22Y47         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027    17.189    rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.189    
                         arrival time                         -15.658    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 write_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.175ns  (logic 0.196ns (16.681%)  route 0.979ns (83.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 17.580 - 13.333 ) 
    Source Clock Delay      (SCD):    4.481ns = ( 14.481 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.214ns (routing 1.061ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.836ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279    11.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    11.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    11.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211    11.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028    11.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571    12.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106    11.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    12.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    12.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.214    14.481    clk_100M
    SLICE_X21Y49         FDPE                                         r  write_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    14.577 r  write_state_reg[0]/Q
                         net (fo=16, routed)          0.921    15.498    sel0[8]
    SLICE_X22Y48         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100    15.598 r  rcnt[3]_i_1/O
                         net (fo=1, routed)           0.058    15.656    rcnt[3]
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    AB11                                              0.000    13.333 r  clk (IN)
                         net (fo=0)                   0.000    13.333    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    14.160 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.160    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    14.160 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    14.335    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    14.359 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    14.867    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    15.511 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    15.743    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.767 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.813    17.580    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[3]/C
                         clock pessimism             -0.194    17.386    
                         clock uncertainty           -0.218    17.168    
    SLICE_X22Y48         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.027    17.195    rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.195    
                         arrival time                         -15.656    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             9.586ns  (required time - arrival time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.441ns  (logic 0.095ns (21.542%)  route 0.346ns (78.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47                                      0.000     0.000 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X19Y47         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.346     0.441    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X20Y44         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y44         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.027    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  9.586    

Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.429ns  (logic 0.093ns (21.678%)  route 0.336ns (78.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43                                      0.000     0.000 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X20Y43         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.336     0.429    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X20Y43         FDRE                                         r  fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y43         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  9.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 write_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.060ns (12.712%)  route 0.412ns (87.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.117ns (routing 0.533ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.512ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.117     2.710    clk_100M
    SLICE_X21Y49         FDPE                                         r  write_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.749 r  write_state_reg[0]/Q
                         net (fo=16, routed)          0.405     3.154    sel0[8]
    SLICE_X22Y48         LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.021     3.175 r  rcnt[2]_i_1/O
                         net (fo=1, routed)           0.007     3.182    rcnt[2]
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.173     2.565    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[2]/C
                         clock pessimism              0.226     2.792    
                         clock uncertainty            0.218     3.009    
    SLICE_X22Y48         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     3.056    rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 write_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.061ns (12.869%)  route 0.413ns (87.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.117ns (routing 0.533ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.512ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.117     2.710    clk_100M
    SLICE_X21Y49         FDCE                                         r  write_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.749 f  write_state_reg[1]/Q
                         net (fo=16, routed)          0.396     3.145    sel0[9]
    SLICE_X22Y47         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     3.167 r  rcnt[7]_i_1/O
                         net (fo=1, routed)           0.017     3.184    rcnt[7]
    SLICE_X22Y47         FDCE                                         r  rcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.164     2.556    clk_75M
    SLICE_X22Y47         FDCE                                         r  rcnt_reg[7]/C
                         clock pessimism              0.226     2.783    
                         clock uncertainty            0.218     3.000    
    SLICE_X22Y47         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.046    rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.046    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 write_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.072ns (14.907%)  route 0.411ns (85.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.117ns (routing 0.533ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.512ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.117     2.710    clk_100M
    SLICE_X21Y49         FDPE                                         r  write_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.749 r  write_state_reg[0]/Q
                         net (fo=16, routed)          0.404     3.153    sel0[8]
    SLICE_X22Y48         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.033     3.186 r  rcnt[0]_i_1/O
                         net (fo=1, routed)           0.007     3.193    rcnt[0]
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.169     2.561    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[0]/C
                         clock pessimism              0.226     2.788    
                         clock uncertainty            0.218     3.005    
    SLICE_X22Y48         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.052    rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.052    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 write_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.061ns (12.373%)  route 0.432ns (87.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.117ns (routing 0.533ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.512ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.117     2.710    clk_100M
    SLICE_X21Y49         FDCE                                         r  write_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.749 f  write_state_reg[1]/Q
                         net (fo=16, routed)          0.416     3.165    sel0[9]
    SLICE_X22Y48         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     3.187 r  rcnt[3]_i_1/O
                         net (fo=1, routed)           0.016     3.203    rcnt[3]
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.169     2.561    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[3]/C
                         clock pessimism              0.226     2.788    
                         clock uncertainty            0.218     3.005    
    SLICE_X22Y48         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     3.051    rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 write_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.089ns (18.126%)  route 0.402ns (81.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.117ns (routing 0.533ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.512ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.117     2.710    clk_100M
    SLICE_X21Y49         FDPE                                         r  write_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.749 r  write_state_reg[0]/Q
                         net (fo=16, routed)          0.386     3.135    sel0[8]
    SLICE_X22Y47         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.185 r  rcnt[6]_i_1/O
                         net (fo=1, routed)           0.016     3.201    rcnt[6]
    SLICE_X22Y47         FDCE                                         r  rcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.164     2.556    clk_75M
    SLICE_X22Y47         FDCE                                         r  rcnt_reg[6]/C
                         clock pessimism              0.226     2.783    
                         clock uncertainty            0.218     3.000    
    SLICE_X22Y47         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.046    rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.046    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 write_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.071ns (14.087%)  route 0.433ns (85.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.117ns (routing 0.533ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.512ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.117     2.710    clk_100M
    SLICE_X21Y49         FDPE                                         r  write_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.749 r  write_state_reg[0]/Q
                         net (fo=16, routed)          0.427     3.176    sel0[8]
    SLICE_X22Y48         LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.032     3.208 r  rcnt[1]_i_1/O
                         net (fo=1, routed)           0.006     3.214    rcnt[1]
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.173     2.565    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[1]/C
                         clock pessimism              0.226     2.792    
                         clock uncertainty            0.218     3.009    
    SLICE_X22Y48         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.056    rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 write_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.093ns (15.789%)  route 0.496ns (84.211%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.117ns (routing 0.533ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.512ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.117     2.710    clk_100M
    SLICE_X21Y49         FDPE                                         r  write_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.749 r  write_state_reg[0]/Q
                         net (fo=16, routed)          0.295     3.044    sel0[8]
    SLICE_X21Y48         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     3.084 r  wcnt[7]_i_2/O
                         net (fo=4, routed)           0.185     3.269    wcnt[7]_i_2_n_0
    SLICE_X22Y48         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     3.283 r  rcnt[4]_i_1/O
                         net (fo=1, routed)           0.016     3.299    rcnt[4]
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.169     2.561    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[4]/C
                         clock pessimism              0.226     2.788    
                         clock uncertainty            0.218     3.005    
    SLICE_X22Y48         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.051    rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 write_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.119ns (19.287%)  route 0.498ns (80.713%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.117ns (routing 0.533ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.512ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.117     2.710    clk_100M
    SLICE_X21Y49         FDPE                                         r  write_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.749 r  write_state_reg[0]/Q
                         net (fo=16, routed)          0.295     3.044    sel0[8]
    SLICE_X21Y48         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     3.084 r  wcnt[7]_i_2/O
                         net (fo=4, routed)           0.186     3.270    wcnt[7]_i_2_n_0
    SLICE_X22Y48         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     3.310 r  rcnt[5]_i_1/O
                         net (fo=1, routed)           0.017     3.327    rcnt[5]
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    fifo_pll/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  fifo_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=428, routed)         1.169     2.561    clk_75M
    SLICE_X22Y48         FDCE                                         r  rcnt_reg[5]/C
                         clock pessimism              0.226     2.788    
                         clock uncertainty            0.218     3.005    
    SLICE_X22Y48         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.051    rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.275    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.552ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.475ns  (logic 0.094ns (19.789%)  route 0.381ns (80.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X31Y59         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.381     0.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X31Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y61         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.404ns  (logic 0.095ns (23.515%)  route 0.309ns (76.485%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X31Y59         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.309     0.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X31Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y61         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.398ns  (logic 0.096ns (24.121%)  route 0.302ns (75.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X27Y59         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.302     0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X27Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y61         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  9.629    

Slack (MET) :             9.640ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.387ns  (logic 0.096ns (24.806%)  route 0.291ns (75.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X27Y59         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.291     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X27Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y60         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  9.640    

Slack (MET) :             9.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.350ns  (logic 0.096ns (27.429%)  route 0.254ns (72.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X31Y59         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.254     0.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y60         FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  9.677    

Slack (MET) :             9.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.291ns  (logic 0.094ns (32.302%)  route 0.197ns (67.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y59         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.197     0.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X31Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y60         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  9.736    

Slack (MET) :             9.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.280ns  (logic 0.099ns (35.357%)  route 0.181ns (64.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X27Y59         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.181     0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X27Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y61         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  9.747    

Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.268ns  (logic 0.098ns (36.567%)  route 0.170ns (63.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X27Y60         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.170     0.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X27Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y61         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  9.759    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.096ns (10.105%)  route 0.854ns (89.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 1.061ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.967ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.290     4.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     4.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.854     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.033    14.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.062    14.399    
                         clock uncertainty           -0.094    14.305    
    SLICE_X32Y57         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    14.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.096ns (10.105%)  route 0.854ns (89.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 1.061ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.967ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.290     4.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     4.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.854     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.033    14.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.062    14.399    
                         clock uncertainty           -0.094    14.305    
    SLICE_X32Y57         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    14.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.096ns (10.105%)  route 0.854ns (89.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 1.061ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.967ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.290     4.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     4.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.854     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.033    14.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.062    14.399    
                         clock uncertainty           -0.094    14.305    
    SLICE_X32Y57         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    14.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.096ns (10.105%)  route 0.854ns (89.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 1.061ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.967ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.290     4.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     4.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.854     5.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.033    14.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.062    14.399    
                         clock uncertainty           -0.094    14.305    
    SLICE_X32Y57         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    14.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.096ns (12.198%)  route 0.691ns (87.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 14.434 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 1.061ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.967ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.290     4.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     4.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.691     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.005    14.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.007    14.427    
                         clock uncertainty           -0.094    14.333    
    SLICE_X32Y61         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    14.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.096ns (12.198%)  route 0.691ns (87.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 14.434 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 1.061ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.005ns (routing 0.967ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.290     4.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     4.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.691     5.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.005    14.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.007    14.427    
                         clock uncertainty           -0.094    14.333    
    SLICE_X32Y61         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    14.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.096ns (12.715%)  route 0.659ns (87.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 14.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 1.061ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.046ns (routing 0.967ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.290     4.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     4.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.659     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.046    14.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.062    14.412    
                         clock uncertainty           -0.094    14.318    
    SLICE_X34Y57         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    14.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  8.934    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.096ns (12.715%)  route 0.659ns (87.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 14.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 1.061ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.046ns (routing 0.967ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.290     4.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     4.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.659     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.046    14.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.062    14.412    
                         clock uncertainty           -0.094    14.318    
    SLICE_X34Y57         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.072    14.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  8.934    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.096ns (12.715%)  route 0.659ns (87.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 14.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 1.061ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.046ns (routing 0.967ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.290     4.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     4.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.659     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.046    14.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.062    14.412    
                         clock uncertainty           -0.094    14.318    
    SLICE_X34Y57         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    14.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  8.934    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.096ns (12.715%)  route 0.659ns (87.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 14.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    -0.062ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 1.061ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.046ns (routing 0.967ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.290     4.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     4.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.659     5.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.178 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    12.405    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.429 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        2.046    14.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.062    14.412    
                         clock uncertainty           -0.094    14.318    
    SLICE_X34Y57         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    14.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  8.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Net Delay (Source):      1.152ns (routing 0.533ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.591ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.152     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.144     2.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.309     2.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.143     2.841    
    SLICE_X33Y59         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Net Delay (Source):      1.152ns (routing 0.533ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.591ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.152     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.144     2.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.305     2.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.143     2.837    
    SLICE_X33Y59         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.817    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Net Delay (Source):      1.152ns (routing 0.533ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.591ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.152     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.144     2.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.305     2.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/C
                         clock pessimism              0.143     2.837    
    SLICE_X33Y59         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.817    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.039ns (21.667%)  route 0.141ns (78.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.159ns (routing 0.533ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.591ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.159     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y58         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.141     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X32Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.310     2.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.106     2.805    
    SLICE_X32Y58         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.039ns (21.667%)  route 0.141ns (78.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.159ns (routing 0.533ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.591ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.159     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y58         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.141     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X32Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.310     2.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X32Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.106     2.805    
    SLICE_X32Y58         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.039ns (16.318%)  route 0.200ns (83.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Net Delay (Source):      1.152ns (routing 0.533ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.591ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.152     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.200     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.318     2.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.143     2.850    
    SLICE_X34Y59         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.039ns (16.318%)  route 0.200ns (83.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Net Delay (Source):      1.152ns (routing 0.533ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.591ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.152     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.200     2.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.318     2.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.143     2.850    
    SLICE_X34Y59         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.039ns (16.387%)  route 0.199ns (83.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Net Delay (Source):      1.152ns (routing 0.533ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.591ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.152     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.199     2.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.316     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.143     2.848    
    SLICE_X34Y59         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.039ns (16.387%)  route 0.199ns (83.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Net Delay (Source):      1.152ns (routing 0.533ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.591ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.152     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X34Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.199     2.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.316     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.143     2.848    
    SLICE_X34Y59         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.037ns (22.840%)  route 0.125ns (77.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Net Delay (Source):      1.118ns (routing 0.533ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.591ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.118     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y57         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.125     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X28Y58         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y0     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    fifo_pll/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  fifo_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    fifo_pll/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  fifo_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=3055, routed)        1.262     2.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y58         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.081     2.731    
    SLICE_X28Y58         FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.367ns (21.767%)  route 1.319ns (78.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 51.939 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.779ns (routing 0.001ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.901     6.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     6.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.265     6.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y93         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     7.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y89         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     7.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.678     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.779    51.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.195    56.134    
                         clock uncertainty           -0.035    56.099    
    SLICE_X33Y68         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    56.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         56.027    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 48.101    

Slack (MET) :             48.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.367ns (21.767%)  route 1.319ns (78.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 51.939 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.779ns (routing 0.001ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.901     6.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     6.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.265     6.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y93         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     7.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y89         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     7.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.678     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.779    51.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.195    56.134    
                         clock uncertainty           -0.035    56.099    
    SLICE_X33Y68         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    56.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         56.027    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 48.101    

Slack (MET) :             48.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.367ns (21.767%)  route 1.319ns (78.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 51.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.001ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.901     6.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     6.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.265     6.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y93         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     7.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y89         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     7.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.678     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.783    51.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.195    56.138    
                         clock uncertainty           -0.035    56.103    
    SLICE_X33Y68         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    56.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.031    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 48.105    

Slack (MET) :             48.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.367ns (21.767%)  route 1.319ns (78.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 51.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.001ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.901     6.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     6.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.265     6.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y93         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     7.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y89         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     7.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.678     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.783    51.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.195    56.138    
                         clock uncertainty           -0.035    56.103    
    SLICE_X33Y68         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    56.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.031    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 48.105    

Slack (MET) :             48.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.367ns (21.767%)  route 1.319ns (78.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 51.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.001ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.901     6.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     6.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.265     6.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y93         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     7.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y89         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     7.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.678     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.783    51.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.195    56.138    
                         clock uncertainty           -0.035    56.103    
    SLICE_X33Y68         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    56.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         56.031    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 48.105    

Slack (MET) :             48.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.367ns (21.767%)  route 1.319ns (78.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 51.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.001ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.901     6.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     6.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.265     6.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y93         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     7.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y89         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     7.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.678     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.783    51.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.195    56.138    
                         clock uncertainty           -0.035    56.103    
    SLICE_X33Y68         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    56.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         56.031    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 48.105    

Slack (MET) :             48.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.367ns (21.767%)  route 1.319ns (78.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 51.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.001ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.901     6.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     6.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.265     6.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y93         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     7.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y89         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     7.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.678     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.783    51.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.195    56.138    
                         clock uncertainty           -0.035    56.103    
    SLICE_X33Y68         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072    56.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         56.031    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 48.105    

Slack (MET) :             48.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.367ns (21.767%)  route 1.319ns (78.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 51.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.001ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.901     6.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     6.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.265     6.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y93         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     7.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y89         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     7.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.678     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.783    51.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.195    56.138    
                         clock uncertainty           -0.035    56.103    
    SLICE_X33Y68         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    56.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         56.031    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 48.105    

Slack (MET) :             48.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.367ns (21.767%)  route 1.319ns (78.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 51.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.001ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.901     6.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     6.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.265     6.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y93         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     7.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y89         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     7.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.678     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.783    51.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.195    56.138    
                         clock uncertainty           -0.035    56.103    
    SLICE_X33Y68         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    56.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         56.031    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 48.105    

Slack (MET) :             48.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.367ns (21.767%)  route 1.319ns (78.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 51.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.001ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.011     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.901     6.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     6.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.265     6.604    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X35Y93         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     7.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y89         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     7.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.678     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X33Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.671    51.136    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.783    51.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.195    56.138    
                         clock uncertainty           -0.035    56.103    
    SLICE_X33Y68         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    56.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         56.031    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 48.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.543ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    4.024ns
  Clock Net Delay (Source):      0.496ns (routing 0.000ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.001ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.496     1.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.513 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y60         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.561     5.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.024     1.519    
    SLICE_X25Y60         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    4.061ns
  Clock Net Delay (Source):      0.499ns (routing 0.000ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.499     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.073     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X27Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.568     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X27Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.061     1.489    
    SLICE_X27Y60         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    4.061ns
  Clock Net Delay (Source):      0.499ns (routing 0.000ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.499     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.073     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X27Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.568     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X27Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.061     1.489    
    SLICE_X27Y60         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    4.061ns
  Clock Net Delay (Source):      0.499ns (routing 0.000ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.499     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.073     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X27Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.568     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X27Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -4.061     1.489    
    SLICE_X27Y60         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    4.061ns
  Clock Net Delay (Source):      0.499ns (routing 0.000ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.499     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.073     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X27Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.568     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X27Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -4.061     1.489    
    SLICE_X27Y60         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    4.061ns
  Clock Net Delay (Source):      0.499ns (routing 0.000ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.499     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.073     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X27Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.568     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X27Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -4.061     1.489    
    SLICE_X27Y60         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.550ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    4.061ns
  Clock Net Delay (Source):      0.499ns (routing 0.000ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.499     1.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.073     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X27Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.568     5.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X27Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -4.061     1.489    
    SLICE_X27Y60         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.546ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    4.018ns
  Clock Net Delay (Source):      0.464ns (routing 0.000ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.001ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.464     1.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.153     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y60         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.564     5.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -4.018     1.528    
    SLICE_X26Y60         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.546ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    4.018ns
  Clock Net Delay (Source):      0.464ns (routing 0.000ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.001ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.464     1.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X30Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.153     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y60         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.564     5.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -4.018     1.528    
    SLICE_X26Y60         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    4.051ns
  Clock Net Delay (Source):      0.461ns (routing 0.000ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.495     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.461     1.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     1.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X30Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.663     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.982 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=494, routed)         0.524     5.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.051     1.455    
    SLICE_X30Y67         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.133    





