part=xczu9eg-ffvb1156-2-e

[hls]
flow_target=vitis
package.output.format=xo
package.output.syn=false
tb.file=CapsuleNetworkTestbench.cpp
syn.file=CapsuleNetwork.cpp
syn.file=CapsuleNetwork.h
syn.file=/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/CapsuleNetwork.cpp
syn.file=/home/jjos425/Documents/vivado_projects/project_1/CapsuleNetworkAccelerator/CapsuleNetwork.h
syn.file=ReLUConv1.cpp
syn.file=ReLUConv1.h
syn.file=PrimaryCaps.cpp
syn.file=PrimaryCaps.h
syn.file=DigitCaps.cpp
syn.file=DigitCaps.h
syn.file=constants.h
syn.file=testing_suite.h
syn.top=get_prediction
csim.code_analyzer=1