#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Oct 21 20:29:56 2023
# Process ID: 4632
# Current directory: F:/FPGA_Project/06_ip_fifo/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6936 F:\FPGA_Project\06_ip_fifo\prj\ip_fifo.xpr
# Log file: F:/FPGA_Project/06_ip_fifo/prj/vivado.log
# Journal file: F:/FPGA_Project/06_ip_fifo/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA_Project/06_ip_fifo/prj/ip_fifo.xpr
update_compile_order -fileset sources_1
add_files -norecurse {F:/FPGA_Project/06_ip_fifo/rtl/ip_fifo.v F:/FPGA_Project/06_ip_fifo/rtl/fifo_wr.v F:/FPGA_Project/06_ip_fifo/rtl/fifo_rd.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse F:/FPGA_Project/06_ip_fifo/sim/tb/tb_ip_fifo.v
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
update_compile_order -fileset sim_1
set_property compxlib.modelsim_compiled_library_dir D:/modeltech64_2020.4/win64 [current_project]
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
set_property compxlib.modelsim_compiled_library_dir D:/modeltech64_2020.4/vivado2020_2_lib [current_project]
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {18} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {18} CONFIG.MMCM_CLKOUT1_DIVIDE {9} CONFIG.PLL_CLKIN_PERIOD {20.000} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {210.144} CONFIG.CLKOUT1_PHASE_ERROR {161.614} CONFIG.CLKOUT2_JITTER {175.200} CONFIG.CLKOUT2_PHASE_ERROR {161.614}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files f:/FPGA_Project/06_ip_fifo/prj/ip_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  f:/FPGA_Project/06_ip_fifo/prj/ip_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files f:/FPGA_Project/06_ip_fifo/prj/ip_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FPGA_Project/06_ip_fifo/prj/ip_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 16
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files f:/FPGA_Project/06_ip_fifo/prj/ip_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory F:/FPGA_Project/06_ip_fifo/prj/ip_fifo.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_Project/06_ip_fifo/prj/ip_fifo.ip_user_files -ipstatic_source_dir F:/FPGA_Project/06_ip_fifo/prj/ip_fifo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/vivado2020_2_lib} {questa=F:/FPGA_Project/06_ip_fifo/prj/ip_fifo.cache/compile_simlib/questa} {riviera=F:/FPGA_Project/06_ip_fifo/prj/ip_fifo.cache/compile_simlib/riviera} {activehdl=F:/FPGA_Project/06_ip_fifo/prj/ip_fifo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
