INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ubuntu' on host 'ubuntu2004.linuxvmimages.local' (Linux_x86_64 version 5.15.0-79-generic) on Sat Aug 19 10:40:46 EDT 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/media/sf_lab/lab4_sequential/single_cycle_regular_pulse/hls'
Sourcing Tcl script '/media/sf_lab/lab4_sequential/single_cycle_regular_pulse/hls/hls_ip/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source /media/sf_lab/lab4_sequential/single_cycle_regular_pulse/hls/hls_ip/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project hls_ip 
INFO: [HLS 200-10] Opening project '/media/sf_lab/lab4_sequential/single_cycle_regular_pulse/hls/hls_ip'.
INFO: [HLS 200-1510] Running: set_top single_cycle_regular_pulses 
INFO: [HLS 200-1510] Running: add_files single_cycle_regular_pulses.h 
INFO: [HLS 200-10] Adding design file 'single_cycle_regular_pulses.h' to the project
INFO: [HLS 200-1510] Running: add_files single_cycle_regular_pulses.cpp 
INFO: [HLS 200-10] Adding design file 'single_cycle_regular_pulses.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb single_cycle_regular_pulses-tb.h -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'single_cycle_regular_pulses-tb.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb single_cycle_regular_pulses-tb.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'single_cycle_regular_pulses-tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/media/sf_lab/lab4_sequential/single_cycle_regular_pulse/hls/hls_ip/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name single_cycle_regular_pulses single_cycle_regular_pulses 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2946.031 ; gain = 2.992 ; free physical = 4653 ; free virtual = 8300
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 19 10:41:10 2023...
INFO: [HLS 200-802] Generated output file hls_ip/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19 seconds. CPU system time: 2.47 seconds. Elapsed time: 22.3 seconds; current allocated memory: -1027.234 MB.
INFO: [HLS 200-112] Total CPU user time: 24.67 seconds. Total CPU system time: 3.57 seconds. Total elapsed time: 26.86 seconds; peak allocated memory: 468.957 MB.
