=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\phi4_14b_0shot_temp0.0\Prob128_fsm_ps2/Prob128_fsm_ps2_sample01 results\phi4_14b_0shot_temp0.0\Prob128_fsm_ps2/Prob128_fsm_ps2_sample01.sv dataset_code-complete-iccad2023/Prob128_fsm_ps2_test.sv dataset_code-complete-iccad2023/Prob128_fsm_ps2_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\phi4_14b_0shot_temp0.0\Prob128_fsm_ps2/Prob128_fsm_ps2_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'done' has 149 mismatches. First mismatch occurred at time 210.
Hint: Total mismatched samples is 149 out of 400 samples

Simulation finished at 2001 ps
Mismatches: 149 in 400 samples


--- stderr ---
