{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693397537345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693397537346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 16:42:17 2023 " "Processing started: Wed Aug 30 16:42:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693397537346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693397537346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aftab_core -c aftab_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off aftab_core -c aftab_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693397537346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1693397538529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_aau.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_aau.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_AAU " "Found entity 1: aftab_AAU" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_AAU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_AAU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_tcl.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_tcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_TCL " "Found entity 1: aftab_TCL" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_TCL.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_TCL.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_shift_right_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_shift_right_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_shift_right_register " "Found entity 1: aftab_shift_right_register" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_shift_right_register.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_shift_right_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_shift_left_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_shift_left_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_shift_left_register " "Found entity 1: aftab_shift_left_register" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_shift_left_register.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_shift_left_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rreg RREG aftab_register.v(27) " "Verilog HDL Declaration information at aftab_register.v(27): object \"Rreg\" differs only in case from object \"RREG\" in the same scope" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_register.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_register.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1693397538593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_register " "Found entity 1: aftab_register" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_register.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_opt_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_opt_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_opt_adder " "Found entity 1: aftab_opt_adder" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_opt_adder.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_opt_adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_mux4to1 " "Found entity 1: aftab_mux4to1" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_mux4to1.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_mux4to1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_mux2to1_2sel.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_mux2to1_2sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_mux2to1_2sel " "Found entity 1: aftab_mux2to1_2sel" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_mux2to1_2sel.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_mux2to1_2sel.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_mux2to1 " "Found entity 1: aftab_mux2to1" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_mux2to1.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_mux2to1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_decoder2to4 " "Found entity 1: aftab_decoder2to4" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_decoder2to4.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_decoder2to4.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_counter " "Found entity 1: aftab_counter" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_counter.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/basemodules/aftab_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/basemodules/aftab_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_adder " "Found entity 1: aftab_adder" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_adder.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_multiplier " "Found entity 1: aftab_booth_multiplier" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_datapath " "Found entity 1: aftab_booth_datapath" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_controller " "Found entity 1: aftab_booth_controller" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_signed_divider " "Found entity 1: aftab_signed_divider" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sub SUB aftab_divider_datapath.v(40) " "Verilog HDL Declaration information at aftab_divider_datapath.v(40): object \"sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1693397538622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider_datapath " "Found entity 1: aftab_divider_datapath" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider_controller " "Found entity 1: aftab_divider_controller" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider " "Found entity 1: aftab_divider" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_mem_daru.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_mem_daru.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_MEM_DARU " "Found entity 1: aftab_MEM_DARU" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_MEM_DARU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_MEM_DARU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_daru_errordetector.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_daru_errordetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_errorDetector " "Found entity 1: aftab_DARU_errorDetector" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_errorDetector.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_errorDetector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_daru_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_daru_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_datapath " "Found entity 1: aftab_DARU_datapath" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_daru_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_daru/aftab_daru_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DARU_controller " "Found entity 1: aftab_DARU_controller" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_mem_dawu.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_mem_dawu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_MEM_DAWU " "Found entity 1: aftab_MEM_DAWU" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_MEM_DAWU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_MEM_DAWU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_dawu_errordetector.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_dawu_errordetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_errorDetector " "Found entity 1: aftab_DAWU_errorDetector" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_errorDetector.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_errorDetector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538642 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aftab_DAWU_datapath.v(138) " "Verilog HDL warning at aftab_DAWU_datapath.v(138): extended using \"x\" or \"z\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1693397538645 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aftab_DAWU_datapath.v(140) " "Verilog HDL warning at aftab_DAWU_datapath.v(140): extended using \"x\" or \"z\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1693397538645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_dawu_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_dawu_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_datapath " "Found entity 1: aftab_DAWU_datapath" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_dawu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_dawu/aftab_dawu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_DAWU_controller " "Found entity 1: aftab_DAWU_controller" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_register_bank " "Found entity 1: aftab_register_bank" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_onebitreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_onebitreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_oneBitReg " "Found entity 1: aftab_oneBitReg" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_oneBitReg.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_oneBitReg.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_isagu.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_isagu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_isagu " "Found entity 1: aftab_isagu" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_isagu.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_isagu.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_iccd.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_iccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_ICCD " "Found entity 1: aftab_ICCD" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_ICCD.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_ICCD.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csrisl.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csrisl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSRISL " "Found entity 1: aftab_CSRISL" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSRISL.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSRISL.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_registers " "Found entity 1: aftab_CSR_registers" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_counter " "Found entity 1: aftab_CSR_counter" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_counter.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_addressing_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_addressing_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_addressing_decoder " "Found entity 1: aftab_CSR_addressing_decoder" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_addressing_decoder.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_addressing_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_address_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_address_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_address_logic " "Found entity 1: aftab_CSR_address_logic" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_address_logic.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_address_logic.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_address_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_csr_address_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_CSR_address_ctrl " "Found entity 1: aftab_CSR_address_ctrl" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_address_ctrl.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_address_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_check_non_existing.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_interrupt/aftab_check_non_existing.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_check_non_existing " "Found entity 1: aftab_check_non_existing" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_check_non_existing.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_check_non_existing.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_sulu.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_sulu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_sulu " "Found entity 1: aftab_sulu" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_sulu.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_sulu.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_registerFile " "Found entity 1: aftab_registerFile" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_registerFile.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_registerFile.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_llu.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_llu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_LLU " "Found entity 1: aftab_LLU" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_LLU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_LLU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_immselsignext.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_immselsignext.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_immSelSignExt " "Found entity 1: aftab_immSelSignExt" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_immSelSignExt.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_immSelSignExt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_comparator " "Found entity 1: aftab_comparator" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_comparator.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_comparator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_bsu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_bsu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_BSU_TB " "Found entity 1: aftab_BSU_TB" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_BSU_TB.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_BSU_TB.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_bsu.v 2 2 " "Found 2 design units, including 2 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_bsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_BSU " "Found entity 1: aftab_BSU" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_BSU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_BSU.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538692 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_BSU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_BSU.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/datapath/aftab_adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/datapath/aftab_adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_adder_subtractor " "Found entity 1: aftab_adder_subtractor" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_adder_subtractor.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_adder_subtractor.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/aftab_memory_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/aftab_memory_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_memory_segment " "Found entity 1: aftab_memory_segment" {  } { { "../AFTAB_Processor_Verilog/aftab_memory_segment.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_memory_segment.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/aftab_memory_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/aftab_memory_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_memory_model " "Found entity 1: aftab_memory_model" {  } { { "../AFTAB_Processor_Verilog/aftab_memory_model.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_memory_model.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/aftab_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/aftab_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_datapath " "Found entity 1: aftab_datapath" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/aftab_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/aftab_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_core " "Found entity 1: aftab_core" {  } { { "../AFTAB_Processor_Verilog/aftab_core.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bachelor project/aftab_processor_verilog/aftab_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /bachelor project/aftab_processor_verilog/aftab_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 aftab_controller " "Found entity 1: aftab_controller" {  } { { "../AFTAB_Processor_Verilog/aftab_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_controller.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397538711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397538711 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "aftab_core.bdf " "Can't analyze file -- file aftab_core.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1693397538713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aftab_core " "Elaborating entity \"aftab_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693397538860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_datapath aftab_datapath:datapath " "Elaborating entity \"aftab_datapath\" for hierarchy \"aftab_datapath:datapath\"" {  } { { "../AFTAB_Processor_Verilog/aftab_core.v" "datapath" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_address_ctrl aftab_datapath:datapath\|aftab_CSR_address_ctrl:CSR_address_ctrl " "Elaborating entity \"aftab_CSR_address_ctrl\" for hierarchy \"aftab_datapath:datapath\|aftab_CSR_address_ctrl:CSR_address_ctrl\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "CSR_address_ctrl" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_registerFile aftab_datapath:datapath\|aftab_registerFile:registerFile " "Elaborating entity \"aftab_registerFile\" for hierarchy \"aftab_datapath:datapath\|aftab_registerFile:registerFile\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "registerFile" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538875 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i aftab_registerFile.v(38) " "Verilog HDL Always Construct warning at aftab_registerFile.v(38): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_registerFile.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_registerFile.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1693397538894 "|aftab_core|aftab_datapath:datapath|aftab_registerFile:registerFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_datapath:datapath\|aftab_register:regIR " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_datapath:datapath\|aftab_register:regIR\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "regIR" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_immSelSignExt aftab_datapath:datapath\|aftab_immSelSignExt:immSelSignEx " "Elaborating entity \"aftab_immSelSignExt\" for hierarchy \"aftab_datapath:datapath\|aftab_immSelSignExt:immSelSignEx\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "immSelSignEx" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder aftab_datapath:datapath\|aftab_adder:adder " "Elaborating entity \"aftab_adder\" for hierarchy \"aftab_datapath:datapath\|aftab_adder:adder\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "adder" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux2to1_2sel aftab_datapath:datapath\|aftab_mux2to1_2sel:mux2 " "Elaborating entity \"aftab_mux2to1_2sel\" for hierarchy \"aftab_datapath:datapath\|aftab_mux2to1_2sel:mux2\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "mux2" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_LLU aftab_datapath:datapath\|aftab_LLU:LLU " "Elaborating entity \"aftab_LLU\" for hierarchy \"aftab_datapath:datapath\|aftab_LLU:LLU\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "LLU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_BSU aftab_datapath:datapath\|aftab_BSU:BSU " "Elaborating entity \"aftab_BSU\" for hierarchy \"aftab_datapath:datapath\|aftab_BSU:BSU\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "BSU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538919 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d aftab_BSU.v(37) " "Verilog HDL Always Construct warning at aftab_BSU.v(37): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_BSU.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_BSU.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1693397538920 "|aftab_core|aftab_datapath:datapath|aftab_BSU:BSU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder aftab_datapath:datapath\|aftab_BSU:BSU\|decoder:DCD " "Elaborating entity \"decoder\" for hierarchy \"aftab_datapath:datapath\|aftab_BSU:BSU\|decoder:DCD\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_BSU.v" "DCD" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_BSU.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_comparator aftab_datapath:datapath\|aftab_comparator:comparator " "Elaborating entity \"aftab_comparator\" for hierarchy \"aftab_datapath:datapath\|aftab_comparator:comparator\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "comparator" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder_subtractor aftab_datapath:datapath\|aftab_adder_subtractor:addSub " "Elaborating entity \"aftab_adder_subtractor\" for hierarchy \"aftab_datapath:datapath\|aftab_adder_subtractor:addSub\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "addSub" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_AAU aftab_datapath:datapath\|aftab_AAU:AAU " "Elaborating entity \"aftab_AAU\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "AAU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_multiplier aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT " "Elaborating entity \"aftab_booth_multiplier\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_AAU.v" "MULT" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_AAU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_datapath aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP " "Elaborating entity \"aftab_booth_datapath\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" "DP" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_register:mReg " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_register:mReg\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "mReg" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_right_register aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_shift_right_register:MrReg " "Elaborating entity \"aftab_shift_right_register\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_shift_right_register:MrReg\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "MrReg" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder_subtractor aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub " "Elaborating entity \"aftab_adder_subtractor\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" "addSub" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub\|aftab_adder:adder_sub " "Elaborating entity \"aftab_adder\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_datapath:DP\|aftab_adder_subtractor:addSub\|aftab_adder:adder_sub\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_adder_subtractor.v" "adder_sub" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_adder_subtractor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_controller aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU " "Elaborating entity \"aftab_booth_controller\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" "CU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538955 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_rst aftab_booth_controller.v(45) " "Verilog HDL or VHDL warning at aftab_booth_controller.v(45): object \"cnt_rst\" assigned a value but never read" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693397538956 "|aftab_core|aftab_datapath:datapath|aftab_AAU:AAU|aftab_booth_multiplier:MULT|aftab_booth_controller:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_counter aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU\|aftab_counter:counter " "Elaborating entity \"aftab_counter\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_booth_multiplier:MULT\|aftab_booth_controller:CU\|aftab_counter:counter\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" "counter" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_controller.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 aftab_counter.v(37) " "Verilog HDL assignment warning at aftab_counter.v(37): truncated value with size 32 to match size of target (6)" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_counter.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693397538958 "|aftab_core|aftab_datapath:datapath|aftab_AAU:AAU|aftab_booth_multiplier:MULT|aftab_booth_controller:CU|aftab_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_signed_divider aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV " "Elaborating entity \"aftab_signed_divider\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_AAU.v" "SGN_DIV" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_AAU.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_TCL aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_TCL:TCLdividend " "Elaborating entity \"aftab_TCL\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_TCL:TCLdividend\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" "TCLdividend" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv " "Elaborating entity \"aftab_divider\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" "unsignedDiv" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_signed_divider.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider_datapath aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP " "Elaborating entity \"aftab_divider_datapath\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" "DP" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_left_register aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegR " "Elaborating entity \"aftab_shift_left_register\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegR\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "RegR" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_left_register aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegQ " "Elaborating entity \"aftab_shift_left_register\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_shift_left_register:RegQ\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "RegQ" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux2to1_2sel aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_mux2to1_2sel:MuxAR " "Elaborating entity \"aftab_mux2to1_2sel\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DP\|aftab_mux2to1_2sel:MuxAR\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" "MuxAR" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider_controller aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_controller:CU " "Elaborating entity \"aftab_divider_controller\" for hierarchy \"aftab_datapath:datapath\|aftab_AAU:AAU\|aftab_signed_divider:SGN_DIV\|aftab_divider:unsignedDiv\|aftab_divider_controller:CU\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" "CU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_aau/aftab_su_divider/aftab_divider.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397538998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_MEM_DAWU aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU " "Elaborating entity \"aftab_MEM_DAWU\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "DAWU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DAWU_datapath aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP " "Elaborating entity \"aftab_DAWU_datapath\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_MEM_DAWU.v" "DP" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_MEM_DAWU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539014 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "orOut aftab_DAWU_datapath.v(46) " "Verilog HDL or VHDL warning at aftab_DAWU_datapath.v(46): object \"orOut\" assigned a value but never read" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693397539015 "|aftab_core|aftab_datapath:datapath|aftab_MEM_DAWU:DAWU|aftab_DAWU_datapath:DP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "par_co aftab_DAWU_datapath.v(130) " "Verilog HDL or VHDL warning at aftab_DAWU_datapath.v(130): object \"par_co\" assigned a value but never read" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693397539016 "|aftab_core|aftab_datapath:datapath|aftab_MEM_DAWU:DAWU|aftab_DAWU_datapath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUdataReg0 " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUdataReg0\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUdataReg0" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUnumBytesReg " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_register:DAWUnumBytesReg\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUnumBytesReg" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_counter aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_counter:DAWUcntrNumBytes " "Elaborating entity \"aftab_counter\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_counter:DAWUcntrNumBytes\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUcntrNumBytes" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 aftab_counter.v(37) " "Verilog HDL assignment warning at aftab_counter.v(37): truncated value with size 32 to match size of target (2)" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_counter.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693397539030 "|aftab_core|aftab_datapath:datapath|aftab_MEM_DAWU:DAWU|aftab_DAWU_datapath:DP|aftab_counter:DAWUcntrNumBytes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux4to1 aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_mux4to1:DAWUmux " "Elaborating entity \"aftab_mux4to1\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_mux4to1:DAWUmux\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWUmux" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DAWU_errorDetector aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_DAWU_errorDetector:DAWU_ERROR_UNIT " "Elaborating entity \"aftab_DAWU_errorDetector\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_datapath:DP\|aftab_DAWU_errorDetector:DAWU_ERROR_UNIT\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" "DAWU_ERROR_UNIT" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_DAWU_datapath.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DAWU_controller aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_controller:CU " "Elaborating entity \"aftab_DAWU_controller\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DAWU:DAWU\|aftab_DAWU_controller:CU\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_MEM_DAWU.v" "CU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_dawu/aftab_MEM_DAWU.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_MEM_DARU aftab_datapath:datapath\|aftab_MEM_DARU:DARU " "Elaborating entity \"aftab_MEM_DARU\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "DARU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DARU_datapath aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP " "Elaborating entity \"aftab_DARU_datapath\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_MEM_DARU.v" "DP" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_MEM_DARU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_decoder2to4 aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_decoder2to4:dcdr " "Elaborating entity \"aftab_decoder2to4\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_decoder2to4:dcdr\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "dcdr" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_opt_adder aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder " "Elaborating entity \"aftab_opt_adder\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "Adder" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder\|aftab_adder:full_adder1 " "Elaborating entity \"aftab_adder\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_opt_adder:Adder\|aftab_adder:full_adder1\"" {  } { { "../AFTAB_Processor_Verilog/baseModules/aftab_opt_adder.v" "full_adder1" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/baseModules/aftab_opt_adder.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DARU_errorDetector aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_DARU_errorDetector:ERROR_UNIT " "Elaborating entity \"aftab_DARU_errorDetector\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|aftab_DARU_errorDetector:ERROR_UNIT\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "ERROR_UNIT" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_DARU_controller aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_controller:CU " "Elaborating entity \"aftab_DARU_controller\" for hierarchy \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_controller:CU\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_MEM_DARU.v" "CU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_MEM_DARU.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_sulu aftab_datapath:datapath\|aftab_sulu:sulu " "Elaborating entity \"aftab_sulu\" for hierarchy \"aftab_datapath:datapath\|aftab_sulu:sulu\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "sulu" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSRISL aftab_datapath:datapath\|aftab_CSRISL:CSRISL " "Elaborating entity \"aftab_CSRISL\" for hierarchy \"aftab_datapath:datapath\|aftab_CSRISL:CSRISL\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "CSRISL" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register_bank aftab_datapath:datapath\|aftab_register_bank:register_bank " "Elaborating entity \"aftab_register_bank\" for hierarchy \"aftab_datapath:datapath\|aftab_register_bank:register_bank\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "register_bank" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_registers aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers " "Elaborating entity \"aftab_CSR_registers\" for hierarchy \"aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_registers:CSR_registers\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" "CSR_registers" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539140 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i aftab_CSR_registers.v(33) " "Verilog HDL Always Construct warning at aftab_CSR_registers.v(33): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_registers.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1693397539148 "|aftab_core|aftab_datapath:datapath|aftab_register_bank:register_bank|aftab_CSR_registers:CSR_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_address_logic aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_address_logic:CSR_address_logic " "Elaborating entity \"aftab_CSR_address_logic\" for hierarchy \"aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_CSR_address_logic:CSR_address_logic\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" "CSR_address_logic" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_oneBitReg aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_oneBitReg:mieFieldCCregister " "Elaborating entity \"aftab_oneBitReg\" for hierarchy \"aftab_datapath:datapath\|aftab_register_bank:register_bank\|aftab_oneBitReg:mieFieldCCregister\"" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" "mieFieldCCregister" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_register_bank.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_counter aftab_datapath:datapath\|aftab_CSR_counter:CSRCounter " "Elaborating entity \"aftab_CSR_counter\" for hierarchy \"aftab_datapath:datapath\|aftab_CSR_counter:CSRCounter\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "CSRCounter" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 aftab_CSR_counter.v(46) " "Verilog HDL assignment warning at aftab_CSR_counter.v(46): truncated value with size 32 to match size of target (3)" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_counter.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_counter.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693397539161 "|aftab_core|aftab_datapath:datapath|aftab_CSR_counter:CSRCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 aftab_CSR_counter.v(48) " "Verilog HDL assignment warning at aftab_CSR_counter.v(48): truncated value with size 32 to match size of target (3)" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_counter.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_CSR_counter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693397539161 "|aftab_core|aftab_datapath:datapath|aftab_CSR_counter:CSRCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_CSR_addressing_decoder aftab_datapath:datapath\|aftab_CSR_addressing_decoder:CSRAddressingDecoder " "Elaborating entity \"aftab_CSR_addressing_decoder\" for hierarchy \"aftab_datapath:datapath\|aftab_CSR_addressing_decoder:CSRAddressingDecoder\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "CSRAddressingDecoder" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_mux2to1_2sel aftab_datapath:datapath\|aftab_mux2to1_2sel:mux8 " "Elaborating entity \"aftab_mux2to1_2sel\" for hierarchy \"aftab_datapath:datapath\|aftab_mux2to1_2sel:mux8\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "mux8" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_ICCD aftab_datapath:datapath\|aftab_ICCD:interrCheckCauseDetection " "Elaborating entity \"aftab_ICCD\" for hierarchy \"aftab_datapath:datapath\|aftab_ICCD:interrCheckCauseDetection\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "interrCheckCauseDetection" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register aftab_datapath:datapath\|aftab_register:regExceptionFlags " "Elaborating entity \"aftab_register\" for hierarchy \"aftab_datapath:datapath\|aftab_register:regExceptionFlags\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "regExceptionFlags" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_isagu aftab_datapath:datapath\|aftab_isagu:interruptStartAddressGenerator " "Elaborating entity \"aftab_isagu\" for hierarchy \"aftab_datapath:datapath\|aftab_isagu:interruptStartAddressGenerator\"" {  } { { "../AFTAB_Processor_Verilog/aftab_datapath.v" "interruptStartAddressGenerator" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_datapath.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_controller aftab_controller:CU " "Elaborating entity \"aftab_controller\" for hierarchy \"aftab_controller:CU\"" {  } { { "../AFTAB_Processor_Verilog/aftab_core.v" "CU" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_core.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693397539177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func5 aftab_controller.v(235) " "Verilog HDL or VHDL warning at aftab_controller.v(235): object \"func5\" assigned a value but never read" {  } { { "../AFTAB_Processor_Verilog/aftab_controller.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/aftab_controller.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693397539179 "|aftab_core|aftab_controller:CU"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_is14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_is14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_is14 " "Found entity 1: altsyncram_is14" {  } { { "db/altsyncram_is14.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/altsyncram_is14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397541393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397541393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgq1 " "Found entity 1: altsyncram_qgq1" {  } { { "db/altsyncram_qgq1.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/altsyncram_qgq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397541480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397541480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397541717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397541717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397541816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397541816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbi " "Found entity 1: cntr_vbi" {  } { { "db/cntr_vbi.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cntr_vbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397541945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397541945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397542012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397542012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u4j " "Found entity 1: cntr_u4j" {  } { { "db/cntr_u4j.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cntr_u4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397542111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397542111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397542239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397542239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397542322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397542322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397542424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397542424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/Bachelor Project/AFTAB_Processor_FPGA/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693397542492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693397542492 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693397542624 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[0\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[0\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397543800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[1\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[1\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397543800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[2\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[2\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397543800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[3\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[3\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397543800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[4\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[4\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397543800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[5\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[5\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397543800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[6\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[6\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397543800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[7\] " "Converted tri-state buffer \"aftab_datapath:datapath\|aftab_MEM_DARU:DARU\|aftab_DARU_datapath:DP\|dataIn\[7\]\" feeding internal logic into a wire" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_daru/aftab_DARU_datapath.v" 51 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1693397543800 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1693397543800 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_ICCD.v" "" { Text "D:/Bachelor Project/AFTAB_Processor_Verilog/datapath/aftab_interrupt/aftab_ICCD.v" 70 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1693397563907 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1693397563907 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1693397574823 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 142 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1693397575076 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1693397575076 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1693397575471 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1693397576432 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1693397576432 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/modelsim_ase/quartus/quartus cyclone ii/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693397576491 "|aftab_core|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1693397576491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Bachelor Project/AFTAB_Processor_FPGA/output_files/aftab_core.map.smsg " "Generated suppressed messages file D:/Bachelor Project/AFTAB_Processor_FPGA/output_files/aftab_core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1693397576916 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 58 154 0 0 96 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 58 of its 154 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 96 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1693397577914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1693397578059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693397578059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8712 " "Implemented 8712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1693397578889 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1693397578889 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8579 " "Implemented 8579 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1693397578889 ""} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Implemented 52 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1693397578889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1693397578889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693397578992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 16:42:58 2023 " "Processing ended: Wed Aug 30 16:42:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693397578992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693397578992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693397578992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693397578992 ""}
