strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f7407ef71d0>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'q']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7407f750d0>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7407e8ebd0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7407e8e550>",
		fillcolor=firebrick,
		label="20:NS
q <= { q[62:0], 1'b0 };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7407e8e550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:IF" -> "20:NS"	[cond="['load', 'ena']",
		label="(load & ena)",
		lineno=19];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7407ee6950>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "21:IF"	[cond="['load', 'ena']",
		label="!((load & ena))",
		lineno=19];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7407b58a10>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7407b58d90>",
		fillcolor=firebrick,
		label="26:NS
q <= { q[1], q[63:2] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7407b58d90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:IF" -> "26:NS"	[cond="['amount', 'ena']",
		label="((amount == 2'b01) & ena)",
		lineno=25];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"20:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"26:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7407f6ad90>",
		fillcolor=firebrick,
		label="24:NS
q <= { q[63], q[63:1] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7407f6ad90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7407f6af90>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:IF" -> "25:IF"	[cond="['amount', 'ena']",
		label="!(((amount == 2'b00) & ena))",
		lineno=23];
	"23:IF" -> "24:NS"	[cond="['amount', 'ena']",
		label="((amount == 2'b00) & ena)",
		lineno=23];
	"21:IF" -> "23:IF"	[cond="['amount', 'ena']",
		label="!(((amount == 2'b11) & ena))",
		lineno=21];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7407ee6150>",
		fillcolor=firebrick,
		label="22:NS
q <= { 1'b0, q[63:1] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7407ee6150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"21:IF" -> "22:NS"	[cond="['amount', 'ena']",
		label="((amount == 2'b11) & ena)",
		lineno=21];
	"22:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "17:AL";
}
