// Seed: 2294416498
module module_0;
  always $display;
  assign id_1 = 1;
  assign id_3 = id_3;
  assign id_1 = id_3;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    input wire id_2,
    output logic id_3
    , id_6,
    input supply1 id_4
);
  always begin : LABEL_0
    if (1) id_3 <= 1'b0;
    else @(1) id_6 = id_4;
    begin : LABEL_0
      begin : LABEL_0
        id_0 <= 1 - 1;
      end
      $display(id_4 == "", id_4);
    end
  end : SymbolIdentifier
  module_0 modCall_1 ();
  wire id_7, id_8;
  wire id_9;
endmodule
