TimeQuest Timing Analyzer report for DE1_SoC
Wed May 28 22:16:39 2025
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE1_SoC                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 242.66 MHz ; 242.66 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.121 ; -206.119        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.402 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -149.490                      ;
+----------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.121 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.541     ; 3.578      ;
; -3.085 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.541     ; 3.542      ;
; -3.032 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.553      ;
; -3.005 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 4.366      ;
; -3.004 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 4.365      ;
; -2.998 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.541     ; 3.455      ;
; -2.996 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.517      ;
; -2.994 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 4.355      ;
; -2.993 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 4.354      ;
; -2.990 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.910      ;
; -2.982 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.541     ; 3.439      ;
; -2.982 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.900      ;
; -2.978 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.499      ;
; -2.965 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.486      ;
; -2.961 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.881      ;
; -2.955 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.541     ; 3.412      ;
; -2.954 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.874      ;
; -2.947 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.865      ;
; -2.946 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.864      ;
; -2.946 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 4.307      ;
; -2.942 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.463      ;
; -2.934 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.161     ; 3.771      ;
; -2.929 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.450      ;
; -2.925 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.845      ;
; -2.912 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.360      ; 4.270      ;
; -2.911 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.829      ;
; -2.909 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.430      ;
; -2.893 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.414      ;
; -2.892 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.362      ; 4.252      ;
; -2.866 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.387      ;
; -2.864 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.864 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.864 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.864 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.864 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.864 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.864 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.864 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.864 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.864 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.782      ;
; -2.861 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.382      ;
; -2.861 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.382      ;
; -2.861 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.382      ;
; -2.861 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.382      ;
; -2.861 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.382      ;
; -2.860 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.778      ;
; -2.860 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.778      ;
; -2.860 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.778      ;
; -2.860 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.778      ;
; -2.860 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.778      ;
; -2.860 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.778      ;
; -2.860 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.778      ;
; -2.860 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.778      ;
; -2.860 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.778      ;
; -2.860 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.778      ;
; -2.855 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.376      ;
; -2.848 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.766      ;
; -2.848 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.766      ;
; -2.848 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.766      ;
; -2.848 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.766      ;
; -2.848 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.766      ;
; -2.848 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.766      ;
; -2.848 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.766      ;
; -2.848 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.766      ;
; -2.848 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.766      ;
; -2.848 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.766      ;
; -2.845 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.097     ; 3.746      ;
; -2.839 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.360      ;
; -2.838 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.758      ;
; -2.837 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.358      ;
; -2.835 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.753      ;
; -2.832 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 4.193      ;
; -2.832 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.353      ;
; -2.832 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.353      ;
; -2.832 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.353      ;
; -2.832 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.353      ;
; -2.832 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.353      ;
; -2.832 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.353      ;
; -2.832 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.353      ;
; -2.832 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.353      ;
; -2.832 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.353      ;
; -2.832 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.353      ;
; -2.822 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.742      ;
; -2.822 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.742      ;
; -2.821 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.342      ;
; -2.819 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.737      ;
; -2.814 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 4.175      ;
; -2.812 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.333      ;
; -2.807 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.328      ;
; -2.807 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.328      ;
; -2.807 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.328      ;
; -2.807 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.328      ;
; -2.807 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 3.328      ;
; -2.807 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.727      ;
; -2.804 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.362      ; 4.164      ;
; -2.803 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.363      ; 4.164      ;
; -2.803 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.302      ; 4.103      ;
; -2.802 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.360      ; 4.160      ;
; -2.800 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.718      ;
; -2.795 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.715      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~14                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~14                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~12                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~12                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~10                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~10                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~11                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master|ctr[7]                                                                                 ; i2c_master_top:i2c_master|ctr[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; state[0]                                                                                                         ; state[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; state[1]                                                                                                         ; state[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; wb_cyc_i                                                                                                         ; wb_cyc_i                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.421 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dscl_oen       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.687      ;
; 0.429 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.434 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.700      ;
; 0.434 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.700      ;
; 0.437 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.702      ;
; 0.453 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.718      ;
; 0.478 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.745      ;
; 0.480 ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; wb_cyc_i                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.481 ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; state[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.747      ;
; 0.490 ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; state[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.756      ;
; 0.565 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.830      ;
; 0.565 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.830      ;
; 0.581 ; state[0]                                                                                                         ; wb_adr_i[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.847      ;
; 0.585 ; state[1]                                                                                                         ; wb_dat_i[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.851      ;
; 0.588 ; state[1]                                                                                                         ; wb_dat_i[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.854      ;
; 0.592 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.859      ;
; 0.592 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.255      ;
; 0.598 ; i2c_master_top:i2c_master|txr[7]                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.865      ;
; 0.603 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.868      ;
; 0.611 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.274      ;
; 0.613 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.276      ;
; 0.618 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.281      ;
; 0.618 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.885      ;
; 0.627 ; state[0]                                                                                                         ; wb_dat_i[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.893      ;
; 0.637 ; wb_cyc_i                                                                                                         ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.903      ;
; 0.639 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.544      ; 1.370      ;
; 0.640 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.924      ;
; 0.642 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.544      ; 1.372      ;
; 0.644 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; i2c_master_top:i2c_master|txr[0]                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.649 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.914      ;
; 0.650 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.915      ;
; 0.650 ; i2c_master_top:i2c_master|txr[0]                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.917      ;
; 0.651 ; i2c_master_top:i2c_master|txr[0]                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.918      ;
; 0.652 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.917      ;
; 0.659 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.946      ;
; 0.664 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.931      ;
; 0.666 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.949      ;
; 0.666 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.949      ;
; 0.668 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.951      ;
; 0.678 ; state[0]                                                                                                         ; state[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.944      ;
; 0.679 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.516      ; 1.381      ;
; 0.679 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.945      ;
; 0.680 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.946      ;
; 0.681 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.947      ;
; 0.681 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.947      ;
; 0.682 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~11                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|shift                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.949      ;
; 0.683 ; state[1]                                                                                                         ; wb_adr_i[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.949      ;
; 0.684 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.951      ;
; 0.684 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~14                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.951      ;
; 0.685 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.950      ;
; 0.692 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.959      ;
; 0.699 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.965      ;
; 0.704 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.970      ;
; 0.710 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.975      ;
; 0.711 ; state[1]                                                                                                         ; wb_cyc_i                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.977      ;
; 0.718 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~11                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.985      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 264.41 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.782 ; -178.539       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.354 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -149.490                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.782 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.495     ; 3.286      ;
; -2.746 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.495     ; 3.250      ;
; -2.716 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.283      ;
; -2.688 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.615      ;
; -2.681 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.495     ; 3.185      ;
; -2.680 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.247      ;
; -2.665 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 3.998      ;
; -2.663 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 3.996      ;
; -2.663 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.495     ; 3.167      ;
; -2.662 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 3.995      ;
; -2.660 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 3.993      ;
; -2.657 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.224      ;
; -2.654 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.221      ;
; -2.652 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.579      ;
; -2.643 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.570      ;
; -2.641 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.495     ; 3.145      ;
; -2.641 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.569      ;
; -2.640 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.335      ; 3.974      ;
; -2.629 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.557      ;
; -2.622 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.150     ; 3.471      ;
; -2.621 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.188      ;
; -2.618 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.185      ;
; -2.607 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.534      ;
; -2.605 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.533      ;
; -2.593 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.521      ;
; -2.582 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.914      ;
; -2.574 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.906      ;
; -2.561 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.128      ;
; -2.556 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.483      ;
; -2.556 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.483      ;
; -2.556 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.483      ;
; -2.556 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.483      ;
; -2.556 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.483      ;
; -2.556 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.483      ;
; -2.556 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.483      ;
; -2.556 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.483      ;
; -2.556 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.483      ;
; -2.556 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.483      ;
; -2.556 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.468      ;
; -2.543 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.110      ;
; -2.543 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.110      ;
; -2.543 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.110      ;
; -2.543 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.110      ;
; -2.543 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.110      ;
; -2.543 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.110      ;
; -2.543 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.110      ;
; -2.541 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.468      ;
; -2.541 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.468      ;
; -2.541 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.468      ;
; -2.541 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.468      ;
; -2.541 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.468      ;
; -2.541 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.468      ;
; -2.541 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.468      ;
; -2.541 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.468      ;
; -2.541 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.468      ;
; -2.541 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.468      ;
; -2.531 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.458      ;
; -2.531 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.458      ;
; -2.531 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.458      ;
; -2.531 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.458      ;
; -2.531 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.458      ;
; -2.531 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.458      ;
; -2.531 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.458      ;
; -2.531 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.458      ;
; -2.531 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.458      ;
; -2.531 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.458      ;
; -2.528 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.456      ;
; -2.528 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.273      ; 3.800      ;
; -2.519 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.086      ;
; -2.518 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.085      ;
; -2.518 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.085      ;
; -2.518 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.085      ;
; -2.518 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.085      ;
; -2.518 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.085      ;
; -2.518 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.085      ;
; -2.518 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.085      ;
; -2.518 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.085      ;
; -2.518 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.085      ;
; -2.518 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.085      ;
; -2.516 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.443      ;
; -2.510 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.438      ;
; -2.508 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 3.840      ;
; -2.508 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 3.841      ;
; -2.501 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 3.834      ;
; -2.501 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.068      ;
; -2.501 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.068      ;
; -2.501 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.068      ;
; -2.501 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.068      ;
; -2.501 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.068      ;
; -2.501 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.068      ;
; -2.501 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.068      ;
; -2.501 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.068      ;
; -2.500 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.427      ;
; -2.499 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 3.832      ;
; -2.497 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.409      ;
; -2.494 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.406      ;
; -2.488 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.416      ;
; -2.483 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.050      ;
; -2.483 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.050      ;
; -2.483 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.050      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~14                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~14                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~12                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~12                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~10                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~10                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~11                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master_top:i2c_master|ctr[7]                                                                                 ; i2c_master_top:i2c_master|ctr[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; state[0]                                                                                                         ; state[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; state[1]                                                                                                         ; state[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; wb_cyc_i                                                                                                         ; wb_cyc_i                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.381 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dscl_oen       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.624      ;
; 0.392 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.635      ;
; 0.392 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.635      ;
; 0.396 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.403 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.645      ;
; 0.418 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.660      ;
; 0.434 ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; state[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.677      ;
; 0.434 ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; wb_cyc_i                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.677      ;
; 0.440 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.683      ;
; 0.451 ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; state[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.694      ;
; 0.518 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.760      ;
; 0.518 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.760      ;
; 0.526 ; state[0]                                                                                                         ; wb_adr_i[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.769      ;
; 0.529 ; state[1]                                                                                                         ; wb_dat_i[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.772      ;
; 0.533 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.136      ;
; 0.536 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.779      ;
; 0.537 ; state[1]                                                                                                         ; wb_dat_i[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.780      ;
; 0.547 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.150      ;
; 0.551 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.154      ;
; 0.555 ; i2c_master_top:i2c_master|txr[7]                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.799      ;
; 0.562 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.165      ;
; 0.569 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.813      ;
; 0.573 ; state[0]                                                                                                         ; wb_dat_i[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.816      ;
; 0.577 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.496      ; 1.244      ;
; 0.579 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.496      ; 1.246      ;
; 0.581 ; wb_cyc_i                                                                                                         ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.824      ;
; 0.584 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.843      ;
; 0.586 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.845      ;
; 0.588 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.833      ;
; 0.593 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.835      ;
; 0.594 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.836      ;
; 0.596 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.838      ;
; 0.601 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; i2c_master_top:i2c_master|txr[0]                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.862      ;
; 0.605 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.865      ;
; 0.608 ; i2c_master_top:i2c_master|txr[0]                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.852      ;
; 0.608 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; i2c_master_top:i2c_master|txr[0]                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.853      ;
; 0.609 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.867      ;
; 0.609 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.867      ;
; 0.618 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.861      ;
; 0.619 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.862      ;
; 0.619 ; state[0]                                                                                                         ; state[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.862      ;
; 0.620 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.863      ;
; 0.621 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.864      ;
; 0.622 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~11                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|shift                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.865      ;
; 0.623 ; state[1]                                                                                                         ; wb_adr_i[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.866      ;
; 0.625 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.868      ;
; 0.625 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 1.266      ;
; 0.625 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~14                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.868      ;
; 0.626 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.868      ;
; 0.632 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.875      ;
; 0.641 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.884      ;
; 0.643 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.246      ;
; 0.643 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.246      ;
; 0.644 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.247      ;
; 0.647 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.890      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.967 ; -46.567        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.181 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -123.722                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.967 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.254     ; 1.700      ;
; -0.962 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.721      ;
; -0.951 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.254     ; 1.684      ;
; -0.946 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.705      ;
; -0.945 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.892      ;
; -0.941 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.161      ; 2.089      ;
; -0.937 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.883      ;
; -0.934 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.161      ; 2.082      ;
; -0.933 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.161      ; 2.081      ;
; -0.929 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.876      ;
; -0.926 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.161      ; 2.074      ;
; -0.922 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.681      ;
; -0.921 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.867      ;
; -0.915 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.674      ;
; -0.912 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.858      ;
; -0.910 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.857      ;
; -0.906 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.665      ;
; -0.902 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.163      ; 2.052      ;
; -0.899 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.658      ;
; -0.896 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.842      ;
; -0.894 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.841      ;
; -0.885 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.254     ; 1.618      ;
; -0.880 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.639      ;
; -0.878 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 1.790      ;
; -0.877 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.824      ;
; -0.875 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.254     ; 1.608      ;
; -0.873 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.811      ;
; -0.870 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.817      ;
; -0.870 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.629      ;
; -0.865 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 2.012      ;
; -0.860 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 2.007      ;
; -0.857 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.983      ;
; -0.855 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.254     ; 1.588      ;
; -0.855 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.801      ;
; -0.850 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.797      ;
; -0.850 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.609      ;
; -0.848 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 1.973      ;
; -0.846 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.161      ; 1.994      ;
; -0.845 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.791      ;
; -0.840 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.599      ;
; -0.838 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.161      ; 1.986      ;
; -0.833 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.592      ;
; -0.833 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.771      ;
; -0.830 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.589      ;
; -0.830 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.776      ;
; -0.829 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.775      ;
; -0.829 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.775      ;
; -0.829 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.775      ;
; -0.829 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.775      ;
; -0.829 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.775      ;
; -0.829 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.775      ;
; -0.829 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.775      ;
; -0.829 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.775      ;
; -0.829 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.775      ;
; -0.829 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.775      ;
; -0.828 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.775      ;
; -0.826 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.585      ;
; -0.826 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.585      ;
; -0.826 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.764      ;
; -0.825 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.161      ; 1.973      ;
; -0.825 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 1.972      ;
; -0.825 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.771      ;
; -0.823 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.160      ; 1.970      ;
; -0.823 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.582      ;
; -0.823 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 1.948      ;
; -0.821 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.139      ; 1.947      ;
; -0.820 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.766      ;
; -0.820 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.766      ;
; -0.818 ; i2c_master_top:i2c_master|ctr[7]                                                                              ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.765      ;
; -0.818 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.161      ; 1.966      ;
; -0.815 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.574      ;
; -0.811 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.757      ;
; -0.811 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.757      ;
; -0.811 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.757      ;
; -0.811 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.757      ;
; -0.811 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.757      ;
; -0.811 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.757      ;
; -0.811 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.757      ;
; -0.811 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.757      ;
; -0.811 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.757      ;
; -0.811 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.757      ;
; -0.810 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.569      ;
; -0.810 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.569      ;
; -0.810 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.569      ;
; -0.810 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.756      ;
; -0.810 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.756      ;
; -0.804 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.563      ;
; -0.804 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.563      ;
; -0.804 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.563      ;
; -0.804 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.563      ;
; -0.804 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 1.563      ;
; -0.804 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]      ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.750      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~14                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~14                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~12                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~12                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~10                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~10                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~11                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~11                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; i2c_master_top:i2c_master|ctr[7]                                                                                 ; i2c_master_top:i2c_master|ctr[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; state[0]                                                                                                         ; state[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; state[1]                                                                                                         ; state[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; wb_cyc_i                                                                                                         ; wb_cyc_i                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]    ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.193 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dscl_oen       ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.319      ;
; 0.196 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.321      ;
; 0.201 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.326      ;
; 0.217 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.343      ;
; 0.219 ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; state[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.344      ;
; 0.221 ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; state[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.346      ;
; 0.224 ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; wb_cyc_i                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.349      ;
; 0.255 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.380      ;
; 0.256 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.381      ;
; 0.258 ; i2c_master_top:i2c_master|txr[7]                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.385      ;
; 0.264 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.389      ;
; 0.266 ; state[1]                                                                                                         ; wb_dat_i[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; state[0]                                                                                                         ; wb_adr_i[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.392      ;
; 0.272 ; state[1]                                                                                                         ; wb_dat_i[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.397      ;
; 0.273 ; state[0]                                                                                                         ; wb_dat_i[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.400      ;
; 0.274 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.586      ;
; 0.280 ; i2c_master_top:i2c_master|txr[0]                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.407      ;
; 0.283 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.595      ;
; 0.284 ; i2c_master_top:i2c_master|txr[0]                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.411      ;
; 0.284 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.596      ;
; 0.285 ; i2c_master_top:i2c_master|txr[0]                                                                                 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.412      ;
; 0.287 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.599      ;
; 0.290 ; wb_cyc_i                                                                                                         ; i2c_master_top:i2c_master|wb_ack_o                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[2]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[3]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[4]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[7]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[5]                                             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|sr[6]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.426      ;
; 0.293 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.426      ;
; 0.294 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.298 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.256      ; 0.638      ;
; 0.298 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.423      ;
; 0.300 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al             ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.256      ; 0.641      ;
; 0.301 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.437      ;
; 0.304 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.437      ;
; 0.305 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.438      ;
; 0.306 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.637      ;
; 0.306 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.439      ;
; 0.311 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.311 ; state[0]                                                                                                         ; state[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.312 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.437      ;
; 0.313 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.438      ;
; 0.313 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]  ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.438      ;
; 0.315 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.441      ;
; 0.315 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.440      ;
; 0.315 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~13                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~14                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.441      ;
; 0.316 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~11                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|shift                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.442      ;
; 0.318 ; state[1]                                                                                                         ; wb_adr_i[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.443      ;
; 0.321 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.447      ;
; 0.321 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]     ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.447      ;
; 0.323 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                           ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.448      ;
; 0.332 ; state[1]                                                                                                         ; wb_cyc_i                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.457      ;
; 0.332 ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|c_state~11                                        ; i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|core_txd                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.458      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.364 ns




+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.121   ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.121   ; 0.181 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -206.119 ; 0.0   ; 0.0      ; 0.0     ; -149.49             ;
;  CLOCK_50        ; -206.119 ; 0.000 ; N/A      ; N/A     ; -149.490            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SCL           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDA                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RESET_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCL           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCL           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCL           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2415     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 2415     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 112   ; 112  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RESET_N    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RESET_N    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed May 28 22:16:38 2025
Info: Command: quartus_sta DE1_SoC -c DE1_SoC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE1_SoC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.121
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.121            -206.119 CLOCK_50 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -149.490 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.782
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.782            -178.539 CLOCK_50 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -149.490 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.967
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.967             -46.567 CLOCK_50 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -123.722 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.364 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Wed May 28 22:16:39 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


