verilog xil_defaultlib --include "D:/Program/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/ec67/hdl" --include "../../../../optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/5765/hdl" \
"../../../bd/intellight_v2/ip/intellight_v2_processing_system7_0_1/sim/intellight_v2_processing_system7_0_1.v" \
"../../../bd/intellight_v2/ip/intellight_v2_xbar_0/sim/intellight_v2_xbar_0.v" \
"../../../bd/intellight_v2/ip/intellight_v2_comm_ram_0_0/sim/intellight_v2_comm_ram_0_0.v" \
"../../../bd/intellight_v2/ip/intellight_v2_comm_ram_1_0/sim/intellight_v2_comm_ram_1_0.v" \
"../../../bd/intellight_v2/ip/intellight_v2_comm_ram_2_0/sim/intellight_v2_comm_ram_2_0.v" \
"../../../bd/intellight_v2/ip/intellight_v2_comm_ram_3_0/sim/intellight_v2_comm_ram_3_0.v" \
"../../../bd/intellight_v2/ip/intellight_v2_action_ram_wrapper_0_0/sim/intellight_v2_action_ram_wrapper_0_0.v" \
"../../../bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/Accelerator.v" \
"../../../bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/CU.v" \
"../../../bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v" \
"../../../bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MOI.v" \
"../../../bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/PG.v" \
"../../../bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/QA.v" \
"../../../bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/RD.v" \
"../../../bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/SD.v" \
"../../../bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v" \
"../../../bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_max.v" \
"../../../bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_mux.v" \
"../../../bd/intellight_v2/ipshared/ef8d/hdl/intellight_database_v1_0_S00_AXI.v" \
"../../../bd/intellight_v2/ipshared/ef8d/hdl/intellight_database_v1_0.v" \
"../../../bd/intellight_v2/ip/intellight_v2_intellight_database_0_2/sim/intellight_v2_intellight_database_0_2.v" \
"../../../bd/intellight_v2/ip/intellight_v2_auto_pc_2/sim/intellight_v2_auto_pc_2.v" \
"../../../bd/intellight_v2/ip/intellight_v2_auto_us_0/sim/intellight_v2_auto_us_0.v" \
"../../../bd/intellight_v2/ip/intellight_v2_auto_ds_0/sim/intellight_v2_auto_ds_0.v" \
"../../../bd/intellight_v2/ip/intellight_v2_auto_pc_0/sim/intellight_v2_auto_pc_0.v" \
"../../../bd/intellight_v2/ip/intellight_v2_auto_ds_1/sim/intellight_v2_auto_ds_1.v" \
"../../../bd/intellight_v2/ip/intellight_v2_auto_pc_1/sim/intellight_v2_auto_pc_1.v" \
"../../../bd/intellight_v2/sim/intellight_v2.v" \

verilog xil_defaultlib "glbl.v"

nosort
