{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459349693872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459349693903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 16:54:53 2016 " "Processing started: Wed Mar 30 16:54:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459349693903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459349693903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459349693903 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1459349694747 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1459349694747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1459349696419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/qbert_map_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/qbert_map_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qbert_Map_Color " "Found entity 1: Qbert_Map_Color" {  } { { "IP/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/IP/Qbert_Map_Color.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349724912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349724912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/nios_mtl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/nios_mtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl " "Found entity 1: nios_mtl" {  } { { "nios_mtl/synthesis/nios_mtl.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349724912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349724912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_mtl/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349724943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349724943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_mtl/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349724974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349724974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_irq_mapper " "Found entity 1: nios_mtl_irq_mapper" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349724990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349724990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0 " "Found entity 1: nios_mtl_mm_interconnect_0" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mtl_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725068 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mtl_mm_interconnect_0_rsp_mux_001" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mtl_mm_interconnect_0_rsp_mux" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mtl_mm_interconnect_0_rsp_demux" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_mtl_mm_interconnect_0_cmd_mux_003" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mtl_mm_interconnect_0_cmd_mux" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mtl_mm_interconnect_0_cmd_demux_001" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mtl_mm_interconnect_0_cmd_demux" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459349725302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459349725302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_mtl_mm_interconnect_0_router_005_default_decode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725302 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_mm_interconnect_0_router_005 " "Found entity 2: nios_mtl_mm_interconnect_0_router_005" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459349725333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459349725333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mtl_mm_interconnect_0_router_002_default_decode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725333 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_mm_interconnect_0_router_002 " "Found entity 2: nios_mtl_mm_interconnect_0_router_002" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459349725365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459349725365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mtl_mm_interconnect_0_router_001_default_decode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725365 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_mm_interconnect_0_router_001 " "Found entity 2: nios_mtl_mm_interconnect_0_router_001" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459349725396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1459349725396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mtl_mm_interconnect_0_router_default_decode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725396 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_mm_interconnect_0_router " "Found entity 2: nios_mtl_mm_interconnect_0_router" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_timer_timestamp " "Found entity 1: nios_mtl_timer_timestamp" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_sysid_qsys_0 " "Found entity 1: nios_mtl_sysid_qsys_0" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_onchip_mem " "Found entity 1: nios_mtl_onchip_mem" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_controller_avalon " "Found entity 1: mtl_controller_avalon" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Draw_Line.sv(23) " "Verilog HDL information at Draw_Line.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "nios_mtl/synthesis/submodules/Draw_Line.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/Draw_Line.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1459349725740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/draw_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/draw_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_Line " "Found entity 1: Draw_Line" {  } { { "nios_mtl/synthesis/submodules/Draw_Line.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/Draw_Line.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/cube_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/cube_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cube_generator " "Found entity 1: cube_generator" {  } { { "nios_mtl/synthesis/submodules/cube_generator.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/cube_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qbert_orange_bas_gauche " "Found entity 1: qbert_orange_bas_gauche" {  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/qbert_map_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/qbert_map_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qbert_Map_Color " "Found entity 1: Qbert_Map_Color" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_mtl_jtag_uart_0_sim_scfifo_w" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725849 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_jtag_uart_0_scfifo_w " "Found entity 2: nios_mtl_jtag_uart_0_scfifo_w" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725849 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_mtl_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_mtl_jtag_uart_0_sim_scfifo_r" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725849 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_mtl_jtag_uart_0_scfifo_r " "Found entity 4: nios_mtl_jtag_uart_0_scfifo_r" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725849 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_mtl_jtag_uart_0 " "Found entity 5: nios_mtl_jtag_uart_0" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu " "Found entity 1: nios_mtl_cpu" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_register_bank_a_module " "Found entity 1: nios_mtl_cpu_cpu_register_bank_a_module" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mtl_cpu_cpu_register_bank_b_module " "Found entity 2: nios_mtl_cpu_cpu_register_bank_b_module" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_mtl_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_mtl_cpu_cpu_nios2_oci_debug" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_mtl_cpu_cpu_nios2_oci_break " "Found entity 4: nios_mtl_cpu_cpu_nios2_oci_break" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_mtl_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_mtl_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_mtl_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_mtl_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_mtl_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_mtl_cpu_cpu_nios2_oci_itrace" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_mtl_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_mtl_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_mtl_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_mtl_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_mtl_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_mtl_cpu_cpu_nios2_oci_fifo" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_mtl_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_mtl_cpu_cpu_nios2_oci_pib" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_mtl_cpu_cpu_nios2_oci_im " "Found entity 15: nios_mtl_cpu_cpu_nios2_oci_im" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_mtl_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_mtl_cpu_cpu_nios2_performance_monitors" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_mtl_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_mtl_cpu_cpu_nios2_avalon_reg" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_mtl_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_mtl_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_mtl_cpu_cpu_nios2_ocimem " "Found entity 19: nios_mtl_cpu_cpu_nios2_ocimem" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_mtl_cpu_cpu_nios2_oci " "Found entity 20: nios_mtl_cpu_cpu_nios2_oci" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_mtl_cpu_cpu " "Found entity 21: nios_mtl_cpu_cpu" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_mtl_cpu_cpu_debug_slave_sysclk" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349725958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349725958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_debug_slave_tck " "Found entity 1: nios_mtl_cpu_cpu_debug_slave_tck" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_mtl_cpu_cpu_debug_slave_wrapper" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_cpu_cpu_test_bench " "Found entity 1: nios_mtl_cpu_cpu_test_bench" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_Switch " "Found entity 1: nios_mtl_Switch" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_Switch.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_Switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_LEDS " "Found entity 1: nios_mtl_LEDS" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_LEDS.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_mtl/synthesis/submodules/nios_mtl_button.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mtl_Button " "Found entity 1: nios_mtl_Button" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_Button.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_Button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/qbert_orange_bas_gauche.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/qbert_orange_bas_gauche.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qbert_orange_bas_gauche " "Found entity 1: qbert_orange_bas_gauche" {  } { { "IP/qbert_orange_bas_gauche.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/IP/qbert_orange_bas_gauche.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/mtl_controller_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/mtl_controller_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_controller_avalon " "Found entity 1: mtl_controller_avalon" {  } { { "IP/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/IP/mtl_controller_avalon.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726162 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Draw_Line.sv(23) " "Verilog HDL information at Draw_Line.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "IP/Draw_Line.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/IP/Draw_Line.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1459349726177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/draw_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/draw_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_Line " "Found entity 1: Draw_Line" {  } { { "IP/Draw_Line.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/IP/Draw_Line.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/cube_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/cube_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cube_generator " "Found entity 1: cube_generator" {  } { { "IP/cube_generator.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/IP/cube_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt_spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file lt_spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LT_SPI " "Found entity 1: LT_SPI" {  } { { "LT_SPI.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/LT_SPI.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "../MySPI.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/MySPI.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726208 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sdram_control/Sdram_RD_RAM.v " "Can't analyze file -- file sdram_control/Sdram_RD_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1459349726224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726224 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 sdram_control.v(322) " "Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1459349726240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726240 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "sdram_control/sdr_data_path.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1459349726255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "sdram_control/sdr_data_path.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "sdram_control/control_interface.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "sdram_control/command.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/command.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.sv 3 3 " "Found 3 design units, including 3 entities, in source file de0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726287 ""} { "Info" "ISGN_ENTITY_NAME" "2 touch_buffer " "Found entity 2: touch_buffer" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726287 ""} { "Info" "ISGN_ENTITY_NAME" "3 reset_delay " "Found entity 3: reset_delay" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL " "Found entity 1: MTL_PLL" {  } { { "MTL_PLL.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/MTL_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL " "Found entity 1: RAM_PLL" {  } { { "RAM_PLL.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/RAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loading_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file loading_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Loading_ROM " "Found entity 1: Loading_ROM" {  } { { "Loading_ROM.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/Loading_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349726318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349726318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459349727099 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Config DE0_NANO.sv(172) " "Verilog HDL warning at DE0_NANO.sv(172): object Config used but never assigned" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 172 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1459349727099 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Status DE0_NANO.sv(173) " "Verilog HDL or VHDL warning at DE0_NANO.sv(173): object \"Status\" assigned a value but never read" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459349727099 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pass DE0_NANO.sv(417) " "Verilog HDL or VHDL warning at DE0_NANO.sv(417): object \"pass\" assigned a value but never read" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459349727099 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reg_gesture DE0_NANO.sv(501) " "Verilog HDL warning at DE0_NANO.sv(501): object reg_gesture used but never assigned" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 501 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1459349727099 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Config\[1..0\] 0 DE0_NANO.sv(172) " "Net \"Config\[1..0\]\" at DE0_NANO.sv(172) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 172 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ImgNum 0 DE0_NANO.sv(178) " "Net \"ImgNum\" at DE0_NANO.sv(178) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 178 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_gesture.00010100 0 DE0_NANO.sv(501) " "Net \"reg_gesture.00010100\" at DE0_NANO.sv(501) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 501 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_gesture.00011100 0 DE0_NANO.sv(501) " "Net \"reg_gesture.00011100\" at DE0_NANO.sv(501) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 501 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "touch_ready 0 DE0_NANO.sv(502) " "Net \"touch_ready\" at DE0_NANO.sv(502) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 502 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_NANO.sv(125) " "Output port \"EPCS_ASDO\" at DE0_NANO.sv(125) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_NANO.sv(127) " "Output port \"EPCS_DCLK\" at DE0_NANO.sv(127) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_NANO.sv(128) " "Output port \"EPCS_NCSO\" at DE0_NANO.sv(128) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_NANO.sv(131) " "Output port \"G_SENSOR_CS_N\" at DE0_NANO.sv(131) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_NANO.sv(133) " "Output port \"I2C_SCLK\" at DE0_NANO.sv(133) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_NANO.sv(137) " "Output port \"ADC_CS_N\" at DE0_NANO.sv(137) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_NANO.sv(138) " "Output port \"ADC_SADDR\" at DE0_NANO.sv(138) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_NANO.sv(139) " "Output port \"ADC_SCLK\" at DE0_NANO.sv(139) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL_TOUCH_I2C_SCL DE0_NANO.sv(154) " "Output port \"MTL_TOUCH_I2C_SCL\" at DE0_NANO.sv(154) has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1459349727115 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT_SPI LT_SPI:Surf " "Elaborating entity \"LT_SPI\" for hierarchy \"LT_SPI:Surf\"" {  } { { "DE0_NANO.sv" "Surf" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LT_SPI.sv(91) " "Verilog HDL assignment warning at LT_SPI.sv(91): truncated value with size 32 to match size of target (3)" {  } { { "LT_SPI.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/LT_SPI.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459349727240 "|DE0_NANO|LT_SPI:Surf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_PLL MTL_PLL:MTL_PLL_inst " "Elaborating entity \"MTL_PLL\" for hierarchy \"MTL_PLL:MTL_PLL_inst\"" {  } { { "DE0_NANO.sv" "MTL_PLL_inst" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\"" {  } { { "MTL_PLL.v" "altpll_component" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/MTL_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\"" {  } { { "MTL_PLL.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/MTL_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349727552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 33 " "Parameter \"clk1_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 10101 " "Parameter \"clk1_phase_shift\" = \"10101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MTL_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MTL_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727568 ""}  } { { "MTL_PLL.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/MTL_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349727568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mtl_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mtl_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL_altpll " "Found entity 1: MTL_PLL_altpll" {  } { { "db/mtl_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/mtl_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349727724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349727724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_PLL_altpll MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated " "Elaborating entity \"MTL_PLL_altpll\" for hierarchy \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PLL RAM_PLL:RAM_PLL_inst " "Elaborating entity \"RAM_PLL\" for hierarchy \"RAM_PLL:RAM_PLL_inst\"" {  } { { "DE0_NANO.sv" "RAM_PLL_inst" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\"" {  } { { "RAM_PLL.v" "altpll_component" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/RAM_PLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\"" {  } { { "RAM_PLL.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/RAM_PLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349727943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=RAM_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=RAM_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349727958 ""}  } { { "RAM_PLL.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/RAM_PLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349727958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL_altpll " "Found entity 1: RAM_PLL_altpll" {  } { { "db/ram_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349728099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349728099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PLL_altpll RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated " "Elaborating entity \"RAM_PLL_altpll\" for hierarchy \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:reset_delay_inst " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:reset_delay_inst\"" {  } { { "DE0_NANO.sv" "reset_delay_inst" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control:sdram_control_inst " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control:sdram_control_inst\"" {  } { { "DE0_NANO.sv" "sdram_control_inst" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sdram_control.v(342) " "Verilog HDL assignment warning at sdram_control.v(342): truncated value with size 4 to match size of target (2)" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459349728208 "|DE0_NANO|sdram_control:sdram_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_control.v(390) " "Verilog HDL assignment warning at sdram_control.v(390): truncated value with size 32 to match size of target (10)" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459349728208 "|DE0_NANO|sdram_control:sdram_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface sdram_control:sdram_control_inst\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"sdram_control:sdram_control_inst\|control_interface:u_control_interface\"" {  } { { "sdram_control/sdram_control.v" "u_control_interface" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459349728396 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459349728396 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "sdram_control/control_interface.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459349728396 "|DE0_NANO|sdram_control:sdram_control_inst|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command sdram_control:sdram_control_inst\|command:u_command " "Elaborating entity \"command\" for hierarchy \"sdram_control:sdram_control_inst\|command:u_command\"" {  } { { "sdram_control/sdram_control.v" "u_command" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728458 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1459349728458 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1459349728458 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(279) " "Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control/command.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/command.v" 279 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1459349728458 "|DE0_NANO|sdram_control:sdram_control_inst|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path sdram_control:sdram_control_inst\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"sdram_control:sdram_control_inst\|sdr_data_path:u_sdr_data_path\"" {  } { { "sdram_control/sdram_control.v" "u_sdr_data_path" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "sdram_control/sdr_data_path.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459349728537 "|DE0_NANO|sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "sdram_control/sdram_control.v" "u_write1_fifo" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349728833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728849 ""}  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349728849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_pej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_pej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_pej1 " "Found entity 1: dcfifo_pej1" {  } { { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349728974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349728974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_pej1 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated " "Elaborating entity \"dcfifo_pej1\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349728974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349729052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349729052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_pej1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349729052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349729240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349729240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_pej1.tdf" "rdptr_g1p" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349729240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349729396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349729396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_pej1.tdf" "wrptr_g1p" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349729396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj31 " "Found entity 1: altsyncram_rj31" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349729724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349729724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj31 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram " "Elaborating entity \"altsyncram_rj31\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\"" {  } { { "db/dcfifo_pej1.tdf" "fifo_ram" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349729740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349729834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349729834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_brp" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349729834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349729896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349729896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_gd9:rs_bwp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_gd9:rs_bwp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_bwp" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349729896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/alt_synch_pipe_ikd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349729974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349729974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_pej1.tdf" "rs_dgwp" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349729974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349730052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349730052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe14 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe14" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/alt_synch_pipe_ikd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349730052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349730130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349730130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_pej1.tdf" "wraclr" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349730146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/alt_synch_pipe_jkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349730224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349730224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_pej1.tdf" "ws_dgrp" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349730224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349730302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349730302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe19\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe19" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/alt_synch_pipe_jkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349730302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349730474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349730474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_pej1.tdf" "rdempty_eq_comp" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349730474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349730630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349730630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_pej1.tdf" "cntr_b" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349730630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "sdram_control/sdram_control.v" "u_read1_fifo" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349730849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349731099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731115 ""}  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349731115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hgj1 " "Found entity 1: dcfifo_hgj1" {  } { { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349731240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349731240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hgj1 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated " "Elaborating entity \"dcfifo_hgj1\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_gray2bin_7ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349731334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349731334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_gray2bin_7ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_hgj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349731505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349731505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_hgj1.tdf" "rdptr_g1p" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349731677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349731677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_hgj1.tdf" "wrptr_g1p" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dm31 " "Found entity 1: altsyncram_dm31" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349731834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349731834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dm31 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram " "Elaborating entity \"altsyncram_dm31\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\"" {  } { { "db/dcfifo_hgj1.tdf" "fifo_ram" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/alt_synch_pipe_rld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349731943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349731943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\"" {  } { { "db/dcfifo_hgj1.tdf" "rs_dgwp" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349731943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349732021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349732021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe12" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/alt_synch_pipe_rld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349732021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349732099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349732099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_brp" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349732099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349732380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349732380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_re9:ws_bwp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|dffpipe_re9:ws_bwp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_bwp" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349732380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/alt_synch_pipe_sld.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349732459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349732459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\"" {  } { { "db/dcfifo_hgj1.tdf" "ws_dgrp" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349732474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349732537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349732537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_se9:dffpipe17 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_se9:dffpipe17\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe17" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/alt_synch_pipe_sld.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349732537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349732693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349732693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_hgj1.tdf" "rdempty_eq_comp" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349732709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl nios_mtl:u0 " "Elaborating entity \"nios_mtl\" for hierarchy \"nios_mtl:u0\"" {  } { { "DE0_NANO.sv" "u0" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349732912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_Button nios_mtl:u0\|nios_mtl_Button:button " "Elaborating entity \"nios_mtl_Button\" for hierarchy \"nios_mtl:u0\|nios_mtl_Button:button\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "button" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_LEDS nios_mtl:u0\|nios_mtl_LEDS:leds " "Elaborating entity \"nios_mtl_LEDS\" for hierarchy \"nios_mtl:u0\|nios_mtl_LEDS:leds\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "leds" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_Switch nios_mtl:u0\|nios_mtl_Switch:switch " "Elaborating entity \"nios_mtl_Switch\" for hierarchy \"nios_mtl:u0\|nios_mtl_Switch:switch\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "switch" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu nios_mtl:u0\|nios_mtl_cpu:cpu " "Elaborating entity \"nios_mtl_cpu\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "cpu" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu " "Elaborating entity \"nios_mtl_cpu_cpu\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu.v" "cpu" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_test_bench nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_test_bench:the_nios_mtl_cpu_cpu_test_bench " "Elaborating entity \"nios_mtl_cpu_cpu_test_bench\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_test_bench:the_nios_mtl_cpu_cpu_test_bench\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_test_bench" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_register_bank_a_module nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a " "Elaborating entity \"nios_mtl_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "nios_mtl_cpu_cpu_register_bank_a" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349733990 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349733990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349734146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349734146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349734146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_register_bank_b_module nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b " "Elaborating entity \"nios_mtl_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "nios_mtl_cpu_cpu_register_bank_b" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349734255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349734334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_debug nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349734443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349734552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349734584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349734584 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349734584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_break nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_break:the_nios_mtl_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_break:the_nios_mtl_cpu_cpu_nios2_oci_break\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_break" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349734599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_xbrk nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_xbrk:the_nios_mtl_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_xbrk:the_nios_mtl_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349734693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_dbrk nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349734755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_itrace nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_itrace:the_nios_mtl_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_itrace:the_nios_mtl_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349734818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_dtrace nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_td_mode nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace\|nios_mtl_cpu_cpu_nios2_oci_td_mode:nios_mtl_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace\|nios_mtl_cpu_cpu_nios2_oci_td_mode:nios_mtl_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "nios_mtl_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_fifo nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\|nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\|nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\|nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\|nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\|nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo\|nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_pib nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_pib:the_nios_mtl_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_pib:the_nios_mtl_cpu_cpu_nios2_oci_pib\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_oci_im nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_im:the_nios_mtl_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_im:the_nios_mtl_cpu_cpu_nios2_oci_im\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_oci_im" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_avalon_reg nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_nios2_ocimem nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios_mtl_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_nios2_ocimem" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_ociram_sp_ram_module nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios_mtl_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "nios_mtl_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349735912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349735912 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349735912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349736068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349736068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem\|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_debug_slave_wrapper nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios_mtl_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "the_nios_mtl_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_debug_slave_tck nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios_mtl_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "the_nios_mtl_cpu_cpu_debug_slave_tck" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_cpu_cpu_debug_slave_sysclk nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios_mtl_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "the_nios_mtl_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "nios_mtl_cpu_cpu_debug_slave_phy" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349736740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736740 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349736740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736755 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349736802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_jtag_uart_0 nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_mtl_jtag_uart_0\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "jtag_uart_0" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_jtag_uart_0_scfifo_w nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_mtl_jtag_uart_0_scfifo_w\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "the_nios_mtl_jtag_uart_0_scfifo_w" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "wfifo" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349738724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738724 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349738724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349738849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349738849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349738927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349738927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349738927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349739193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349739193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349739193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349739365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349739365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349739365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349739537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349739537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349739537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349739709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349739709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349739709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349739896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349739896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349739896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_jtag_uart_0_scfifo_r nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_mtl_jtag_uart_0_scfifo_r\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "the_nios_mtl_jtag_uart_0_scfifo_r" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349739943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "nios_mtl_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349740255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349740490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349740490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349740490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349740490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349740490 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349740490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349740568 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349740599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349740662 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_mtl:u0\|nios_mtl_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349740709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtl_controller_avalon nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0 " "Elaborating entity \"mtl_controller_avalon\" for hierarchy \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "nios_mtl_controller_0" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349740724 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "q_rom mtl_controller_avalon.sv(100) " "Verilog HDL warning at mtl_controller_avalon.sv(100): object q_rom used but never assigned" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 100 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1459349740724 "|DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address mtl_controller_avalon.sv(101) " "Verilog HDL or VHDL warning at mtl_controller_avalon.sv(101): object \"address\" assigned a value but never read" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459349740724 "|DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mtl_controller_avalon.sv(267) " "Verilog HDL assignment warning at mtl_controller_avalon.sv(267): truncated value with size 32 to match size of target (19)" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1459349740740 "|DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "q_rom 0 mtl_controller_avalon.sv(100) " "Net \"q_rom\" at mtl_controller_avalon.sv(100) has no driver or initial value, using a default initial value '0'" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1459349740755 "|DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qbert_Map_Color nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta " "Elaborating entity \"Qbert_Map_Color\" for hierarchy \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\"" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "Beta" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349740865 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1_x_offset_n1 Qbert_Map_Color.sv(60) " "Verilog HDL or VHDL warning at Qbert_Map_Color.sv(60): object \"R1_x_offset_n1\" assigned a value but never read" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459349740880 "|DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1_x_offset_n2 Qbert_Map_Color.sv(60) " "Verilog HDL or VHDL warning at Qbert_Map_Color.sv(60): object \"R1_x_offset_n2\" assigned a value but never read" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459349740880 "|DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1_x_offset_n3 Qbert_Map_Color.sv(60) " "Verilog HDL or VHDL warning at Qbert_Map_Color.sv(60): object \"R1_x_offset_n3\" assigned a value but never read" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459349740880 "|DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2_x_offset_n1 Qbert_Map_Color.sv(97) " "Verilog HDL or VHDL warning at Qbert_Map_Color.sv(97): object \"R2_x_offset_n1\" assigned a value but never read" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459349740880 "|DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2_x_offset_n2 Qbert_Map_Color.sv(97) " "Verilog HDL or VHDL warning at Qbert_Map_Color.sv(97): object \"R2_x_offset_n2\" assigned a value but never read" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459349740880 "|DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3_x_offset_n1 Qbert_Map_Color.sv(128) " "Verilog HDL or VHDL warning at Qbert_Map_Color.sv(128): object \"R3_x_offset_n1\" assigned a value but never read" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459349740880 "|DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "Qbert_Map_Color.sv(186) " "Verilog HDL warning at Qbert_Map_Color.sv(186): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 186 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1459349740896 "|DE0_NANO|nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qbert_orange_bas_gauche nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta " "Elaborating entity \"qbert_orange_bas_gauche\" for hierarchy \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\"" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "Beta" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cube_generator nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|cube_generator:rank1_n1 " "Elaborating entity \"cube_generator\" for hierarchy \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|cube_generator:rank1_n1\"" {  } { { "nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" "rank1_n1" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/Qbert_Map_Color.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_Line nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|cube_generator:rank1_n1\|Draw_Line:line12 " "Elaborating entity \"Draw_Line\" for hierarchy \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|cube_generator:rank1_n1\|Draw_Line:line12\"" {  } { { "nios_mtl/synthesis/submodules/cube_generator.sv" "line12" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/cube_generator.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_onchip_mem nios_mtl:u0\|nios_mtl_onchip_mem:onchip_mem " "Elaborating entity \"nios_mtl_onchip_mem\" for hierarchy \"nios_mtl:u0\|nios_mtl_onchip_mem:onchip_mem\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "onchip_mem" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_mtl:u0\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_mtl:u0\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" "the_altsyncram" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:u0\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_mtl:u0\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349741787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:u0\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_mtl:u0\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_mtl_onchip_mem.hex " "Parameter \"init_file\" = \"nios_mtl_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741787 ""}  } { { "nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349741787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9lc1 " "Found entity 1: altsyncram_9lc1" {  } { { "db/altsyncram_9lc1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_9lc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349741927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349741927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9lc1 nios_mtl:u0\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_9lc1:auto_generated " "Elaborating entity \"altsyncram_9lc1\" for hierarchy \"nios_mtl:u0\|nios_mtl_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_9lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349741927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_sysid_qsys_0 nios_mtl:u0\|nios_mtl_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_mtl_sysid_qsys_0\" for hierarchy \"nios_mtl:u0\|nios_mtl_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "sysid_qsys_0" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349742584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_timer_timestamp nios_mtl:u0\|nios_mtl_timer_timestamp:timer_timestamp " "Elaborating entity \"nios_mtl_timer_timestamp\" for hierarchy \"nios_mtl:u0\|nios_mtl_timer_timestamp:timer_timestamp\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "timer_timestamp" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349742630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0 nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mtl_mm_interconnect_0\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "mm_interconnect_0" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349742724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349743724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349743787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "nios_mtl_controller_0_avalon_translator" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349743865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349743959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349744037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349744115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349744209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_timestamp_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_timestamp_s1_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "timer_timestamp_s1_translator" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349744287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349744396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349744568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349744630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "nios_mtl_controller_0_avalon_agent" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349744709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349744818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "nios_mtl_controller_0_avalon_agent_rsp_fifo" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 1644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349744896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router:router " "Elaborating entity \"nios_mtl_mm_interconnect_0_router\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router:router\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "router" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349745224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_default_decode nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router:router\|nios_mtl_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router:router\|nios_mtl_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349745380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_001 nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_001\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "router_001" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349745443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_001_default_decode nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_001:router_001\|nios_mtl_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_001:router_001\|nios_mtl_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349745537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_002 nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_002\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "router_002" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349745584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_002_default_decode nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_002:router_002\|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_002:router_002\|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349745662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_005 nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_005\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "router_005" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349745740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_router_005_default_decode nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_005:router_005\|nios_mtl_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_mtl_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_router_005:router_005\|nios_mtl_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349745787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_cmd_demux nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mtl_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349745912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_cmd_demux_001 nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_mtl_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349746005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_cmd_mux nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mtl_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349746068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_cmd_mux_003 nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios_mtl_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 2982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349746130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349746209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349746271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_rsp_demux nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mtl_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 3090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349746365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_rsp_mux nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mtl_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 3303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349746490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349746677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349746724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_rsp_mux_001 nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_mtl_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349746787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349746865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_avalon_st_adapter nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mtl_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v" 3355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349746943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_mtl:u0\|nios_mtl_mm_interconnect_0:mm_interconnect_0\|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349746990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mtl_irq_mapper nios_mtl:u0\|nios_mtl_irq_mapper:irq_mapper " "Elaborating entity \"nios_mtl_irq_mapper\" for hierarchy \"nios_mtl:u0\|nios_mtl_irq_mapper:irq_mapper\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "irq_mapper" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349747162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_mtl:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_mtl:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_mtl/synthesis/nios_mtl.v" "rst_controller" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/nios_mtl.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349747271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_mtl:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_mtl:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_mtl/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349747318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_mtl:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_mtl:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_mtl/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349747380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_buffer touch_buffer:touch_buffer_west " "Elaborating entity \"touch_buffer\" for hierarchy \"touch_buffer:touch_buffer_west\"" {  } { { "DE0_NANO.sv" "touch_buffer_west" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349747427 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1459349752396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.03.30.16:56:06 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2016.03.30.16:56:06 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1459349766576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1459349773060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1459349773560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1459349777081 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1459349777128 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1459349777206 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1459349777362 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1459349777425 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1459349777440 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1459349785565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349785940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349785940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349786034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349786034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349786034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349786034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349786065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349786065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349786143 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349786143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349786143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349786190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349786190 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 42 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 76 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 110 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 144 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 178 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 212 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 246 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 280 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 314 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 348 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 382 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 416 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 450 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 484 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 518 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 552 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 314 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349789159 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1459349789159 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1459349789159 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 42 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 76 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 110 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 144 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 178 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 212 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 246 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 280 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 314 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 348 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 382 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 416 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 450 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 484 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 518 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 552 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349797175 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1459349797175 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1459349797175 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 42 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 76 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 110 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 144 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 178 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 212 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 246 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 280 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 314 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 348 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 382 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 416 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 450 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 484 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 518 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdram_control:sdram_control_inst\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hgj1:auto_generated\|altsyncram_dm31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_dm31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_dm31.tdf" 552 2 0 } } { "db/dcfifo_hgj1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_hgj1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_RD_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 304 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349798112 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1459349798112 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1459349798112 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|Div3\"" {  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "Div3" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349814472 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|Div2\"" {  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "Div2" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349814472 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|Div1\"" {  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "Div1" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349814472 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|Div4\"" {  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "Div4" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349814472 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|Div0\"" {  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "Div0" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349814472 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1459349814472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div3\"" {  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349814643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div3 " "Instantiated megafunction \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349814643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349814643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349814643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349814643 ""}  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349814643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rim " "Found entity 1: lpm_divide_rim" {  } { { "db/lpm_divide_rim.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/lpm_divide_rim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349814768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349814768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/sign_div_unsign_jlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349814862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349814862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q6f " "Found entity 1: alt_u_div_q6f" {  } { { "db/alt_u_div_q6f.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/alt_u_div_q6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349814956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349814956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349815159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349815159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349815331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349815331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div1\"" {  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349815440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div1 " "Instantiated megafunction \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349815440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349815440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349815440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349815440 ""}  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349815440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349815581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349815581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349815659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349815659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r6f " "Found entity 1: alt_u_div_r6f" {  } { { "db/alt_u_div_r6f.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/alt_u_div_r6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349815768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349815768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div4\"" {  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349815909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div4 " "Instantiated megafunction \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349815909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349815909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349815909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349815909 ""}  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349815909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div0\"" {  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349815987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div0 " "Instantiated megafunction \"nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|Qbert_Map_Color:Beta\|qbert_orange_bas_gauche:Beta\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349815987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349815987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349815987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459349815987 ""}  } { { "nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/qbert_orange_bas_gauche.sv" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1459349815987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/lpm_divide_tim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349816128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349816128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349816206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349816206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459349816300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459349816300 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1459349819628 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MTL_TOUCH_I2C_SDA " "bidirectional pin \"MTL_TOUCH_I2C_SDA\" has no driver" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 155 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1459349820328 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1459349820328 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[4\] VCC pin " "The pin \"GPIO_2\[4\]\" is fed by VCC" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1459349820328 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[5\] VCC pin " "The pin \"GPIO_2\[5\]\" is fed by VCC" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1459349820328 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1459349820328 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 103 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 3025 -1 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 4022 -1 0 } } { "nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 3644 -1 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 2252 -1 0 } } { "db/a_graycounter_s57.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_graycounter_s57.tdf" 38 2 0 } } { "nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v" 166 -1 0 } } { "nios_mtl/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/a_graycounter_1lc.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1459349820660 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1459349820660 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[4\]~synth " "Node \"GPIO_2\[4\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349830957 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[5\]~synth " "Node \"GPIO_2\[5\]~synth\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349830957 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1459349830957 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459349830973 "|DE0_NANO|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459349830973 "|DE0_NANO|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459349830973 "|DE0_NANO|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459349830973 "|DE0_NANO|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459349830973 "|DE0_NANO|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459349830973 "|DE0_NANO|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459349830973 "|DE0_NANO|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459349830973 "|DE0_NANO|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "MTL_TOUCH_I2C_SCL GND " "Pin \"MTL_TOUCH_I2C_SCL\" is stuck at GND" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459349830973 "|DE0_NANO|MTL_TOUCH_I2C_SCL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1459349830973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349832738 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "217 " "217 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1459349847348 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349847488 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.map.smsg " "Generated suppressed messages file C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1459349849441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1459349855441 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349855441 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856582 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856598 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1459349856598 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349858160 "|DE0_NANO|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349858160 "|DE0_NANO|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349858160 "|DE0_NANO|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349858160 "|DE0_NANO|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349858160 "|DE0_NANO|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349858160 "|DE0_NANO|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349858160 "|DE0_NANO|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349858160 "|DE0_NANO|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MTL_TOUCH_INT_n " "No output dependent on input pin \"MTL_TOUCH_INT_n\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 156 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459349858160 "|DE0_NANO|MTL_TOUCH_INT_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1459349858160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10107 " "Implemented 10107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1459349858176 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1459349858176 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1459349858176 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9776 " "Implemented 9776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1459349858176 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1459349858176 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1459349858176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1459349858176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 187 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 187 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459349858738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 16:57:38 2016 " "Processing ended: Wed Mar 30 16:57:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459349858738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:45 " "Elapsed time: 00:02:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459349858738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:03 " "Total CPU time (on all processors): 00:04:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459349858738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459349858738 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1459349864332 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1459349864332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459349864473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459349864473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 16:57:42 2016 " "Processing started: Wed Mar 30 16:57:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459349864473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1459349864473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1459349864488 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1459349864926 ""}
{ "Info" "0" "" "Project  = DE0_NANO" {  } {  } 0 0 "Project  = DE0_NANO" 0 0 "Fitter" 0 0 1459349864926 ""}
{ "Info" "0" "" "Revision = DE0_NANO" {  } {  } 0 0 "Revision = DE0_NANO" 0 0 "Fitter" 0 0 1459349864926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1459349865582 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1459349865801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1459349865941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1459349865941 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ram_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3833 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1459349866098 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/ram_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3834 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1459349866098 ""}  } { { "db/ram_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3833 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1459349866098 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 33 50 0 0 " "Implementing clock multiplication of 33, clock division of 50, and phase shift of 0 degrees (0 ps) for MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mtl_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/mtl_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3854 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1459349866098 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 33 50 120 10101 " "Implementing clock multiplication of 33, clock division of 50, and phase shift of 120 degrees (10101 ps) for MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mtl_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/mtl_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3855 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1459349866098 ""}  } { { "db/mtl_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/mtl_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3854 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1459349866098 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 " "Atom \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1459349866113 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1459349866113 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866613 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866613 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866613 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866613 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866613 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866613 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866613 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866613 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866613 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866613 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866613 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866613 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866613 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866629 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866629 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"sdram_control:sdram_control_inst\|Sdram_WR_FIFO:u_write2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pej1:auto_generated\|altsyncram_rj31:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/altsyncram_rj31.tdf" 38 2 0 } } { "db/dcfifo_pej1.tdf" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/dcfifo_pej1.tdf" 63 0 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 0 0 } } { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/Sdram_WR_FIFO.v" 83 0 0 } } { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 294 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 338 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1459349866629 "|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1459349866816 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1459349866832 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459349867926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459349867926 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1459349867926 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1459349867926 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1459349868019 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1459349868019 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1459349868019 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1459349868019 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1459349868051 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1459349868910 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 " "The parameters of the PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 and the PLL RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 99 " "The value of the parameter \"M\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 99" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 10 " "The value of the parameter \"N\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 14000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 14000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 15226 " "The value of the parameter \"Min Lock Period\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 15226" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 20000 " "The value of the parameter \"Max Lock Period\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 20000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 and PLL MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 4 " "The value of the parameter \"M_PH\" for the PLL atom RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 is 4" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1459349871066 ""}  } { { "db/mtl_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/mtl_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3854 9698 10655 0 0 ""} { 0 { 0 ""} 0 3833 9698 10655 0 0 ""}  }  } } { "db/ram_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ram_pll_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1459349871066 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 247 0 0 } } { "db/mtl_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/mtl_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3854 9698 10655 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1459349871394 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hgj1 " "Entity dcfifo_hgj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pej1 " "Entity dcfifo_pej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459349875426 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1459349875426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1459349875691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875691 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1459349875691 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1459349875691 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1459349875707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875707 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1459349875707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1459349875707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1459349875707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875707 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1459349875707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1459349875723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875723 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1459349875723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1459349875723 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_mtl/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_mtl/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459349875723 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.sdc " "Reading SDC File: 'nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459349875801 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459349875879 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875910 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875910 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875910 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1459349875910 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1459349875910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1459349875910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1459349876426 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1459349876441 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459349876441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459349876441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459349876441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459349876441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.303 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  30.303 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459349876441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.303 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  30.303 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459349876441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459349876441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1459349876441 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1459349876441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""}  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 22148 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459349879363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""}  } { { "db/mtl_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/mtl_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3854 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459349879363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""}  } { { "db/mtl_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/mtl_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3854 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459349879363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""}  } { { "db/ram_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3833 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459349879363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""}  } { { "db/ram_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3833 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459349879363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 21566 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459349879363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_mtl:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_mtl:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|enable " "Destination node nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|enable" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 117 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 1924 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_mtl:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios_mtl:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios_mtl/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 6978 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|W_rf_wren " "Destination node nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|W_rf_wren" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v" 3596 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3213 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_mtl:u0\|nios_mtl_cpu:cpu\|nios_mtl_cpu_cpu:cpu\|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci\|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 2456 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|reg_readdata\[0\]~14 " "Destination node nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|reg_readdata\[0\]~14" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 10343 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|nios_top_color~0 " "Destination node nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|nios_top_color~0" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 11015 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|nios_top_color\[5\]~2 " "Destination node nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|nios_top_color\[5\]~2" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 11017 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|nios_top_color~3 " "Destination node nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|nios_top_color~3" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 11187 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|nios_top_color~4 " "Destination node nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|nios_top_color~4" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 11269 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|nios_top_color~5 " "Destination node nios_mtl:u0\|mtl_controller_avalon:nios_mtl_controller_0\|nios_top_color~5" {  } { { "nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/mtl_controller_avalon.sv" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 11439 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1459349879363 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1459349879363 ""}  } { { "nios_mtl/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/nios_mtl/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 573 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459349879363 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_delay:reset_delay_inst\|WideOr0  " "Automatically promoted node reset_delay:reset_delay_inst\|WideOr0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|SA\[10\] " "Destination node sdram_control:sdram_control_inst\|command:u_command\|SA\[10\]" {  } { { "sdram_control/command.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/command.v" 399 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3541 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|CAS_N " "Destination node sdram_control:sdram_control_inst\|command:u_command\|CAS_N" {  } { { "sdram_control/command.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/command.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3575 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|CS_N " "Destination node sdram_control:sdram_control_inst\|command:u_command\|CS_N" {  } { { "sdram_control/command.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/command.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3573 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|RAS_N " "Destination node sdram_control:sdram_control_inst\|command:u_command\|RAS_N" {  } { { "sdram_control/command.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/command.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3574 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|WE_N " "Destination node sdram_control:sdram_control_inst\|command:u_command\|WE_N" {  } { { "sdram_control/command.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/command.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3576 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|SA~11 " "Destination node sdram_control:sdram_control_inst\|command:u_command\|SA~11" {  } { { "sdram_control/command.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/command.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 7102 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|command:u_command\|oe4 " "Destination node sdram_control:sdram_control_inst\|command:u_command\|oe4" {  } { { "sdram_control/command.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/command.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3566 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control:sdram_control_inst\|rWR1_ADDR\[8\]~41 " "Destination node sdram_control:sdram_control_inst\|rWR1_ADDR\[8\]~41" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/sdram_control/sdram_control.v" 437 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 8256 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_delay:reset_delay_inst\|WideOr0~_wirecell " "Destination node reset_delay:reset_delay_inst\|WideOr0~_wirecell" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 21559 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1459349879363 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1459349879363 ""}  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 616 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 3830 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459349879363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1459349884979 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1459349885026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1459349885042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1459349885104 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1459349885198 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1459349885292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1459349885292 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1459349885339 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1459349887276 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1459349887339 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1459349887339 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"RAM_PLL:RAM_PLL_inst\|altpll:altpll_component\|RAM_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ram_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/ram_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "RAM_PLL.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/RAM_PLL.v" 94 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 257 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 117 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1459349888183 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1 clk\[1\] MTL_DCLK~output " "PLL \"MTL_PLL:MTL_PLL_inst\|altpll:altpll_component\|MTL_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"MTL_DCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/mtl_pll_altpll.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/db/mtl_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "MTL_PLL.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/MTL_PLL.v" 94 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 247 0 0 } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 151 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1459349888198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459349889386 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1459349889464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1459349895854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459349902823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1459349903136 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1459349945749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:43 " "Fitter placement operations ending: elapsed time is 00:00:43" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459349945749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1459349952264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1459349973249 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1459349973249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459349987686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1459349987686 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1459349987686 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 33.14 " "Total time spent on timing analysis during the Fitter is 33.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1459349988514 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1459349988921 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1459349991827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1459349992014 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1459349994796 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459350000937 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 453 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1459350004046 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "80 Cyclone IV E " "80 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 457 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 463 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 382 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 383 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 384 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 419 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 420 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MTL_TOUCH_INT_n 3.3-V LVTTL J13 " "Pin MTL_TOUCH_INT_n uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MTL_TOUCH_INT_n } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL_TOUCH_INT_n" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 469 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 459 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 375 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 376 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 377 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 378 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 380 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 381 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 385 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 386 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 387 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 388 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 389 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 390 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 391 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 392 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 393 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 394 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 395 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 396 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 397 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 398 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 399 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 400 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 401 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 402 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 403 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 404 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 405 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 406 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 407 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 408 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 409 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 410 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 411 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 412 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 413 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 414 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 415 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 416 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 417 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 418 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MTL_TOUCH_I2C_SDA 3.3-V LVTTL K15 " "Pin MTL_TOUCH_I2C_SDA uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MTL_TOUCH_I2C_SDA } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL_TOUCH_I2C_SDA" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 468 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 354 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 355 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 356 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 357 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 358 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 359 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 360 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 361 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 362 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 363 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 364 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 365 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 366 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 367 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 368 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 369 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 372 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 324 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 373 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 374 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 322 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 323 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 379 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 101 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 445 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 334 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 335 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 336 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 337 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 110 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 338 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 333 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004046 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1459350004046 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 453 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1459350004062 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1459350004062 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 459 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 375 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 376 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 377 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 378 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 380 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 381 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 385 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 386 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 387 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 388 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 389 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 390 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 391 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 392 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 393 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 394 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 395 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 396 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 397 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 398 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 399 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 400 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 401 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 402 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 403 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 404 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 405 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 406 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 407 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 408 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 409 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 410 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 411 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 412 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 413 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 414 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 415 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 416 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 417 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 418 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MTL_TOUCH_I2C_SDA a permanently disabled " "Pin MTL_TOUCH_I2C_SDA has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MTL_TOUCH_I2C_SDA } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MTL_TOUCH_I2C_SDA" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 468 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 372 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 373 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 374 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently enabled " "Pin GPIO_2\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 322 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently enabled " "Pin GPIO_2\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 323 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.sv" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/" { { 0 { 0 ""} 0 379 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1459350004062 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1459350004062 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.fit.smsg " "Generated suppressed messages file C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/NIOS_MTL/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1459350006546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1563 " "Peak virtual memory: 1563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459350012343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 17:00:12 2016 " "Processing ended: Wed Mar 30 17:00:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459350012343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:30 " "Elapsed time: 00:02:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459350012343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:51 " "Total CPU time (on all processors): 00:03:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459350012343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1459350012343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1459350016608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459350016640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 17:00:16 2016 " "Processing started: Wed Mar 30 17:00:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459350016640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1459350016640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1459350016640 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1459350017890 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1459350017890 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1459350021749 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1459350021858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459350023062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 17:00:23 2016 " "Processing ended: Wed Mar 30 17:00:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459350023062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459350023062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459350023062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1459350023062 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1459350024046 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1459350028327 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1459350028327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1459350028483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459350028499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 17:00:26 2016 " "Processing started: Wed Mar 30 17:00:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459350028499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459350028499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_NANO -c DE0_NANO " "Command: quartus_sta DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459350028499 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1459350029108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1459350030374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1459350030515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1459350030515 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hgj1 " "Entity dcfifo_hgj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pej1 " "Entity dcfifo_pej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1459350032999 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1459350032999 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp\|dffpipe_se9:dffpipe17\|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459350033265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459350033265 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459350033265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459350033265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459350033280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459350033280 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459350033280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459350033280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459350033280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459350033280 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459350033280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1459350033296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1459350033296 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459350033296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1459350033296 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_mtl/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_mtl/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1459350033296 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.sdc " "Reading SDC File: 'nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1459350033374 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1459350033468 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1459350033484 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1459350033484 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1459350033484 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1459350033484 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1459350033484 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1459350033484 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1459350034109 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1459350034124 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1459350034234 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1459350035280 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1459350035280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.023 " "Worst-case setup slack is -20.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.023           -9370.481 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -20.023           -9370.481 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.974            -118.729 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.974            -118.729 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.673              -8.866 CLOCK_50  " "   -1.673              -8.866 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.394               0.000 altera_reserved_tck  " "   47.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350035312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 CLOCK_50  " "    0.309               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.343               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 altera_reserved_tck  " "    0.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350035484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.125 " "Worst-case recovery slack is -3.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.125            -141.197 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.125            -141.197 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.357              -4.714 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.357              -4.714 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.254               0.000 CLOCK_50  " "   16.254               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.328               0.000 altera_reserved_tck  " "   48.328               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350035562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.925 " "Worst-case removal slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.925               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 altera_reserved_tck  " "    1.062               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.254               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.254               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.046               0.000 CLOCK_50  " "    3.046               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350035624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.746 " "Worst-case minimum pulse width slack is 4.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.746               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.746               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.484               0.000 CLOCK_50  " "    9.484               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.903               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.903               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.538               0.000 altera_reserved_tck  " "   49.538               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350035655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350035655 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350037624 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350037624 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350037624 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350037624 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.450 ns " "Worst Case Available Settling Time: 38.450 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350037624 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350037624 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350037624 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350037624 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350037624 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1459350037655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1459350037765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1459350041202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042280 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1459350042671 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1459350042671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.752 " "Worst-case setup slack is -17.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.752           -8219.884 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -17.752           -8219.884 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.664            -105.594 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.664            -105.594 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445              -7.747 CLOCK_50  " "   -1.445              -7.747 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.732               0.000 altera_reserved_tck  " "   47.732               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350042702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 CLOCK_50  " "    0.293               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.298               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350042890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.703 " "Worst-case recovery slack is -2.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.703            -121.474 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.703            -121.474 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.081              -4.162 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.081              -4.162 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.663               0.000 CLOCK_50  " "   16.663               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.575               0.000 altera_reserved_tck  " "   48.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350042937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.833 " "Worst-case removal slack is 0.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.833               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 altera_reserved_tck  " "    0.970               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.007               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.007               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.745               0.000 CLOCK_50  " "    2.745               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350042999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350042999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.742 " "Worst-case minimum pulse width slack is 4.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350043046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350043046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.742               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.742               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350043046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.486               0.000 CLOCK_50  " "    9.486               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350043046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.894               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.894               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350043046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.497               0.000 altera_reserved_tck  " "   49.497               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350043046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350043046 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350045109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350045109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350045109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350045109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.623 ns " "Worst Case Available Settling Time: 38.623 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350045109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350045109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350045109 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350045109 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350045109 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1459350045171 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046468 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1459350046593 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1459350046593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.939 " "Worst-case setup slack is -10.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.939           -5027.528 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.939           -5027.528 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.616             -64.822 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.616             -64.822 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.707              -3.553 CLOCK_50  " "   -0.707              -3.553 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.805               0.000 altera_reserved_tck  " "   48.805               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350046655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 CLOCK_50  " "    0.143               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.178               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350046843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.597 " "Worst-case recovery slack is -1.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597             -71.400 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.597             -71.400 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.308              -2.616 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.308              -2.616 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.769               0.000 CLOCK_50  " "   17.769               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.348               0.000 altera_reserved_tck  " "   49.348               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350046921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.504 " "Worst-case removal slack is 0.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.504               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 altera_reserved_tck  " "    0.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.234               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.234               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.765               0.000 CLOCK_50  " "    1.765               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350046999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350046999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.752 " "Worst-case minimum pulse width slack is 4.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350047077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350047077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.752               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.752               0.000 RAM_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350047077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.206               0.000 CLOCK_50  " "    9.206               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350047077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.933               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.933               0.000 MTL_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350047077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.311               0.000 altera_reserved_tck  " "   49.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1459350047077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1459350047077 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350049390 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350049390 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350049390 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350049390 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.132 ns " "Worst Case Available Settling Time: 39.132 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350049390 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350049390 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350049390 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350049390 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1459350049390 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1459350051359 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1459350051359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "882 " "Peak virtual memory: 882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459350052562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 17:00:52 2016 " "Processing ended: Wed Mar 30 17:00:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459350052562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459350052562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459350052562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459350052562 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 241 s " "Quartus II Full Compilation was successful. 0 errors, 241 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459350054405 ""}
