JDF B
// Created by Version 1.7 
PROJECT Lab12
DESIGN lab12 Normal
DEVKIT LC4256ZE-5TN144C
ENTRY Pure Verilog HDL
MODULE k.v
MODSTYLE LFSR Normal
MODULE cla4.v
MODSTYLE cla4 Normal
MODULE lab12.v
MODSTYLE lab12_top Normal
MODSTYLE button Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE lab12_top
