<profile>

<section name = "Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1'" level="0">
<item name = "Date">Fri Mar 10 17:23:23 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">crypto_sign</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200t-fbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 7.580 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_337_1">?, ?, 3, 3, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 183, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 84, -</column>
<column name="Register">-, -, 160, -, -</column>
<specialColumn name="Available">730, 740, 269200, 134600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln344_2_fu_217_p2">+, 0, 0, 19, 12, 12</column>
<column name="ctr_4_fu_205_p2">+, 0, 0, 39, 32, 1</column>
<column name="pos_6_fu_160_p2">+, 0, 0, 17, 10, 1</column>
<column name="pos_7_fu_176_p2">+, 0, 0, 17, 10, 2</column>
<column name="pos_8_fu_138_p2">+, 0, 0, 39, 32, 2</column>
<column name="and_ln337_fu_150_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln337_1_fu_144_p2">icmp, 0, 0, 18, 32, 10</column>
<column name="icmp_ln337_fu_132_p2">icmp, 0, 0, 15, 24, 1</column>
<column name="icmp_ln343_fu_199_p2">icmp, 0, 0, 15, 23, 14</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="buf_r_address0">13, 3, 10, 30</column>
<column name="ctr_fu_50">9, 2, 32, 64</column>
<column name="pos_fu_46">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="buf_load_11_reg_295">8, 0, 8, 0</column>
<column name="buf_load_reg_290">8, 0, 8, 0</column>
<column name="ctr_3_reg_261">32, 0, 32, 0</column>
<column name="ctr_fu_50">32, 0, 32, 0</column>
<column name="empty_reg_275">10, 0, 10, 0</column>
<column name="pos_8_reg_267">32, 0, 32, 0</column>
<column name="pos_fu_46">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1, return value</column>
<column name="buf_r_address0">out, 10, ap_memory, buf_r, array</column>
<column name="buf_r_ce0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_q0">in, 8, ap_memory, buf_r, array</column>
<column name="buf_r_address1">out, 10, ap_memory, buf_r, array</column>
<column name="buf_r_ce1">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_q1">in, 8, ap_memory, buf_r, array</column>
<column name="zext_ln344_3">in, 12, ap_none, zext_ln344_3, scalar</column>
<column name="a_address0">out, 12, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_we0">out, 1, ap_memory, a, array</column>
<column name="a_d0">out, 23, ap_memory, a, array</column>
<column name="ctr_out">out, 32, ap_vld, ctr_out, pointer</column>
<column name="ctr_out_ap_vld">out, 1, ap_vld, ctr_out, pointer</column>
</table>
</item>
</section>
</profile>
