// Seed: 1318172914
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output supply0 id_0
    , id_34,
    output wire id_1,
    input wire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input supply0 id_6,
    input tri id_7,
    input uwire id_8,
    output supply0 id_9
    , id_35,
    output wand id_10,
    output tri0 id_11,
    input wor id_12,
    output wire id_13,
    input supply0 id_14,
    input tri1 id_15,
    input uwire id_16,
    input tri1 id_17,
    input tri id_18
    , id_36,
    output tri0 id_19,
    input uwire id_20,
    output tri1 id_21,
    input tri1 id_22,
    input supply1 id_23,
    output wor id_24,
    input uwire id_25,
    input tri1 id_26,
    input tri id_27,
    input wor id_28,
    input tri1 id_29,
    input uwire id_30,
    input tri id_31,
    output tri id_32
);
  module_0(
      id_35, id_36, id_36, id_34, id_36
  );
endmodule
