Classic Timing Analyzer report for gated_D_latch
Wed Sep 27 05:13:26 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.363 ns    ; D     ; NA5~0 ; --         ; G        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.994 ns    ; NA5~0 ; Q     ; G          ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 5.632 ns    ; G     ; Q     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.276 ns   ; D     ; NA5~0 ; --         ; G        ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; G               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 1.363 ns   ; D    ; NA5~0 ; G        ;
+-------+--------------+------------+------+-------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+-------+------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To   ; From Clock ;
+-------+--------------+------------+-------+------+------------+
; N/A   ; None         ; 5.994 ns   ; NA5~0 ; Q    ; G          ;
; N/A   ; None         ; 5.341 ns   ; NA5~0 ; Qbar ; G          ;
+-------+--------------+------------+-------+------+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 5.632 ns        ; G    ; Q  ;
; N/A   ; None              ; 5.329 ns        ; D    ; Q  ;
+-------+-------------------+-----------------+------+----+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -0.276 ns ; D    ; NA5~0 ; G        ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Sep 27 05:13:26 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gated_D_latch -c gated_D_latch --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "NA5~0" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "G" is a latch enable. Will not compute fmax for this pin.
Info: tsu for register "NA5~0" (data pin = "D", clock pin = "G") is 1.363 ns
    Info: + Longest pin to register delay is 2.023 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 2; PIN Node = 'D'
        Info: 2: + IC(0.645 ns) + CELL(0.419 ns) = 2.023 ns; Loc. = LCCOMB_X47_Y50_N2; Fanout = 2; REG Node = 'NA5~0'
        Info: Total cell delay = 1.378 ns ( 68.12 % )
        Info: Total interconnect delay = 0.645 ns ( 31.88 % )
    Info: + Micro setup delay of destination is 1.087 ns
    Info: - Shortest clock path from clock "G" to destination register is 1.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'G'
        Info: 2: + IC(0.638 ns) + CELL(0.150 ns) = 1.747 ns; Loc. = LCCOMB_X47_Y50_N2; Fanout = 2; REG Node = 'NA5~0'
        Info: Total cell delay = 1.109 ns ( 63.48 % )
        Info: Total interconnect delay = 0.638 ns ( 36.52 % )
Info: tco from clock "G" to destination pin "Q" through register "NA5~0" is 5.994 ns
    Info: + Longest clock path from clock "G" to source register is 1.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'G'
        Info: 2: + IC(0.638 ns) + CELL(0.150 ns) = 1.747 ns; Loc. = LCCOMB_X47_Y50_N2; Fanout = 2; REG Node = 'NA5~0'
        Info: Total cell delay = 1.109 ns ( 63.48 % )
        Info: Total interconnect delay = 0.638 ns ( 36.52 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.247 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y50_N2; Fanout = 2; REG Node = 'NA5~0'
        Info: 2: + IC(0.248 ns) + CELL(0.420 ns) = 0.668 ns; Loc. = LCCOMB_X47_Y50_N0; Fanout = 1; COMB Node = 'NA4'
        Info: 3: + IC(0.791 ns) + CELL(2.788 ns) = 4.247 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 3.208 ns ( 75.54 % )
        Info: Total interconnect delay = 1.039 ns ( 24.46 % )
Info: Longest tpd from source pin "G" to destination pin "Q" is 5.632 ns
    Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'G'
    Info: 2: + IC(0.657 ns) + CELL(0.437 ns) = 2.053 ns; Loc. = LCCOMB_X47_Y50_N0; Fanout = 1; COMB Node = 'NA4'
    Info: 3: + IC(0.791 ns) + CELL(2.788 ns) = 5.632 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'Q'
    Info: Total cell delay = 4.184 ns ( 74.29 % )
    Info: Total interconnect delay = 1.448 ns ( 25.71 % )
Info: th for register "NA5~0" (data pin = "D", clock pin = "G") is -0.276 ns
    Info: + Longest clock path from clock "G" to destination register is 1.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'G'
        Info: 2: + IC(0.638 ns) + CELL(0.150 ns) = 1.747 ns; Loc. = LCCOMB_X47_Y50_N2; Fanout = 2; REG Node = 'NA5~0'
        Info: Total cell delay = 1.109 ns ( 63.48 % )
        Info: Total interconnect delay = 0.638 ns ( 36.52 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.023 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 2; PIN Node = 'D'
        Info: 2: + IC(0.645 ns) + CELL(0.419 ns) = 2.023 ns; Loc. = LCCOMB_X47_Y50_N2; Fanout = 2; REG Node = 'NA5~0'
        Info: Total cell delay = 1.378 ns ( 68.12 % )
        Info: Total interconnect delay = 0.645 ns ( 31.88 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Wed Sep 27 05:13:26 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


