<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\SBret20\SBret20\synlog\SBret20_SBret20_fpga_mapper.srr</data>
<title>##### START OF TIMING REPORT #####[</title>
</report_link>
<row>
<data>Clock Name</data>
<data>Req Freq</data>
<data>Est Freq</data>
<data>Slack</data>
</row>
<row>
<data>USBAER_top_level|IfClockxCI</data>
<data>204.6 MHz</data>
<data>173.9 MHz</data>
<data>-0.863</data>
</row>
<row>
<data>USBAER_top_level|PC1xSIO</data>
<data>1000.0 MHz</data>
<data>1156.1 MHz</data>
<data>0.135</data>
</row>
<row>
<data>USBAER_top_level|PC2xSIO</data>
<data>1.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>clockgen|CLKOP_inferred_clock</data>
<data>269.4 MHz</data>
<data>229.0 MHz</data>
<data>-0.655</data>
</row>
<row>
<data>System</data>
<data>1.0 MHz</data>
<data>1.0 MHz</data>
<data>1.585</data>
</row>
</report_table>
