/******************************************************************************
* INCLUDES
*****************************************************************************/

#include "NXP_SJA1105P_config.h"
#include "NXP_SJA1105P_spi.h"
#include <Configuration.h>
#if SJA1105_STATIC_CONFIG == _E3550_VLAN_ENABLE_CONFIG_
/******************************************************************************
* DEFINES
*****************************************************************************/

#define CONFIG_BASE_ADDR (0x20000U)  /**< Base address of the configuration area */
#define N_CONFIGS 1U  /**< Number of configurations that can be loaded */
#define N_BURSTS_CONFIG0 4U  /**< Number of bursts in configuration 0 */

/******************************************************************************
* FUNCTIONS
*****************************************************************************/
#if 1
extern uint8_t SJA1105P_loadConfig(uint8_t configIndex, uint8_t switchId)
{
    uint8_t ret = 0;
    uint8_t block;

    /* Automatically generated from Nvidia_board_minimal_config_P0_MII_SJA1105QS.hex */
    /* Version 1.03 */
    uint32_t *p_configBurstList0[N_BURSTS_CONFIG0];
    const uint8_t  k_burstLength0[N_BURSTS_CONFIG0] = {64, 64, 64, 23};
//#ifdef TC397B  //Generated from <Nvidia_board_minimal_config_P0_RGMII.py>
#if EXPOSE_AURIX == 1
    static uint32_t configBurst0_0[64] = {0xAE00030EU, 0x06000000U, 0x0000005AU, 0x4ED2C50FU, 0x02FB0000U, 0x00EE73E8U, 0x02FB1000U, 0x04EE73E8U, 0x02FB2000U, 0x08EE73E8U, 0x02FB3000U, 0x0CEE73E8U, 0x02FB4000U, 0x10EE73E8U, 0x02FB5000U, 0x14EE73E8U, 0x02FB6000U, 0x18EE73E8U, 0x02FB7000U, 0x1CEE73E8U, 0x02FB0000U, 0x20EE73E8U, 0x02FB1000U, 0x24EE73E8U, 0x02FB2000U, 0x28EE73E8U, 0x02FB3000U, 0x2CEE73E8U, 0x02FB4000U, 0x30EE73E8U, 0x02FB5000U, 0x34EE73E8U, 0x02FB6000U, 0x38EE73E8U, 0x02FB7000U, 0x3CEE73E8U, 0x02FB0000U, 0x40EE73E8U, 0x02FB1000U, 0x44EE73E8U, 0x02FB2000U, 0x48EE73E8U, 0x02FB3000U, 0x4CEE73E8U, 0x02FB4000U, 0x50EE73E8U, 0x02FB5000U, 0x54EE73E8U, 0x02FB6000U, 0x58EE73E8U, 0x02FB7000U, 0x5CEE73E8U, 0x02FB0000U, 0x60EE73E8U, 0x02FB1000U, 0x64EE73E8U, 0x02FB2000U, 0x68EE73E8U, 0x02FB3000U, 0x6CEE73E8U, 0x02FB4000U, 0x70EE73E8U, 0x02FB5000U, 0x74EE73E8U};
    static uint32_t configBurst0_1[64] = {0x02FB6000U, 0x78EE73E8U, 0x02FB7000U, 0x7CEE73E8U, 0x02FB0000U, 0x80EE73E8U, 0x02FB1000U, 0x84EE73E8U, 0x02FB2000U, 0x88EE73E8U, 0x02FB3000U, 0x8CEE73E8U, 0x02FB4000U, 0x90EE73E8U, 0x02FB5000U, 0x94EE73E8U, 0x02FB6000U, 0x98EE73E8U, 0x02FB7000U, 0x9CEE73E8U, 0x02FB0000U, 0xA0EE73E8U, 0x02FB0000U, 0xA4EE73E8U, 0x02FB0000U, 0xA8EE73E8U, 0x02FB0000U, 0xACEE73E8U, 0x02FB0000U, 0xB0EE73E8U, 0x3D234F4AU, 0x07000000U, 0x00000004U, 0x5860942EU, 0x58000000U, 0x003FF011U, 0x40000000U, 0x002F7B06U, 0x0F94084AU, 0x08000000U, 0x0000001AU, 0x6AF62353U, 0x10000000U, 0xF7FDF58DU, 0x10000000U, 0xEF7BF58DU, 0x10000000U, 0xDEF7F58DU, 0x10000000U, 0x39CFF58DU, 0x10000000U, 0x39CFF58DU, 0x00000000U, 0x00000000U, 0x92000000U, 0x00000024U, 0x24000000U, 0x00000049U, 0xB6000000U, 0x0000006DU, 0x48000000U, 0x00000092U, 0xDA000000U, 0x000000B6U};
    static uint32_t configBurst0_2[64] = {0x6C000000U, 0x000000DBU, 0xFE000000U, 0x000000FFU, 0x7DB0399DU, 0x09000000U, 0x00000028U, 0x0DB43AC9U, 0x80000000U, 0xFE032003U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x3A72262DU, 0x0D000000U, 0x00000004U, 0x12D08C8FU, 0x02000000U, 0x00000000U, 0x04008010U, 0x00010020U, 0x34E31D78U, 0x0E000000U, 0x00000003U, 0xC8A7CEE6U, 0x321A4000U, 0x0C8320C8U, 0x0320C832U, 0x6FEF4A56U};
    static uint32_t configBurst0_3[23] = {0x11000000U, 0x0000000BU, 0xEFA3E65AU, 0x01C00000U, 0x42040000U, 0xFFFFFC45U, 0xFFFFFFFFU, 0xFFDC37FFU, 0xFFFF0000U, 0x0000FFFFU, 0x00FFFFFFU, 0x00000000U, 0x00000000U, 0x45000000U, 0x090AEE36U, 0x4E000000U, 0x00000001U, 0x3A5D5E24U, 0x49240000U, 0xDFACC78EU, 0x00000000U, 0x00000000U, 0xED26D332U};
#else
    static uint32_t configBurst0_0[64] = {0xAE00030EU, 0x06000000U, 0x0000005AU, 0x4ED2C50FU, 0x02FB0000U, 0x00EE73E8U, 0x02FB1000U, 0x04EE73E8U, 0x02FB2000U, 0x08EE73E8U, 0x02FB3000U, 0x0CEE73E8U, 0x02FB4000U, 0x10EE73E8U, 0x02FB5000U, 0x14EE73E8U, 0x02FB6000U, 0x18EE73E8U, 0x02FB7000U, 0x1CEE73E8U, 0x02FB0000U, 0x20EE73E8U, 0x02FB1000U, 0x24EE73E8U, 0x02FB2000U, 0x28EE73E8U, 0x02FB3000U, 0x2CEE73E8U, 0x02FB4000U, 0x30EE73E8U, 0x02FB5000U, 0x34EE73E8U, 0x02FB6000U, 0x38EE73E8U, 0x02FB7000U, 0x3CEE73E8U, 0x02FB0000U, 0x40EE73E8U, 0x02FB1000U, 0x44EE73E8U, 0x02FB2000U, 0x48EE73E8U, 0x02FB3000U, 0x4CEE73E8U, 0x02FB4000U, 0x50EE73E8U, 0x02FB5000U, 0x54EE73E8U, 0x02FB6000U, 0x58EE73E8U, 0x02FB7000U, 0x5CEE73E8U, 0x02FB0000U, 0x60EE73E8U, 0x02FB1000U, 0x64EE73E8U, 0x02FB2000U, 0x68EE73E8U, 0x02FB3000U, 0x6CEE73E8U, 0x02FB4000U, 0x70EE73E8U, 0x02FB5000U, 0x74EE73E8U};
    static uint32_t configBurst0_1[64] = {0x02FB6000U, 0x78EE73E8U, 0x02FB7000U, 0x7CEE73E8U, 0x02FB0000U, 0x80EE73E8U, 0x02FB1000U, 0x84EE73E8U, 0x02FB2000U, 0x88EE73E8U, 0x02FB3000U, 0x8CEE73E8U, 0x02FB4000U, 0x90EE73E8U, 0x02FB5000U, 0x94EE73E8U, 0x02FB6000U, 0x98EE73E8U, 0x02FB7000U, 0x9CEE73E8U, 0x02FB0000U, 0xA0EE73E8U, 0x02FB0000U, 0xA4EE73E8U, 0x02FB0000U, 0xA8EE73E8U, 0x02FB0000U, 0xACEE73E8U, 0x02FB0000U, 0xB0EE73E8U, 0x3D234F4AU, 0x07000000U, 0x00000004U, 0x5860942EU, 0x58000000U, 0x003DE011U, 0x40000000U, 0x002F7B06U, 0xA5971CBCU, 0x08000000U, 0x0000001AU, 0x6AF62353U, 0x10000000U, 0xF7FDF58DU, 0x10000000U, 0xEF7BF58DU, 0x10000000U, 0xDEF7F58DU, 0x10000000U, 0x39CFF58DU, 0x10000000U, 0x39CFF58DU, 0x00000000U, 0x00000000U, 0x92000000U, 0x00000024U, 0x24000000U, 0x00000049U, 0xB6000000U, 0x0000006DU, 0x48000000U, 0x00000092U, 0xDA000000U, 0x000000B6U};
    static uint32_t configBurst0_2[64] = {0x6C000000U, 0x000000DBU, 0xFE000000U, 0x000000FFU, 0x7DB0399DU, 0x09000000U, 0x00000028U, 0x0DB43AC9U, 0x80000000U, 0xFE032003U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x3A72262DU, 0x0D000000U, 0x00000004U, 0x12D08C8FU, 0x02000000U, 0x00000000U, 0x04008010U, 0x00010020U, 0x34E31D78U, 0x0E000000U, 0x00000003U, 0xC8A7CEE6U, 0x321A4000U, 0x0C8320C8U, 0x0320C832U, 0x6FEF4A56U};
    static uint32_t configBurst0_3[23] = {0x11000000U, 0x0000000BU, 0xEFA3E65AU, 0x01C00000U, 0x42040000U, 0xFFFFFC45U, 0xFFFFFFFFU, 0xFFDC37FFU, 0xFFFF0000U, 0x0000FFFFU, 0x00FFFFFFU, 0x00000000U, 0x00000000U, 0x45000000U, 0x090AEE36U, 0x4E000000U, 0x00000001U, 0x3A5D5E24U, 0x49240000U, 0xDFACC78EU, 0x00000000U, 0x00000000U, 0xED26D332U};
#endif
    uint32_t **pp_configBurstList[N_CONFIGS];
    const uint8_t *kp_burstLength[N_CONFIGS];
    const uint8_t k_nBursts[N_CONFIGS] = {N_BURSTS_CONFIG0};

    p_configBurstList0[0] = configBurst0_0;
    p_configBurstList0[1] = configBurst0_1;
    p_configBurstList0[2] = configBurst0_2;
    p_configBurstList0[3] = configBurst0_3;
    
    pp_configBurstList[0] = p_configBurstList0;

    kp_burstLength[0] = k_burstLength0;

    for (block = 0; block < k_nBursts[configIndex]; block++)
    {
        if (SJA1105P_gpf_spiWrite32(switchId, kp_burstLength[configIndex][block], CONFIG_BASE_ADDR + block, pp_configBurstList[configIndex][block]) != 0U)
        {
            ret = 1;
            break;  /* configuration was unsuccessful */
        }
    }

    return ret;
}

extern uint8_t SJA1105P_exposeAurix_loadConfig(uint8_t configIndex, uint8_t switchId)
{
    uint8_t ret = 0;
    uint8_t block;

    /* Automatically generated from Nvidia_board_minimal_config_P0_MII_SJA1105QS.hex */
    /* Version 1.03 */
    uint32_t *p_configBurstList0[N_BURSTS_CONFIG0];
    const uint8_t  k_burstLength0[N_BURSTS_CONFIG0] = {64, 64, 64, 23};
//#ifdef TC397B  //Generated from <Nvidia_board_minimal_config_P0_RGMII.py>
    static uint32_t configBurst0_0[64] = {0xAE00030EU, 0x06000000U, 0x0000005AU, 0x4ED2C50FU, 0x02FB0000U, 0x00EE73E8U, 0x02FB1000U, 0x04EE73E8U, 0x02FB2000U, 0x08EE73E8U, 0x02FB3000U, 0x0CEE73E8U, 0x02FB4000U, 0x10EE73E8U, 0x02FB5000U, 0x14EE73E8U, 0x02FB6000U, 0x18EE73E8U, 0x02FB7000U, 0x1CEE73E8U, 0x02FB0000U, 0x20EE73E8U, 0x02FB1000U, 0x24EE73E8U, 0x02FB2000U, 0x28EE73E8U, 0x02FB3000U, 0x2CEE73E8U, 0x02FB4000U, 0x30EE73E8U, 0x02FB5000U, 0x34EE73E8U, 0x02FB6000U, 0x38EE73E8U, 0x02FB7000U, 0x3CEE73E8U, 0x02FB0000U, 0x40EE73E8U, 0x02FB1000U, 0x44EE73E8U, 0x02FB2000U, 0x48EE73E8U, 0x02FB3000U, 0x4CEE73E8U, 0x02FB4000U, 0x50EE73E8U, 0x02FB5000U, 0x54EE73E8U, 0x02FB6000U, 0x58EE73E8U, 0x02FB7000U, 0x5CEE73E8U, 0x02FB0000U, 0x60EE73E8U, 0x02FB1000U, 0x64EE73E8U, 0x02FB2000U, 0x68EE73E8U, 0x02FB3000U, 0x6CEE73E8U, 0x02FB4000U, 0x70EE73E8U, 0x02FB5000U, 0x74EE73E8U};
    static uint32_t configBurst0_1[64] = {0x02FB6000U, 0x78EE73E8U, 0x02FB7000U, 0x7CEE73E8U, 0x02FB0000U, 0x80EE73E8U, 0x02FB1000U, 0x84EE73E8U, 0x02FB2000U, 0x88EE73E8U, 0x02FB3000U, 0x8CEE73E8U, 0x02FB4000U, 0x90EE73E8U, 0x02FB5000U, 0x94EE73E8U, 0x02FB6000U, 0x98EE73E8U, 0x02FB7000U, 0x9CEE73E8U, 0x02FB0000U, 0xA0EE73E8U, 0x02FB0000U, 0xA4EE73E8U, 0x02FB0000U, 0xA8EE73E8U, 0x02FB0000U, 0xACEE73E8U, 0x02FB0000U, 0xB0EE73E8U, 0x3D234F4AU, 0x07000000U, 0x00000004U, 0x5860942EU, 0x58000000U, 0x003FF011U, 0x40000000U, 0x002F7B06U, 0x0F94084AU, 0x08000000U, 0x0000001AU, 0x6AF62353U, 0x10000000U, 0xF7FDF58DU, 0x10000000U, 0xEF7BF58DU, 0x10000000U, 0xDEF7F58DU, 0x10000000U, 0x39CFF58DU, 0x10000000U, 0x39CFF58DU, 0x00000000U, 0x00000000U, 0x92000000U, 0x00000024U, 0x24000000U, 0x00000049U, 0xB6000000U, 0x0000006DU, 0x48000000U, 0x00000092U, 0xDA000000U, 0x000000B6U};
    static uint32_t configBurst0_2[64] = {0x6C000000U, 0x000000DBU, 0xFE000000U, 0x000000FFU, 0x7DB0399DU, 0x09000000U, 0x00000028U, 0x0DB43AC9U, 0x80000000U, 0xFE032003U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x3A72262DU, 0x0D000000U, 0x00000004U, 0x12D08C8FU, 0x02000000U, 0x00000000U, 0x04008010U, 0x00010020U, 0x34E31D78U, 0x0E000000U, 0x00000003U, 0xC8A7CEE6U, 0x321A4000U, 0x0C8320C8U, 0x0320C832U, 0x6FEF4A56U};
    static uint32_t configBurst0_3[23] = {0x11000000U, 0x0000000BU, 0xEFA3E65AU, 0x01C00000U, 0x42040000U, 0xFFFFFC45U, 0xFFFFFFFFU, 0xFFDC37FFU, 0xFFFF0000U, 0x0000FFFFU, 0x00FFFFFFU, 0x00000000U, 0x00000000U, 0x45000000U, 0x090AEE36U, 0x4E000000U, 0x00000001U, 0x3A5D5E24U, 0x49240000U, 0xDFACC78EU, 0x00000000U, 0x00000000U, 0xED26D332U};
    uint32_t **pp_configBurstList[N_CONFIGS];
    const uint8_t *kp_burstLength[N_CONFIGS];
    const uint8_t k_nBursts[N_CONFIGS] = {N_BURSTS_CONFIG0};

    p_configBurstList0[0] = configBurst0_0;
    p_configBurstList0[1] = configBurst0_1;
    p_configBurstList0[2] = configBurst0_2;
    p_configBurstList0[3] = configBurst0_3;

    pp_configBurstList[0] = p_configBurstList0;

    kp_burstLength[0] = k_burstLength0;

    for (block = 0; block < k_nBursts[configIndex]; block++)
    {
        if (SJA1105P_gpf_spiWrite32(switchId, kp_burstLength[configIndex][block], CONFIG_BASE_ADDR + block, pp_configBurstList[configIndex][block]) != 0U)
        {
            ret = 1;
            break;  /* configuration was unsuccessful */
        }
    }

    return ret;
}

extern uint8_t SJA1105P_loadsim_loadConfig(uint8_t configIndex, uint8_t switchId)
{
    uint8_t ret = 0;
    uint8_t block;

    uint32_t *p_configBurstList0[N_BURSTS_CONFIG0];
    const uint8_t  k_burstLength0[N_BURSTS_CONFIG0] = {64, 64, 64, 29};
#if 1
    static uint32_t configBurst0_0[64] = {0xAE00030EU, 0x06000000U, 0x0000005AU, 0x4ED2C50FU, 0x02FB0000U, 0x00EE73E8U, 0x02FB1000U, 0x04EE73E8U, 0x02FB2000U, 0x08EE73E8U, 0x02FB3000U, 0x0CEE73E8U, 0x02FB4000U, 0x10EE73E8U, 0x02FB5000U, 0x14EE73E8U, 0x02FB6000U, 0x18EE73E8U, 0x02FB7000U, 0x1CEE73E8U, 0x02FB0000U, 0x20EE73E8U, 0x02FB1000U, 0x24EE73E8U, 0x02FB2000U, 0x28EE73E8U, 0x02FB3000U, 0x2CEE73E8U, 0x02FB4000U, 0x30EE73E8U, 0x02FB5000U, 0x34EE73E8U, 0x02FB6000U, 0x38EE73E8U, 0x02FB7000U, 0x3CEE73E8U, 0x02FB0000U, 0x40EE73E8U, 0x02FB1000U, 0x44EE73E8U, 0x02FB2000U, 0x48EE73E8U, 0x02FB3000U, 0x4CEE73E8U, 0x02FB4000U, 0x50EE73E8U, 0x02FB5000U, 0x54EE73E8U, 0x02FB6000U, 0x58EE73E8U, 0x02FB7000U, 0x5CEE73E8U, 0x02FB0000U, 0x60EE73E8U, 0x02FB1000U, 0x64EE73E8U, 0x02FB2000U, 0x68EE73E8U, 0x02FB3000U, 0x6CEE73E8U, 0x02FB4000U, 0x70EE73E8U, 0x02FB5000U, 0x74EE73E8U};
    static uint32_t configBurst0_1[64] = {0x02FB6000U, 0x78EE73E8U, 0x02FB7000U, 0x7CEE73E8U, 0x02FB0000U, 0x80EE73E8U, 0x02FB1000U, 0x84EE73E8U, 0x02FB2000U, 0x88EE73E8U, 0x02FB3000U, 0x8CEE73E8U, 0x02FB4000U, 0x90EE73E8U, 0x02FB5000U, 0x94EE73E8U, 0x02FB6000U, 0x98EE73E8U, 0x02FB7000U, 0x9CEE73E8U, 0x02FB0000U, 0xA0EE73E8U, 0x02FB0000U, 0xA4EE73E8U, 0x02FB0000U, 0xA8EE73E8U, 0x02FB0000U, 0xACEE73E8U, 0x02FB0000U, 0xB0EE73E8U, 0x3D234F4AU, 0x07000000U, 0x0000000AU, 0xB8BFE31DU, 0x40000000U, 0x003FFF06U, 0x58000000U, 0x003DE011U, 0x58000000U, 0x003DE011U, 0x58000000U, 0x0014A500U, 0x60000000U, 0x00294A00U, 0xB84F0E3DU, 0x08000000U, 0x0000001AU, 0x6AF62353U, 0x10000000U, 0xF7FDF58DU, 0x10000000U, 0x4A53F58DU, 0x10000000U, 0x8C63F58DU, 0x10000000U, 0x1085F58DU, 0x10000000U, 0x2109F58DU, 0x00000000U, 0x00000000U, 0x92000000U, 0x00000024U, 0x24000000U, 0x00000049U};
    static uint32_t configBurst0_2[64] = {0xB6000000U, 0x0000006DU, 0x48000000U, 0x00000092U, 0xDA000000U, 0x000000B6U, 0x6C000000U, 0x000000DBU, 0xFE000000U, 0x000000FFU, 0x676FF31EU, 0x09000000U, 0x00000028U, 0x0DB43AC9U, 0x80000000U, 0xFE032003U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE08AC03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE002C03U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0x80000000U, 0xFE003003U, 0x00000001U, 0x08FC0102U, 0xBF404FE4U, 0xE017FB02U, 0x06FF40CFU, 0xFFF03BFCU, 0xFFAA3FD2U, 0x0D000000U, 0x00000004U, 0x12D08C8FU, 0x02000000U, 0x00000000U, 0x04008010U, 0x00010020U, 0x34E31D78U, 0x0E000000U};
    static uint32_t configBurst0_3[29] = {0x00000003U, 0xC8A7CEE6U, 0x321A4000U, 0x0C8320C8U, 0x0320C832U, 0x6FEF4A56U, 0x11000000U, 0x0000000BU, 0xEFA3E65AU, 0x01C00000U, 0x42040000U, 0xFFFFFC45U, 0xFFFFFFFFU, 0xFFDC37FFU, 0xFFFF0000U, 0x0000FFFFU, 0x00FFFFFFU, 0x00000000U, 0x00000000U, 0x45000000U, 0x090AEE36U, 0x4E000000U, 0x00000001U, 0x3A5D5E24U, 0x49240000U, 0xDFACC78EU, 0x00000000U, 0x00000000U, 0x725FE50AU};
#endif
    uint32_t **pp_configBurstList[N_CONFIGS];
    const uint8_t *kp_burstLength[N_CONFIGS];
    const uint8_t k_nBursts[N_CONFIGS] = {N_BURSTS_CONFIG0};

    p_configBurstList0[0] = configBurst0_0;
    p_configBurstList0[1] = configBurst0_1;
    p_configBurstList0[2] = configBurst0_2;
    p_configBurstList0[3] = configBurst0_3;

    pp_configBurstList[0] = p_configBurstList0;

    kp_burstLength[0] = k_burstLength0;

    for (block = 0; block < k_nBursts[configIndex]; block++)
    {
        if (SJA1105P_gpf_spiWrite32(switchId, kp_burstLength[configIndex][block], CONFIG_BASE_ADDR + block, pp_configBurstList[configIndex][block]) != 0U)
        {
            ret = 1;
            break;  /* configuration was unsuccessful */
        }
    }
    return ret;
}
#endif
#endif // endof #if SJA1105_STATIC_CONFIG == _E3550_VLAN_ENABLE_CONFIG_
