
---------- Begin Simulation Statistics ----------
final_tick                                 3975991000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105145                       # Simulator instruction rate (inst/s)
host_mem_usage                                 894384                       # Number of bytes of host memory used
host_op_rate                                   119631                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    95.11                       # Real time elapsed on the host
host_tick_rate                               41805430                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000007                       # Number of instructions simulated
sim_ops                                      11377760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003976                       # Number of seconds simulated
sim_ticks                                  3975991000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.826540                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1031876                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1033669                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33671                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1501142                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 82                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             414                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              332                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1868660                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  156085                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           94                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2991921                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3000004                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             33230                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1493731                       # Number of branches committed
system.cpu.commit.bw_lim_events                899731                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1885001                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10030363                       # Number of instructions committed
system.cpu.commit.committedOps               11408116                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7594515                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.502152                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.707924                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4937558     65.01%     65.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       831393     10.95%     75.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       260602      3.43%     79.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       229818      3.03%     82.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       200125      2.64%     85.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       100511      1.32%     86.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        78277      1.03%     87.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        56500      0.74%     88.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       899731     11.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7594515                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109864                       # Number of function calls committed.
system.cpu.commit.int_insts                  10459677                       # Number of committed integer instructions.
system.cpu.commit.loads                       2765064                       # Number of loads committed
system.cpu.commit.membars                          71                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6770582     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          207714      1.82%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20205      0.18%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          37098      0.33%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            10      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           17      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           3316      0.03%     61.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         20209      0.18%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2765064     24.24%     86.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1583821     13.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11408116                       # Class of committed instruction
system.cpu.commit.refs                        4348885                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     81296                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000007                       # Number of Instructions Simulated
system.cpu.committedOps                      11377760                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.795198                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.795198                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4292208                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   455                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1002557                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13684372                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1270002                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2020766                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36102                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1565                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                228077                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1868660                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1180886                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       6044824                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 13181                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       12292248                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   73086                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.234993                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1765788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1188043                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.545809                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7847155                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.785247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.937908                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5148161     65.61%     65.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   240733      3.07%     68.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   482640      6.15%     74.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   272118      3.47%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   207942      2.65%     80.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   171816      2.19%     83.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    94681      1.21%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   104704      1.33%     85.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1124360     14.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7847155                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       128185                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       532256                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      1002100                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull           59                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       9325644                       # number of prefetches that crossed the page
system.cpu.idleCycles                          104828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35435                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1633666                       # Number of branches executed
system.cpu.iew.exec_nop                         38466                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.591662                       # Inst execution rate
system.cpu.iew.exec_refs                      4891864                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1733409                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  322060                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3245836                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                195                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1080                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1825502                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13332620                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3158455                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55673                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12656869                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2167                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                289551                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36102                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                292069                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2720                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            33727                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       162735                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       480764                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       241678                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            171                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16767                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18668                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12891624                       # num instructions consuming a value
system.cpu.iew.wb_count                      12433902                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.603510                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7780221                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.563623                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12474918                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16497890                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9611163                       # number of integer regfile writes
system.cpu.ipc                               1.257549                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.257549                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7438929     58.52%     58.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               243274      1.91%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               25962      0.20%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               44669      0.35%     60.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     60.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              17      0.00%     60.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4183      0.03%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              31919      0.25%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3181766     25.03%     86.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1741716     13.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12712546                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      216860                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017059                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   52248     24.09%     24.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     76      0.04%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     24.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     24.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     24.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.01%     24.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   90      0.04%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     24.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 116099     53.54%     77.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 48306     22.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12821761                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           33290389                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12328445                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15040448                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13293959                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12712546                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 195                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1916354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             16501                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             33                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1584143                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7847155                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.620020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.328388                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4434955     56.52%     56.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              608054      7.75%     64.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              616055      7.85%     72.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              564904      7.20%     79.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              430557      5.49%     84.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              402523      5.13%     89.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              316122      4.03%     93.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              245785      3.13%     97.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              228200      2.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7847155                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.598664                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 107639                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             215215                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       105457                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            170226                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             42991                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            96148                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3245836                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1825502                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9371813                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60935                       # number of misc regfile writes
system.cpu.numCycles                          7951983                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  664682                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11629682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  71758                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1403098                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 765422                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1549                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21988871                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13531653                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13863867                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2106122                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 770031                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36102                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1693334                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2234130                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17750336                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1943817                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              47279                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1137533                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            197                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           106020                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     19952073                       # The number of ROB reads
system.cpu.rob.rob_writes                    26839093                       # The number of ROB writes
system.cpu.timesIdled                            9275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    80931                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   83914                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         93728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       162253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       325658                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               8779                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          124                       # Transaction distribution
system.membus.trans_dist::CleanEvict               54                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27418                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27418                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8779                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         57353                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       129925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 129925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2324544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2324544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93550                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93550    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93550                       # Request fanout histogram
system.membus.reqLayer0.occupancy           102329000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          190386500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             67981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       113203                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        43647                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38070                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38070                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         43775                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24206                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        57354                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        57354                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       131197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       357866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                489063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      5595008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11222720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16817728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             178                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           163583                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004282                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 163580    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             163583                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          325412511                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122167347                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          65664496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                23644                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26891                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        19319                       # number of demand (read+write) hits
system.l2.demand_hits::total                    69854                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               23644                       # number of overall hits
system.l2.overall_hits::.cpu.data               26891                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        19319                       # number of overall hits
system.l2.overall_hits::total                   69854                       # number of overall hits
system.l2.demand_misses::.cpu.inst                812                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              35385                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36197                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               812                       # number of overall misses
system.l2.overall_misses::.cpu.data             35385                       # number of overall misses
system.l2.overall_misses::total                 36197                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2728453500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2792079500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63626000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2728453500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2792079500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            24456                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62276                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        19319                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106051                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           24456                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62276                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        19319                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106051                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.033202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.568196                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.341317                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.033202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.568196                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.341317                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78357.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77107.630352                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77135.660414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78357.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77107.630352                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77135.660414                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 124                       # number of writebacks
system.l2.writebacks::total                       124                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         35385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             36197                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        35385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            36197                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55505501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2374603500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2430109001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55505501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2374603500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2430109001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.033202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.568196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.341317                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.033202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.568196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.341317                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68356.528325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67107.630352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67135.646628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68356.528325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67107.630352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67135.646628                       # average overall mshr miss latency
system.l2.replacements                            178                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       113079                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           113079                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       113079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       113079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        43644                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            43644                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        43644                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        43644                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10652                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10652                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27418                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27418                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2115181500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2115181500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.720200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.720200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77145.725436                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77145.725436                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1841001500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1841001500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.720200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67145.725436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67145.725436                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          23644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        19319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              42963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          812                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              812                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63626000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63626000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        24456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        19319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          43775                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.033202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018549                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78357.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78357.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          812                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          812                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55505501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55505501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.033202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018549                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68356.528325                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68356.528325                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7967                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7967                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    613272000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    613272000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.329133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.329133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76976.528179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76976.528179                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7967                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7967                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    533602000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    533602000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.329133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.329133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66976.528179                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66976.528179                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        57353                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           57353                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        57354                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         57354                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999983                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999983                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        57353                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        57353                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1429672500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1429672500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999983                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 24927.597510                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 24927.597510                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 68361.098633                       # Cycle average of tags in use
system.l2.tags.total_refs                      268302                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93551                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.867976                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   50915.042904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       776.876990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16669.178739                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.388451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.127176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.521554                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         93372                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          719                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        85283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.712372                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2698791                       # Number of tag accesses
system.l2.tags.data_accesses                  2698791                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          51968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2264640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2316608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           35385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               36197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          124                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                124                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13070452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         569578754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             582649206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13070452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13070452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1995980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1995980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1995980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13070452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        569578754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            584645187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     35385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001831544500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               72832                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 94                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       36197                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        124                       # Number of write requests accepted
system.mem_ctrls.readBursts                     36197                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      124                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    266333500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  180985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               945027250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7357.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26107.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    31301                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      71                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 36197                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  124                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    471.827572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.750890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.444527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1116     22.69%     22.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1047     21.29%     43.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          453      9.21%     53.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          310      6.30%     59.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          182      3.70%     63.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          155      3.15%     66.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          194      3.94%     70.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          264      5.37%     75.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1197     24.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4918                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5906.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    382.162294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13883.808406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047            5     83.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.640671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2316608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2316608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       582.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    582.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3975857500                       # Total gap between requests
system.mem_ctrls.avgGap                     109464.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2264640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 13070452.121244741604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 569578754.076656579971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1609661.591286298120                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        35385                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          124                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22078250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    922949000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15548213000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27189.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26083.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 125388814.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             18799620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9984645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           127184820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             281880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     313466400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1479935460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        280519200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2230172025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.909727                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    713627000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    132600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3129764000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16364880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8679165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           131261760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             240120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     313466400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1470373710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        288571200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2228957235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.604195                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    735003750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    132600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3108387250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1154790                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1154790                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1154790                       # number of overall hits
system.cpu.icache.overall_hits::total         1154790                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        26096                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          26096                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        26096                       # number of overall misses
system.cpu.icache.overall_misses::total         26096                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    425995000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    425995000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    425995000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    425995000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1180886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1180886                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1180886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1180886                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022099                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022099                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022099                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022099                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16324.149295                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16324.149295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16324.149295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16324.149295                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              8961                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        43647                       # number of writebacks
system.cpu.icache.writebacks::total             43647                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1640                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1640                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1640                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1640                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        24456                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24456                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        24456                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        19319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        43775                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    381467500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    381467500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    381467500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    251547080                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    633014580                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020710                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020710                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020710                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15598.114982                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15598.114982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15598.114982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 13020.709146                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14460.641462                       # average overall mshr miss latency
system.cpu.icache.replacements                  43647                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1154790                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1154790                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        26096                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         26096                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    425995000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    425995000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1180886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1180886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022099                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16324.149295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16324.149295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1640                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1640                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        24456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    381467500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    381467500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15598.114982                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15598.114982                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        19319                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        19319                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    251547080                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    251547080                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 13020.709146                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 13020.709146                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.796374                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1198565                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             43775                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             27.380126                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    56.825844                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    70.970530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.443952                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.554457                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998409                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2405547                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2405547                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4192308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4192308                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4192350                       # number of overall hits
system.cpu.dcache.overall_hits::total         4192350                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       352947                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         352947                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       352960                       # number of overall misses
system.cpu.dcache.overall_misses::total        352960                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14596255804                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14596255804                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14596255804                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14596255804                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4545255                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4545255                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4545310                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4545310                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.077652                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077652                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.077654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077654                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41355.375748                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41355.375748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41353.852573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41353.852573                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27549                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          614                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1877                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              20                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.677144                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.700000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       113079                       # number of writebacks
system.cpu.dcache.writebacks::total            113079                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       233331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       233331                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       233331                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       233331                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       119616                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       119616                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119629                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119629                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5522385304                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5522385304                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5522710304                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5522710304                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026317                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026317                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026319                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026319                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46167.613898                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46167.613898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46165.313628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46165.313628                       # average overall mshr miss latency
system.cpu.dcache.replacements                 118606                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2882920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2882920                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        78582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         78582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3729759500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3729759500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2961502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2961502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47463.280395                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47463.280395                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        54388                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54388                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    821842500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    821842500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008170                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008170                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33968.855915                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33968.855915                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1309388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1309388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       217023                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       217023                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8440829958                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8440829958                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142179                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.142179                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38893.711533                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38893.711533                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       178943                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       178943                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38080                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38080                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2332218458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2332218458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61245.232616                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61245.232616                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.236364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.236364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       325000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       325000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.236364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.236364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        25000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        25000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   2425666346                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   2425666346                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 42301.739493                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 42301.739493                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   2368324346                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   2368324346                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 41301.739493                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 41301.739493                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           85                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.011628                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011628                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.011628                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011628                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.790437                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4312136                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119630                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.045607                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.790437                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990030                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990030                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          695                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9210564                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9210564                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3975991000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3975991000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
