/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551dc)
 * 
 * On Sat Feb 24 18:44:37 CET 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkTB.h"


/* Literal declarations */
static unsigned int const UWide_literal_128_h2000000040000000600000002_arr[] = { 2u, 6u, 4u, 2u };
static tUWide const UWide_literal_128_h2000000040000000600000002(128u,
								 UWide_literal_128_h2000000040000000600000002_arr);


/* String declarations */
static std::string const __str_literal_2(" Wetl", 5u);
static std::string const __str_literal_3("Ergebnis der Berechnung = %d", 28u);
static std::string const __str_literal_4("Error: \"Tb.bsv\", line 119, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_dut_fsm_action_l119c9] and\n  [RL_dut_fsm_action_l128c9, RL_dut_fsm_action_l132c9,\n  RL_dut_fsm_action_l136c9, RL_dut_fsm_action_l140c9,\n  RL_dut_fsm_action_l144c9, RL_dut_fsm_action_l148c9,\n  RL_dut_fsm_action_l153c13] ) fired in the same clock cycle.\n",
					 346u);
static std::string const __str_literal_5("Error: \"Tb.bsv\", line 128, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_dut_fsm_action_l128c9] and\n  [RL_dut_fsm_action_l132c9, RL_dut_fsm_action_l136c9,\n  RL_dut_fsm_action_l140c9, RL_dut_fsm_action_l144c9,\n  RL_dut_fsm_action_l148c9, RL_dut_fsm_action_l153c13] ) fired in the same\n  clock cycle.\n",
					 320u);
static std::string const __str_literal_6("Error: \"Tb.bsv\", line 132, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_dut_fsm_action_l132c9] and\n  [RL_dut_fsm_action_l136c9, RL_dut_fsm_action_l140c9,\n  RL_dut_fsm_action_l144c9, RL_dut_fsm_action_l148c9,\n  RL_dut_fsm_action_l153c13] ) fired in the same clock cycle.\n",
					 292u);
static std::string const __str_literal_7("Error: \"Tb.bsv\", line 136, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_dut_fsm_action_l136c9] and\n  [RL_dut_fsm_action_l140c9, RL_dut_fsm_action_l144c9,\n  RL_dut_fsm_action_l148c9, RL_dut_fsm_action_l153c13] ) fired in the same\n  clock cycle.\n",
					 266u);
static std::string const __str_literal_8("Error: \"Tb.bsv\", line 140, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_dut_fsm_action_l140c9] and\n  [RL_dut_fsm_action_l144c9, RL_dut_fsm_action_l148c9,\n  RL_dut_fsm_action_l153c13] ) fired in the same clock cycle.\n",
					 238u);
static std::string const __str_literal_9("Error: \"Tb.bsv\", line 144, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_dut_fsm_action_l144c9] and\n  [RL_dut_fsm_action_l148c9, RL_dut_fsm_action_l153c13] ) fired in the same\n  clock cycle.\n",
					 212u);
static std::string const __str_literal_10("Error: \"Tb.bsv\", line 148, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_dut_fsm_action_l148c9] and\n  [RL_dut_fsm_action_l153c13] ) fired in the same clock cycle.\n",
					  184u);
static std::string const __str_literal_11("Error: \"Tb.bsv\", line 255, column 12: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_action_l255c12] and\n  [RL_action_l256c1, RL_action_l257c9] ) fired in the same clock cycle.\n",
					  187u);
static std::string const __str_literal_12("Error: \"Tb.bsv\", line 256, column 1: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_action_l256c1] and\n  [RL_action_l257c9] ) fired in the same clock cycle.\n",
					  167u);
static std::string const __str_literal_1("Hallo", 5u);


/* Constructor */
MOD_mkTB::MOD_mkTB(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_abort(simHdl, "abort", this, 1u, (tUInt8)0u),
    INST_dut_abresult(simHdl, "dut_abresult", this, 32u),
    INST_dut_adder_in(simHdl, "dut_adder_in", this, 64u, 2u, (tUInt8)1u, 0u),
    INST_dut_adder_out(simHdl, "dut_adder_out", this, 32u, 2u, (tUInt8)1u, 0u),
    INST_dut_cdresult(simHdl, "dut_cdresult", this, 32u),
    INST_dut_fsm_abort(simHdl, "dut_fsm_abort", this, 1u, (tUInt8)0u),
    INST_dut_fsm_start_reg(simHdl, "dut_fsm_start_reg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_dut_fsm_start_reg_1(simHdl, "dut_fsm_start_reg_1", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_dut_fsm_start_reg_2(simHdl, "dut_fsm_start_reg_2", this, 1u, (tUInt8)0u),
    INST_dut_fsm_start_wire(simHdl, "dut_fsm_start_wire", this, 1u, (tUInt8)0u),
    INST_dut_fsm_state_can_overlap(simHdl,
				   "dut_fsm_state_can_overlap",
				   this,
				   1u,
				   (tUInt8)1u,
				   (tUInt8)0u),
    INST_dut_fsm_state_fired(simHdl, "dut_fsm_state_fired", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_dut_fsm_state_fired_1(simHdl, "dut_fsm_state_fired_1", this, 1u, (tUInt8)0u),
    INST_dut_fsm_state_mkFSMstate(simHdl, "dut_fsm_state_mkFSMstate", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_dut_fsm_state_overlap_pw(simHdl, "dut_fsm_state_overlap_pw", this, 0u),
    INST_dut_fsm_state_set_pw(simHdl, "dut_fsm_state_set_pw", this, 0u),
    INST_dut_incoming(simHdl, "dut_incoming", this, 128u, 2u, (tUInt8)1u, 0u),
    INST_dut_mul_in(simHdl, "dut_mul_in", this, 64u, 2u, (tUInt8)1u, 0u),
    INST_dut_mul_out(simHdl, "dut_mul_out", this, 32u, 2u, (tUInt8)1u, 0u),
    INST_dut_mulresult(simHdl, "dut_mulresult", this, 32u),
    INST_dut_params_0(simHdl, "dut_params_0", this, 32u),
    INST_dut_params_1(simHdl, "dut_params_1", this, 32u),
    INST_dut_params_2(simHdl, "dut_params_2", this, 32u),
    INST_dut_params_3(simHdl, "dut_params_3", this, 32u),
    INST_dut_sqrt_in(simHdl, "dut_sqrt_in", this, 32u, 2u, (tUInt8)1u, 0u),
    INST_dut_sqrt_out(simHdl, "dut_sqrt_out", this, 32u, 2u, (tUInt8)1u, 0u),
    INST_running(simHdl, "running", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_start_reg(simHdl, "start_reg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_start_reg_1(simHdl, "start_reg_1", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_start_reg_2(simHdl, "start_reg_2", this, 1u, (tUInt8)0u),
    INST_start_wire(simHdl, "start_wire", this, 1u, (tUInt8)0u),
    INST_state_can_overlap(simHdl, "state_can_overlap", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_state_fired(simHdl, "state_fired", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_state_fired_1(simHdl, "state_fired_1", this, 1u, (tUInt8)0u),
    INST_state_mkFSMstate(simHdl, "state_mkFSMstate", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_state_overlap_pw(simHdl, "state_overlap_pw", this, 0u),
    INST_state_set_pw(simHdl, "state_set_pw", this, 0u),
    PORT_RST_N((tUInt8)1u),
    DEF_dut_incoming_first____d59(128u)
{
  symbol_count = 88u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTB::init_symbols_0()
{
  init_symbol(&symbols[0u], "__me_check_10", SYM_RULE);
  init_symbol(&symbols[1u], "__me_check_11", SYM_RULE);
  init_symbol(&symbols[2u], "__me_check_12", SYM_RULE);
  init_symbol(&symbols[3u], "__me_check_13", SYM_RULE);
  init_symbol(&symbols[4u], "__me_check_14", SYM_RULE);
  init_symbol(&symbols[5u], "__me_check_24", SYM_RULE);
  init_symbol(&symbols[6u], "__me_check_25", SYM_RULE);
  init_symbol(&symbols[7u], "__me_check_8", SYM_RULE);
  init_symbol(&symbols[8u], "__me_check_9", SYM_RULE);
  init_symbol(&symbols[9u], "abort", SYM_MODULE, &INST_abort);
  init_symbol(&symbols[10u], "dut_abresult", SYM_MODULE, &INST_dut_abresult);
  init_symbol(&symbols[11u], "dut_adder_in", SYM_MODULE, &INST_dut_adder_in);
  init_symbol(&symbols[12u], "dut_adder_out", SYM_MODULE, &INST_dut_adder_out);
  init_symbol(&symbols[13u], "dut_cdresult", SYM_MODULE, &INST_dut_cdresult);
  init_symbol(&symbols[14u], "dut_fsm_abort", SYM_MODULE, &INST_dut_fsm_abort);
  init_symbol(&symbols[15u], "dut_fsm_start_reg", SYM_MODULE, &INST_dut_fsm_start_reg);
  init_symbol(&symbols[16u], "dut_fsm_start_reg_1", SYM_MODULE, &INST_dut_fsm_start_reg_1);
  init_symbol(&symbols[17u], "dut_fsm_start_reg_2", SYM_MODULE, &INST_dut_fsm_start_reg_2);
  init_symbol(&symbols[18u], "dut_fsm_start_wire", SYM_MODULE, &INST_dut_fsm_start_wire);
  init_symbol(&symbols[19u],
	      "dut_fsm_state_can_overlap",
	      SYM_MODULE,
	      &INST_dut_fsm_state_can_overlap);
  init_symbol(&symbols[20u], "dut_fsm_state_fired", SYM_MODULE, &INST_dut_fsm_state_fired);
  init_symbol(&symbols[21u], "dut_fsm_state_fired_1", SYM_MODULE, &INST_dut_fsm_state_fired_1);
  init_symbol(&symbols[22u], "dut_fsm_state_mkFSMstate", SYM_MODULE, &INST_dut_fsm_state_mkFSMstate);
  init_symbol(&symbols[23u], "dut_fsm_state_overlap_pw", SYM_MODULE, &INST_dut_fsm_state_overlap_pw);
  init_symbol(&symbols[24u], "dut_fsm_state_set_pw", SYM_MODULE, &INST_dut_fsm_state_set_pw);
  init_symbol(&symbols[25u], "dut_incoming", SYM_MODULE, &INST_dut_incoming);
  init_symbol(&symbols[26u], "dut_mul_in", SYM_MODULE, &INST_dut_mul_in);
  init_symbol(&symbols[27u], "dut_mul_out", SYM_MODULE, &INST_dut_mul_out);
  init_symbol(&symbols[28u], "dut_mulresult", SYM_MODULE, &INST_dut_mulresult);
  init_symbol(&symbols[29u], "dut_params_0", SYM_MODULE, &INST_dut_params_0);
  init_symbol(&symbols[30u], "dut_params_1", SYM_MODULE, &INST_dut_params_1);
  init_symbol(&symbols[31u], "dut_params_2", SYM_MODULE, &INST_dut_params_2);
  init_symbol(&symbols[32u], "dut_params_3", SYM_MODULE, &INST_dut_params_3);
  init_symbol(&symbols[33u], "dut_sqrt_in", SYM_MODULE, &INST_dut_sqrt_in);
  init_symbol(&symbols[34u], "dut_sqrt_out", SYM_MODULE, &INST_dut_sqrt_out);
  init_symbol(&symbols[35u], "RL_action_l255c12", SYM_RULE);
  init_symbol(&symbols[36u], "RL_action_l256c1", SYM_RULE);
  init_symbol(&symbols[37u], "RL_action_l257c9", SYM_RULE);
  init_symbol(&symbols[38u], "RL_auto_finish", SYM_RULE);
  init_symbol(&symbols[39u], "RL_auto_start", SYM_RULE);
  init_symbol(&symbols[40u], "RL_dut_adder_r1", SYM_RULE);
  init_symbol(&symbols[41u], "RL_dut_fsm_action_l119c9", SYM_RULE);
  init_symbol(&symbols[42u], "RL_dut_fsm_action_l128c9", SYM_RULE);
  init_symbol(&symbols[43u], "RL_dut_fsm_action_l132c9", SYM_RULE);
  init_symbol(&symbols[44u], "RL_dut_fsm_action_l136c9", SYM_RULE);
  init_symbol(&symbols[45u], "RL_dut_fsm_action_l140c9", SYM_RULE);
  init_symbol(&symbols[46u], "RL_dut_fsm_action_l144c9", SYM_RULE);
  init_symbol(&symbols[47u], "RL_dut_fsm_action_l148c9", SYM_RULE);
  init_symbol(&symbols[48u], "RL_dut_fsm_action_l153c13", SYM_RULE);
  init_symbol(&symbols[49u], "RL_dut_fsm_fsm_start", SYM_RULE);
  init_symbol(&symbols[50u], "RL_dut_fsm_idle_l118c14", SYM_RULE);
  init_symbol(&symbols[51u], "RL_dut_fsm_restart", SYM_RULE);
  init_symbol(&symbols[52u], "RL_dut_fsm_start_reg__dreg_update", SYM_RULE);
  init_symbol(&symbols[53u], "RL_dut_fsm_state_every", SYM_RULE);
  init_symbol(&symbols[54u], "RL_dut_fsm_state_fired__dreg_update", SYM_RULE);
  init_symbol(&symbols[55u], "RL_dut_fsm_state_handle_abort", SYM_RULE);
  init_symbol(&symbols[56u], "RL_dut_mul_r1", SYM_RULE);
  init_symbol(&symbols[57u], "RL_dut_rstart", SYM_RULE);
  init_symbol(&symbols[58u], "RL_dut_sqrt_r1", SYM_RULE);
  init_symbol(&symbols[59u], "RL_fsm_start", SYM_RULE);
  init_symbol(&symbols[60u], "RL_idle_l253c17", SYM_RULE);
  init_symbol(&symbols[61u], "RL_restart", SYM_RULE);
  init_symbol(&symbols[62u], "RL_start_reg__dreg_update", SYM_RULE);
  init_symbol(&symbols[63u], "RL_state_every", SYM_RULE);
  init_symbol(&symbols[64u], "RL_state_fired__dreg_update", SYM_RULE);
  init_symbol(&symbols[65u], "RL_state_handle_abort", SYM_RULE);
  init_symbol(&symbols[66u], "running", SYM_MODULE, &INST_running);
  init_symbol(&symbols[67u], "start_reg", SYM_MODULE, &INST_start_reg);
  init_symbol(&symbols[68u], "start_reg_1", SYM_MODULE, &INST_start_reg_1);
  init_symbol(&symbols[69u], "start_reg_2", SYM_MODULE, &INST_start_reg_2);
  init_symbol(&symbols[70u], "start_wire", SYM_MODULE, &INST_start_wire);
  init_symbol(&symbols[71u], "state_can_overlap", SYM_MODULE, &INST_state_can_overlap);
  init_symbol(&symbols[72u], "state_fired", SYM_MODULE, &INST_state_fired);
  init_symbol(&symbols[73u], "state_fired_1", SYM_MODULE, &INST_state_fired_1);
  init_symbol(&symbols[74u], "state_mkFSMstate", SYM_MODULE, &INST_state_mkFSMstate);
  init_symbol(&symbols[75u], "state_overlap_pw", SYM_MODULE, &INST_state_overlap_pw);
  init_symbol(&symbols[76u], "state_set_pw", SYM_MODULE, &INST_state_set_pw);
  init_symbol(&symbols[77u],
	      "WILL_FIRE_RL_action_l255c12",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_action_l255c12,
	      1u);
  init_symbol(&symbols[78u],
	      "WILL_FIRE_RL_action_l256c1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_action_l256c1,
	      1u);
  init_symbol(&symbols[79u],
	      "WILL_FIRE_RL_action_l257c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_action_l257c9,
	      1u);
  init_symbol(&symbols[80u],
	      "WILL_FIRE_RL_dut_fsm_action_l119c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_dut_fsm_action_l119c9,
	      1u);
  init_symbol(&symbols[81u],
	      "WILL_FIRE_RL_dut_fsm_action_l128c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_dut_fsm_action_l128c9,
	      1u);
  init_symbol(&symbols[82u],
	      "WILL_FIRE_RL_dut_fsm_action_l132c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_dut_fsm_action_l132c9,
	      1u);
  init_symbol(&symbols[83u],
	      "WILL_FIRE_RL_dut_fsm_action_l136c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_dut_fsm_action_l136c9,
	      1u);
  init_symbol(&symbols[84u],
	      "WILL_FIRE_RL_dut_fsm_action_l140c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_dut_fsm_action_l140c9,
	      1u);
  init_symbol(&symbols[85u],
	      "WILL_FIRE_RL_dut_fsm_action_l144c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_dut_fsm_action_l144c9,
	      1u);
  init_symbol(&symbols[86u],
	      "WILL_FIRE_RL_dut_fsm_action_l148c9",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_dut_fsm_action_l148c9,
	      1u);
  init_symbol(&symbols[87u],
	      "WILL_FIRE_RL_dut_fsm_action_l153c13",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_dut_fsm_action_l153c13,
	      1u);
}


/* Rule actions */

void MOD_mkTB::RL_dut_adder_r1()
{
  tUInt32 DEF_dut_adder_in_first_BITS_63_TO_32_PLUS_dut_adde_ETC___d7;
  tUInt64 DEF_dut_adder_in_first____d4;
  DEF_dut_adder_in_first____d4 = INST_dut_adder_in.METH_first();
  DEF_dut_adder_in_first_BITS_63_TO_32_PLUS_dut_adde_ETC___d7 = ((tUInt32)(DEF_dut_adder_in_first____d4 >> 32u)) + ((tUInt32)(DEF_dut_adder_in_first____d4));
  INST_dut_adder_in.METH_deq();
  INST_dut_adder_out.METH_enq(DEF_dut_adder_in_first_BITS_63_TO_32_PLUS_dut_adde_ETC___d7);
}

void MOD_mkTB::RL_dut_mul_r1()
{
  tUInt32 DEF_dut_mul_in_first__1_BITS_63_TO_32_2_MUL_dut_mu_ETC___d15;
  tUInt64 DEF_dut_mul_in_first____d11;
  DEF_dut_mul_in_first____d11 = INST_dut_mul_in.METH_first();
  DEF_dut_mul_in_first__1_BITS_63_TO_32_2_MUL_dut_mu_ETC___d15 = (tUInt32)(((tUInt64)((tUInt32)(DEF_dut_mul_in_first____d11 >> 32u))) * ((tUInt64)((tUInt32)(DEF_dut_mul_in_first____d11))));
  INST_dut_mul_in.METH_deq();
  INST_dut_mul_out.METH_enq(DEF_dut_mul_in_first__1_BITS_63_TO_32_2_MUL_dut_mu_ETC___d15);
}

void MOD_mkTB::RL_dut_sqrt_r1()
{
  tUInt32 DEF_dut_sqrt_in_first__9_PLUS_2___d20;
  DEF_dut_sqrt_in_first__9_PLUS_2___d20 = INST_dut_sqrt_in.METH_first() + 2u;
  INST_dut_sqrt_in.METH_deq();
  INST_dut_sqrt_out.METH_enq(DEF_dut_sqrt_in_first__9_PLUS_2___d20);
}

void MOD_mkTB::RL_dut_fsm_start_reg__dreg_update()
{
  tUInt8 DEF_dut_fsm_start_reg_2_whas__1_AND_dut_fsm_start__ETC___d23;
  DEF_dut_fsm_start_reg_2_whas__1_AND_dut_fsm_start__ETC___d23 = INST_dut_fsm_start_reg_2.METH_whas() && INST_dut_fsm_start_reg_2.METH_wget();
  INST_dut_fsm_start_reg_1.METH_write(DEF_dut_fsm_start_reg_2_whas__1_AND_dut_fsm_start__ETC___d23);
}

void MOD_mkTB::RL_dut_fsm_state_handle_abort()
{
  INST_dut_fsm_state_mkFSMstate.METH_write((tUInt8)0u);
}

void MOD_mkTB::RL_dut_fsm_state_fired__dreg_update()
{
  tUInt8 DEF_dut_fsm_state_fired_1_whas__3_AND_dut_fsm_stat_ETC___d35;
  DEF_dut_fsm_state_fired_1_whas__3_AND_dut_fsm_stat_ETC___d35 = INST_dut_fsm_state_fired_1.METH_whas() && INST_dut_fsm_state_fired_1.METH_wget();
  INST_dut_fsm_state_fired.METH_write(DEF_dut_fsm_state_fired_1_whas__3_AND_dut_fsm_stat_ETC___d35);
}

void MOD_mkTB::RL_dut_fsm_state_every()
{
  tUInt8 DEF_dut_fsm_state_set_pw_whas__6_OR_NOT_dut_fsm_st_ETC___d41;
  tUInt8 DEF_dut_fsm_state_can_overlap__h3508;
  DEF_dut_fsm_state_can_overlap__h3508 = INST_dut_fsm_state_can_overlap.METH_read();
  DEF_dut_fsm_state_set_pw_whas__6_OR_NOT_dut_fsm_st_ETC___d41 = INST_dut_fsm_state_set_pw.METH_whas() || (!INST_dut_fsm_state_overlap_pw.METH_whas() && DEF_dut_fsm_state_can_overlap__h3508);
  INST_dut_fsm_state_can_overlap.METH_write(DEF_dut_fsm_state_set_pw_whas__6_OR_NOT_dut_fsm_st_ETC___d41);
}

void MOD_mkTB::RL_dut_fsm_restart()
{
  INST_dut_fsm_start_wire.METH_wset((tUInt8)1u);
  INST_dut_fsm_start_reg_2.METH_wset((tUInt8)1u);
}

void MOD_mkTB::RL_dut_fsm_action_l119c9()
{
  tUInt32 DEF_dut_incoming_first__9_BITS_31_TO_0___d63;
  tUInt32 DEF_dut_incoming_first__9_BITS_63_TO_32___d62;
  tUInt32 DEF_dut_incoming_first__9_BITS_95_TO_64___d61;
  tUInt32 DEF_dut_incoming_first__9_BITS_127_TO_96___d60;
  DEF_dut_incoming_first____d59 = INST_dut_incoming.METH_first();
  DEF_dut_incoming_first__9_BITS_127_TO_96___d60 = DEF_dut_incoming_first____d59.get_whole_word(3u);
  DEF_dut_incoming_first__9_BITS_95_TO_64___d61 = DEF_dut_incoming_first____d59.get_whole_word(2u);
  DEF_dut_incoming_first__9_BITS_63_TO_32___d62 = DEF_dut_incoming_first____d59.get_whole_word(1u);
  DEF_dut_incoming_first__9_BITS_31_TO_0___d63 = DEF_dut_incoming_first____d59.get_whole_word(0u);
  INST_dut_fsm_state_fired_1.METH_wset((tUInt8)1u);
  INST_dut_fsm_state_mkFSMstate.METH_write((tUInt8)1u);
  INST_dut_fsm_state_set_pw.METH_wset();
  INST_dut_incoming.METH_deq();
  INST_dut_params_0.METH_write(DEF_dut_incoming_first__9_BITS_127_TO_96___d60);
  INST_dut_params_1.METH_write(DEF_dut_incoming_first__9_BITS_95_TO_64___d61);
  INST_dut_params_2.METH_write(DEF_dut_incoming_first__9_BITS_63_TO_32___d62);
  INST_dut_params_3.METH_write(DEF_dut_incoming_first__9_BITS_31_TO_0___d63);
}

void MOD_mkTB::RL_dut_fsm_action_l128c9()
{
  tUInt64 DEF_dut_params_0_8_CONCAT_dut_params_1_9___d70;
  tUInt32 DEF_b__h15402;
  tUInt32 DEF_b__h15412;
  DEF_b__h15412 = INST_dut_params_1.METH_read();
  DEF_b__h15402 = INST_dut_params_0.METH_read();
  DEF_dut_params_0_8_CONCAT_dut_params_1_9___d70 = (((tUInt64)(DEF_b__h15402)) << 32u) | (tUInt64)(DEF_b__h15412);
  INST_dut_fsm_state_mkFSMstate.METH_write((tUInt8)2u);
  INST_dut_fsm_state_fired_1.METH_wset((tUInt8)1u);
  INST_dut_fsm_state_set_pw.METH_wset();
  INST_dut_adder_in.METH_enq(DEF_dut_params_0_8_CONCAT_dut_params_1_9___d70);
}

void MOD_mkTB::RL_dut_fsm_action_l132c9()
{
  DEF_dut_adder_out_first____d75 = INST_dut_adder_out.METH_first();
  INST_dut_fsm_state_mkFSMstate.METH_write((tUInt8)3u);
  INST_dut_fsm_state_fired_1.METH_wset((tUInt8)1u);
  INST_dut_fsm_state_set_pw.METH_wset();
  INST_dut_abresult.METH_write(DEF_dut_adder_out_first____d75);
  INST_dut_adder_out.METH_deq();
}

void MOD_mkTB::RL_dut_fsm_action_l136c9()
{
  tUInt64 DEF_dut_params_2_9_CONCAT_NEG_dut_params_3_0_1___d82;
  tUInt32 DEF_b__h15861;
  tUInt32 DEF_b__h15872;
  DEF_b__h15872 = INST_dut_params_3.METH_read();
  DEF_b__h15861 = INST_dut_params_2.METH_read();
  DEF_dut_params_2_9_CONCAT_NEG_dut_params_3_0_1___d82 = (((tUInt64)(DEF_b__h15861)) << 32u) | (tUInt64)(-DEF_b__h15872);
  INST_dut_fsm_state_mkFSMstate.METH_write((tUInt8)4u);
  INST_dut_fsm_state_fired_1.METH_wset((tUInt8)1u);
  INST_dut_fsm_state_set_pw.METH_wset();
  INST_dut_adder_in.METH_enq(DEF_dut_params_2_9_CONCAT_NEG_dut_params_3_0_1___d82);
}

void MOD_mkTB::RL_dut_fsm_action_l140c9()
{
  DEF_dut_adder_out_first____d75 = INST_dut_adder_out.METH_first();
  INST_dut_fsm_state_mkFSMstate.METH_write((tUInt8)5u);
  INST_dut_fsm_state_fired_1.METH_wset((tUInt8)1u);
  INST_dut_fsm_state_set_pw.METH_wset();
  INST_dut_cdresult.METH_write(DEF_dut_adder_out_first____d75);
  INST_dut_adder_out.METH_deq();
}

void MOD_mkTB::RL_dut_fsm_action_l144c9()
{
  tUInt64 DEF_dut_abresult_0_CONCAT_dut_cdresult_1___d92;
  tUInt32 DEF_b__h16335;
  tUInt32 DEF_b__h16337;
  DEF_b__h16337 = INST_dut_cdresult.METH_read();
  DEF_b__h16335 = INST_dut_abresult.METH_read();
  DEF_dut_abresult_0_CONCAT_dut_cdresult_1___d92 = (((tUInt64)(DEF_b__h16335)) << 32u) | (tUInt64)(DEF_b__h16337);
  INST_dut_fsm_state_mkFSMstate.METH_write((tUInt8)6u);
  INST_dut_fsm_state_fired_1.METH_wset((tUInt8)1u);
  INST_dut_fsm_state_set_pw.METH_wset();
  INST_dut_mul_in.METH_enq(DEF_dut_abresult_0_CONCAT_dut_cdresult_1___d92);
}

void MOD_mkTB::RL_dut_fsm_action_l148c9()
{
  tUInt32 DEF_dut_mul_out_first____d97;
  DEF_dut_mul_out_first____d97 = INST_dut_mul_out.METH_first();
  INST_dut_fsm_state_mkFSMstate.METH_write((tUInt8)7u);
  INST_dut_fsm_state_fired_1.METH_wset((tUInt8)1u);
  INST_dut_fsm_state_set_pw.METH_wset();
  INST_dut_mulresult.METH_write(DEF_dut_mul_out_first____d97);
  INST_dut_mul_out.METH_deq();
}

void MOD_mkTB::RL_dut_fsm_action_l153c13()
{
  tUInt32 DEF_dut_mulresult_02_PLUS_16___d103;
  tUInt32 DEF_b__h16835;
  DEF_b__h16835 = INST_dut_mulresult.METH_read();
  DEF_dut_mulresult_02_PLUS_16___d103 = DEF_b__h16835 + 16u;
  INST_dut_fsm_state_mkFSMstate.METH_write((tUInt8)8u);
  INST_dut_fsm_state_fired_1.METH_wset((tUInt8)1u);
  INST_dut_fsm_state_set_pw.METH_wset();
  INST_dut_sqrt_in.METH_enq(DEF_dut_mulresult_02_PLUS_16___d103);
}

void MOD_mkTB::RL_dut_fsm_idle_l118c14()
{
  INST_dut_fsm_state_mkFSMstate.METH_write((tUInt8)0u);
  INST_dut_fsm_state_fired_1.METH_wset((tUInt8)1u);
  INST_dut_fsm_state_set_pw.METH_wset();
}

void MOD_mkTB::RL_dut_fsm_fsm_start()
{
  INST_dut_fsm_start_wire.METH_wset((tUInt8)1u);
  INST_dut_fsm_start_reg_2.METH_wset((tUInt8)1u);
  INST_dut_fsm_start_reg.METH_write((tUInt8)0u);
}

void MOD_mkTB::RL_dut_rstart()
{
  INST_dut_fsm_start_reg.METH_write((tUInt8)1u);
}

void MOD_mkTB::RL_start_reg__dreg_update()
{
  tUInt8 DEF_start_reg_2_whas__13_AND_start_reg_2_wget__14___d115;
  DEF_start_reg_2_whas__13_AND_start_reg_2_wget__14___d115 = INST_start_reg_2.METH_whas() && INST_start_reg_2.METH_wget();
  INST_start_reg_1.METH_write(DEF_start_reg_2_whas__13_AND_start_reg_2_wget__14___d115);
}

void MOD_mkTB::RL_state_handle_abort()
{
  INST_state_mkFSMstate.METH_write((tUInt8)0u);
}

void MOD_mkTB::RL_state_fired__dreg_update()
{
  tUInt8 DEF_state_fired_1_whas__25_AND_state_fired_1_wget__26___d127;
  DEF_state_fired_1_whas__25_AND_state_fired_1_wget__26___d127 = INST_state_fired_1.METH_whas() && INST_state_fired_1.METH_wget();
  INST_state_fired.METH_write(DEF_state_fired_1_whas__25_AND_state_fired_1_wget__26___d127);
}

void MOD_mkTB::RL_state_every()
{
  tUInt8 DEF_state_set_pw_whas__28_OR_NOT_state_overlap_pw__ETC___d133;
  tUInt8 DEF_state_can_overlap__h18575;
  DEF_state_can_overlap__h18575 = INST_state_can_overlap.METH_read();
  DEF_state_set_pw_whas__28_OR_NOT_state_overlap_pw__ETC___d133 = INST_state_set_pw.METH_whas() || (!INST_state_overlap_pw.METH_whas() && DEF_state_can_overlap__h18575);
  INST_state_can_overlap.METH_write(DEF_state_set_pw_whas__28_OR_NOT_state_overlap_pw__ETC___d133);
}

void MOD_mkTB::RL_restart()
{
  INST_start_wire.METH_wset((tUInt8)1u);
  INST_start_reg_2.METH_wset((tUInt8)1u);
}

void MOD_mkTB::RL_action_l255c12()
{
  INST_state_mkFSMstate.METH_write((tUInt8)1u);
  INST_state_fired_1.METH_wset((tUInt8)1u);
  INST_state_set_pw.METH_wset();
  INST_dut_incoming.METH_enq(UWide_literal_128_h2000000040000000600000002);
}

void MOD_mkTB::RL_action_l256c1()
{
  INST_state_mkFSMstate.METH_write((tUInt8)2u);
  INST_state_fired_1.METH_wset((tUInt8)1u);
  INST_state_set_pw.METH_wset();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkTB::RL_action_l257c9()
{
  tUInt32 DEF_signed_dut_sqrt_out_first__57___d158;
  DEF_signed_dut_sqrt_out_first__57___d158 = INST_dut_sqrt_out.METH_first();
  INST_state_mkFSMstate.METH_write((tUInt8)3u);
  INST_state_fired_1.METH_wset((tUInt8)1u);
  INST_state_set_pw.METH_wset();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_2);
  INST_dut_sqrt_out.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,-32", &__str_literal_3, DEF_signed_dut_sqrt_out_first__57___d158);
}

void MOD_mkTB::RL_idle_l253c17()
{
  INST_state_mkFSMstate.METH_write((tUInt8)0u);
  INST_state_fired_1.METH_wset((tUInt8)1u);
  INST_state_set_pw.METH_wset();
}

void MOD_mkTB::RL_fsm_start()
{
  INST_start_wire.METH_wset((tUInt8)1u);
  INST_start_reg_2.METH_wset((tUInt8)1u);
  INST_start_reg.METH_write((tUInt8)0u);
}

void MOD_mkTB::RL_auto_start()
{
  INST_start_reg.METH_write((tUInt8)1u);
  INST_running.METH_write((tUInt8)1u);
}

void MOD_mkTB::RL_auto_finish()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_finish(sim_hdl, "32", 0u);
}

void MOD_mkTB::__me_check_8()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_dut_fsm_action_l119c9 && ((((((DEF_WILL_FIRE_RL_dut_fsm_action_l128c9 || DEF_WILL_FIRE_RL_dut_fsm_action_l132c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l136c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l140c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l144c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l148c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l153c13))
      dollar_error(sim_hdl, this, "s", &__str_literal_4);
}

void MOD_mkTB::__me_check_9()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_dut_fsm_action_l128c9 && (((((DEF_WILL_FIRE_RL_dut_fsm_action_l132c9 || DEF_WILL_FIRE_RL_dut_fsm_action_l136c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l140c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l144c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l148c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l153c13))
      dollar_error(sim_hdl, this, "s", &__str_literal_5);
}

void MOD_mkTB::__me_check_10()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_dut_fsm_action_l132c9 && ((((DEF_WILL_FIRE_RL_dut_fsm_action_l136c9 || DEF_WILL_FIRE_RL_dut_fsm_action_l140c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l144c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l148c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l153c13))
      dollar_error(sim_hdl, this, "s", &__str_literal_6);
}

void MOD_mkTB::__me_check_11()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_dut_fsm_action_l136c9 && (((DEF_WILL_FIRE_RL_dut_fsm_action_l140c9 || DEF_WILL_FIRE_RL_dut_fsm_action_l144c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l148c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l153c13))
      dollar_error(sim_hdl, this, "s", &__str_literal_7);
}

void MOD_mkTB::__me_check_12()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_dut_fsm_action_l140c9 && ((DEF_WILL_FIRE_RL_dut_fsm_action_l144c9 || DEF_WILL_FIRE_RL_dut_fsm_action_l148c9) || DEF_WILL_FIRE_RL_dut_fsm_action_l153c13))
      dollar_error(sim_hdl, this, "s", &__str_literal_8);
}

void MOD_mkTB::__me_check_13()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_dut_fsm_action_l144c9 && (DEF_WILL_FIRE_RL_dut_fsm_action_l148c9 || DEF_WILL_FIRE_RL_dut_fsm_action_l153c13))
      dollar_error(sim_hdl, this, "s", &__str_literal_9);
}

void MOD_mkTB::__me_check_14()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_dut_fsm_action_l148c9 && DEF_WILL_FIRE_RL_dut_fsm_action_l153c13)
      dollar_error(sim_hdl, this, "s", &__str_literal_10);
}

void MOD_mkTB::__me_check_24()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_action_l255c12 && (DEF_WILL_FIRE_RL_action_l256c1 || DEF_WILL_FIRE_RL_action_l257c9))
      dollar_error(sim_hdl, this, "s", &__str_literal_11);
}

void MOD_mkTB::__me_check_25()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_WILL_FIRE_RL_action_l256c1 && DEF_WILL_FIRE_RL_action_l257c9)
      dollar_error(sim_hdl, this, "s", &__str_literal_12);
}


/* Methods */


/* Reset routines */

void MOD_mkTB::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_state_mkFSMstate.reset_RST(ARG_rst_in);
  INST_state_fired.reset_RST(ARG_rst_in);
  INST_state_can_overlap.reset_RST(ARG_rst_in);
  INST_start_reg_1.reset_RST(ARG_rst_in);
  INST_start_reg.reset_RST(ARG_rst_in);
  INST_running.reset_RST(ARG_rst_in);
  INST_dut_sqrt_out.reset_RST(ARG_rst_in);
  INST_dut_sqrt_in.reset_RST(ARG_rst_in);
  INST_dut_mul_out.reset_RST(ARG_rst_in);
  INST_dut_mul_in.reset_RST(ARG_rst_in);
  INST_dut_incoming.reset_RST(ARG_rst_in);
  INST_dut_fsm_state_mkFSMstate.reset_RST(ARG_rst_in);
  INST_dut_fsm_state_fired.reset_RST(ARG_rst_in);
  INST_dut_fsm_state_can_overlap.reset_RST(ARG_rst_in);
  INST_dut_fsm_start_reg_1.reset_RST(ARG_rst_in);
  INST_dut_fsm_start_reg.reset_RST(ARG_rst_in);
  INST_dut_adder_out.reset_RST(ARG_rst_in);
  INST_dut_adder_in.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTB::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTB::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_abort.dump_state(indent + 2u);
  INST_dut_abresult.dump_state(indent + 2u);
  INST_dut_adder_in.dump_state(indent + 2u);
  INST_dut_adder_out.dump_state(indent + 2u);
  INST_dut_cdresult.dump_state(indent + 2u);
  INST_dut_fsm_abort.dump_state(indent + 2u);
  INST_dut_fsm_start_reg.dump_state(indent + 2u);
  INST_dut_fsm_start_reg_1.dump_state(indent + 2u);
  INST_dut_fsm_start_reg_2.dump_state(indent + 2u);
  INST_dut_fsm_start_wire.dump_state(indent + 2u);
  INST_dut_fsm_state_can_overlap.dump_state(indent + 2u);
  INST_dut_fsm_state_fired.dump_state(indent + 2u);
  INST_dut_fsm_state_fired_1.dump_state(indent + 2u);
  INST_dut_fsm_state_mkFSMstate.dump_state(indent + 2u);
  INST_dut_fsm_state_overlap_pw.dump_state(indent + 2u);
  INST_dut_fsm_state_set_pw.dump_state(indent + 2u);
  INST_dut_incoming.dump_state(indent + 2u);
  INST_dut_mul_in.dump_state(indent + 2u);
  INST_dut_mul_out.dump_state(indent + 2u);
  INST_dut_mulresult.dump_state(indent + 2u);
  INST_dut_params_0.dump_state(indent + 2u);
  INST_dut_params_1.dump_state(indent + 2u);
  INST_dut_params_2.dump_state(indent + 2u);
  INST_dut_params_3.dump_state(indent + 2u);
  INST_dut_sqrt_in.dump_state(indent + 2u);
  INST_dut_sqrt_out.dump_state(indent + 2u);
  INST_running.dump_state(indent + 2u);
  INST_start_reg.dump_state(indent + 2u);
  INST_start_reg_1.dump_state(indent + 2u);
  INST_start_reg_2.dump_state(indent + 2u);
  INST_start_wire.dump_state(indent + 2u);
  INST_state_can_overlap.dump_state(indent + 2u);
  INST_state_fired.dump_state(indent + 2u);
  INST_state_fired_1.dump_state(indent + 2u);
  INST_state_mkFSMstate.dump_state(indent + 2u);
  INST_state_overlap_pw.dump_state(indent + 2u);
  INST_state_set_pw.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTB::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 51u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_action_l255c12", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_action_l256c1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_action_l257c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_dut_fsm_action_l119c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_dut_fsm_action_l128c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_dut_fsm_action_l132c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_dut_fsm_action_l136c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_dut_fsm_action_l140c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_dut_fsm_action_l144c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_dut_fsm_action_l148c9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_dut_fsm_action_l153c13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_adder_out_first____d75", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dut_incoming_first____d59", 128u);
  num = INST_abort.dump_VCD_defs(num);
  num = INST_dut_abresult.dump_VCD_defs(num);
  num = INST_dut_adder_in.dump_VCD_defs(num);
  num = INST_dut_adder_out.dump_VCD_defs(num);
  num = INST_dut_cdresult.dump_VCD_defs(num);
  num = INST_dut_fsm_abort.dump_VCD_defs(num);
  num = INST_dut_fsm_start_reg.dump_VCD_defs(num);
  num = INST_dut_fsm_start_reg_1.dump_VCD_defs(num);
  num = INST_dut_fsm_start_reg_2.dump_VCD_defs(num);
  num = INST_dut_fsm_start_wire.dump_VCD_defs(num);
  num = INST_dut_fsm_state_can_overlap.dump_VCD_defs(num);
  num = INST_dut_fsm_state_fired.dump_VCD_defs(num);
  num = INST_dut_fsm_state_fired_1.dump_VCD_defs(num);
  num = INST_dut_fsm_state_mkFSMstate.dump_VCD_defs(num);
  num = INST_dut_fsm_state_overlap_pw.dump_VCD_defs(num);
  num = INST_dut_fsm_state_set_pw.dump_VCD_defs(num);
  num = INST_dut_incoming.dump_VCD_defs(num);
  num = INST_dut_mul_in.dump_VCD_defs(num);
  num = INST_dut_mul_out.dump_VCD_defs(num);
  num = INST_dut_mulresult.dump_VCD_defs(num);
  num = INST_dut_params_0.dump_VCD_defs(num);
  num = INST_dut_params_1.dump_VCD_defs(num);
  num = INST_dut_params_2.dump_VCD_defs(num);
  num = INST_dut_params_3.dump_VCD_defs(num);
  num = INST_dut_sqrt_in.dump_VCD_defs(num);
  num = INST_dut_sqrt_out.dump_VCD_defs(num);
  num = INST_running.dump_VCD_defs(num);
  num = INST_start_reg.dump_VCD_defs(num);
  num = INST_start_reg_1.dump_VCD_defs(num);
  num = INST_start_reg_2.dump_VCD_defs(num);
  num = INST_start_wire.dump_VCD_defs(num);
  num = INST_state_can_overlap.dump_VCD_defs(num);
  num = INST_state_fired.dump_VCD_defs(num);
  num = INST_state_fired_1.dump_VCD_defs(num);
  num = INST_state_mkFSMstate.dump_VCD_defs(num);
  num = INST_state_overlap_pw.dump_VCD_defs(num);
  num = INST_state_set_pw.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTB::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTB &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTB::vcd_defs(tVCDDumpType dt, MOD_mkTB &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 128u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_action_l255c12) != DEF_WILL_FIRE_RL_action_l255c12)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_action_l255c12, 1u);
	backing.DEF_WILL_FIRE_RL_action_l255c12 = DEF_WILL_FIRE_RL_action_l255c12;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_action_l256c1) != DEF_WILL_FIRE_RL_action_l256c1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_action_l256c1, 1u);
	backing.DEF_WILL_FIRE_RL_action_l256c1 = DEF_WILL_FIRE_RL_action_l256c1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_action_l257c9) != DEF_WILL_FIRE_RL_action_l257c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_action_l257c9, 1u);
	backing.DEF_WILL_FIRE_RL_action_l257c9 = DEF_WILL_FIRE_RL_action_l257c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_dut_fsm_action_l119c9) != DEF_WILL_FIRE_RL_dut_fsm_action_l119c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_dut_fsm_action_l119c9, 1u);
	backing.DEF_WILL_FIRE_RL_dut_fsm_action_l119c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l119c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_dut_fsm_action_l128c9) != DEF_WILL_FIRE_RL_dut_fsm_action_l128c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_dut_fsm_action_l128c9, 1u);
	backing.DEF_WILL_FIRE_RL_dut_fsm_action_l128c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l128c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_dut_fsm_action_l132c9) != DEF_WILL_FIRE_RL_dut_fsm_action_l132c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_dut_fsm_action_l132c9, 1u);
	backing.DEF_WILL_FIRE_RL_dut_fsm_action_l132c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l132c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_dut_fsm_action_l136c9) != DEF_WILL_FIRE_RL_dut_fsm_action_l136c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_dut_fsm_action_l136c9, 1u);
	backing.DEF_WILL_FIRE_RL_dut_fsm_action_l136c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l136c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_dut_fsm_action_l140c9) != DEF_WILL_FIRE_RL_dut_fsm_action_l140c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_dut_fsm_action_l140c9, 1u);
	backing.DEF_WILL_FIRE_RL_dut_fsm_action_l140c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l140c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_dut_fsm_action_l144c9) != DEF_WILL_FIRE_RL_dut_fsm_action_l144c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_dut_fsm_action_l144c9, 1u);
	backing.DEF_WILL_FIRE_RL_dut_fsm_action_l144c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l144c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_dut_fsm_action_l148c9) != DEF_WILL_FIRE_RL_dut_fsm_action_l148c9)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_dut_fsm_action_l148c9, 1u);
	backing.DEF_WILL_FIRE_RL_dut_fsm_action_l148c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l148c9;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_dut_fsm_action_l153c13) != DEF_WILL_FIRE_RL_dut_fsm_action_l153c13)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_dut_fsm_action_l153c13, 1u);
	backing.DEF_WILL_FIRE_RL_dut_fsm_action_l153c13 = DEF_WILL_FIRE_RL_dut_fsm_action_l153c13;
      }
      ++num;
      if ((backing.DEF_dut_adder_out_first____d75) != DEF_dut_adder_out_first____d75)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_adder_out_first____d75, 32u);
	backing.DEF_dut_adder_out_first____d75 = DEF_dut_adder_out_first____d75;
      }
      ++num;
      if ((backing.DEF_dut_incoming_first____d59) != DEF_dut_incoming_first____d59)
      {
	vcd_write_val(sim_hdl, num, DEF_dut_incoming_first____d59, 128u);
	backing.DEF_dut_incoming_first____d59 = DEF_dut_incoming_first____d59;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_action_l255c12, 1u);
      backing.DEF_WILL_FIRE_RL_action_l255c12 = DEF_WILL_FIRE_RL_action_l255c12;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_action_l256c1, 1u);
      backing.DEF_WILL_FIRE_RL_action_l256c1 = DEF_WILL_FIRE_RL_action_l256c1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_action_l257c9, 1u);
      backing.DEF_WILL_FIRE_RL_action_l257c9 = DEF_WILL_FIRE_RL_action_l257c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_dut_fsm_action_l119c9, 1u);
      backing.DEF_WILL_FIRE_RL_dut_fsm_action_l119c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l119c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_dut_fsm_action_l128c9, 1u);
      backing.DEF_WILL_FIRE_RL_dut_fsm_action_l128c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l128c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_dut_fsm_action_l132c9, 1u);
      backing.DEF_WILL_FIRE_RL_dut_fsm_action_l132c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l132c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_dut_fsm_action_l136c9, 1u);
      backing.DEF_WILL_FIRE_RL_dut_fsm_action_l136c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l136c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_dut_fsm_action_l140c9, 1u);
      backing.DEF_WILL_FIRE_RL_dut_fsm_action_l140c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l140c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_dut_fsm_action_l144c9, 1u);
      backing.DEF_WILL_FIRE_RL_dut_fsm_action_l144c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l144c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_dut_fsm_action_l148c9, 1u);
      backing.DEF_WILL_FIRE_RL_dut_fsm_action_l148c9 = DEF_WILL_FIRE_RL_dut_fsm_action_l148c9;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_dut_fsm_action_l153c13, 1u);
      backing.DEF_WILL_FIRE_RL_dut_fsm_action_l153c13 = DEF_WILL_FIRE_RL_dut_fsm_action_l153c13;
      vcd_write_val(sim_hdl, num++, DEF_dut_adder_out_first____d75, 32u);
      backing.DEF_dut_adder_out_first____d75 = DEF_dut_adder_out_first____d75;
      vcd_write_val(sim_hdl, num++, DEF_dut_incoming_first____d59, 128u);
      backing.DEF_dut_incoming_first____d59 = DEF_dut_incoming_first____d59;
    }
}

void MOD_mkTB::vcd_prims(tVCDDumpType dt, MOD_mkTB &backing)
{
  INST_abort.dump_VCD(dt, backing.INST_abort);
  INST_dut_abresult.dump_VCD(dt, backing.INST_dut_abresult);
  INST_dut_adder_in.dump_VCD(dt, backing.INST_dut_adder_in);
  INST_dut_adder_out.dump_VCD(dt, backing.INST_dut_adder_out);
  INST_dut_cdresult.dump_VCD(dt, backing.INST_dut_cdresult);
  INST_dut_fsm_abort.dump_VCD(dt, backing.INST_dut_fsm_abort);
  INST_dut_fsm_start_reg.dump_VCD(dt, backing.INST_dut_fsm_start_reg);
  INST_dut_fsm_start_reg_1.dump_VCD(dt, backing.INST_dut_fsm_start_reg_1);
  INST_dut_fsm_start_reg_2.dump_VCD(dt, backing.INST_dut_fsm_start_reg_2);
  INST_dut_fsm_start_wire.dump_VCD(dt, backing.INST_dut_fsm_start_wire);
  INST_dut_fsm_state_can_overlap.dump_VCD(dt, backing.INST_dut_fsm_state_can_overlap);
  INST_dut_fsm_state_fired.dump_VCD(dt, backing.INST_dut_fsm_state_fired);
  INST_dut_fsm_state_fired_1.dump_VCD(dt, backing.INST_dut_fsm_state_fired_1);
  INST_dut_fsm_state_mkFSMstate.dump_VCD(dt, backing.INST_dut_fsm_state_mkFSMstate);
  INST_dut_fsm_state_overlap_pw.dump_VCD(dt, backing.INST_dut_fsm_state_overlap_pw);
  INST_dut_fsm_state_set_pw.dump_VCD(dt, backing.INST_dut_fsm_state_set_pw);
  INST_dut_incoming.dump_VCD(dt, backing.INST_dut_incoming);
  INST_dut_mul_in.dump_VCD(dt, backing.INST_dut_mul_in);
  INST_dut_mul_out.dump_VCD(dt, backing.INST_dut_mul_out);
  INST_dut_mulresult.dump_VCD(dt, backing.INST_dut_mulresult);
  INST_dut_params_0.dump_VCD(dt, backing.INST_dut_params_0);
  INST_dut_params_1.dump_VCD(dt, backing.INST_dut_params_1);
  INST_dut_params_2.dump_VCD(dt, backing.INST_dut_params_2);
  INST_dut_params_3.dump_VCD(dt, backing.INST_dut_params_3);
  INST_dut_sqrt_in.dump_VCD(dt, backing.INST_dut_sqrt_in);
  INST_dut_sqrt_out.dump_VCD(dt, backing.INST_dut_sqrt_out);
  INST_running.dump_VCD(dt, backing.INST_running);
  INST_start_reg.dump_VCD(dt, backing.INST_start_reg);
  INST_start_reg_1.dump_VCD(dt, backing.INST_start_reg_1);
  INST_start_reg_2.dump_VCD(dt, backing.INST_start_reg_2);
  INST_start_wire.dump_VCD(dt, backing.INST_start_wire);
  INST_state_can_overlap.dump_VCD(dt, backing.INST_state_can_overlap);
  INST_state_fired.dump_VCD(dt, backing.INST_state_fired);
  INST_state_fired_1.dump_VCD(dt, backing.INST_state_fired_1);
  INST_state_mkFSMstate.dump_VCD(dt, backing.INST_state_mkFSMstate);
  INST_state_overlap_pw.dump_VCD(dt, backing.INST_state_overlap_pw);
  INST_state_set_pw.dump_VCD(dt, backing.INST_state_set_pw);
}
