{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649794373092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649794373093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 16:12:52 2022 " "Processing started: Tue Apr 12 16:12:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649794373093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794373093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test05_NIOS -c Test05_NIOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test05_NIOS -c Test05_NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794373093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649794373929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649794373929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/helloworld.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/helloworld.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld " "Found entity 1: HelloWorld" {  } { { "HelloWorld/synthesis/HelloWorld.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/HelloWorld.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "HelloWorld/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "HelloWorld/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_irq_mapper " "Found entity 1: HelloWorld_irq_mapper" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_irq_mapper.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0 " "Found entity 1: HelloWorld_mm_interconnect_0" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_avalon_st_adapter " "Found entity 1: HelloWorld_mm_interconnect_0_avalon_st_adapter" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: HelloWorld_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_rsp_mux_001 " "Found entity 1: HelloWorld_mm_interconnect_0_rsp_mux_001" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file helloworld/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "HelloWorld/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386512 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "HelloWorld/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_rsp_mux " "Found entity 1: HelloWorld_mm_interconnect_0_rsp_mux" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_rsp_demux_001 " "Found entity 1: HelloWorld_mm_interconnect_0_rsp_demux_001" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_rsp_demux " "Found entity 1: HelloWorld_mm_interconnect_0_rsp_demux" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_cmd_mux_001 " "Found entity 1: HelloWorld_mm_interconnect_0_cmd_mux_001" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_cmd_mux " "Found entity 1: HelloWorld_mm_interconnect_0_cmd_mux" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_cmd_demux_001 " "Found entity 1: HelloWorld_mm_interconnect_0_cmd_demux_001" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_cmd_demux " "Found entity 1: HelloWorld_mm_interconnect_0_cmd_demux" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "HelloWorld/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file helloworld/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "HelloWorld/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386627 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "HelloWorld/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "HelloWorld/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "HelloWorld/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HelloWorld_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at HelloWorld_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649794386705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HelloWorld_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at HelloWorld_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649794386706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_router_003_default_decode " "Found entity 1: HelloWorld_mm_interconnect_0_router_003_default_decode" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386707 ""} { "Info" "ISGN_ENTITY_NAME" "2 HelloWorld_mm_interconnect_0_router_003 " "Found entity 2: HelloWorld_mm_interconnect_0_router_003" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HelloWorld_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at HelloWorld_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649794386726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HelloWorld_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at HelloWorld_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649794386727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_router_002_default_decode " "Found entity 1: HelloWorld_mm_interconnect_0_router_002_default_decode" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386729 ""} { "Info" "ISGN_ENTITY_NAME" "2 HelloWorld_mm_interconnect_0_router_002 " "Found entity 2: HelloWorld_mm_interconnect_0_router_002" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HelloWorld_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at HelloWorld_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649794386741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HelloWorld_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at HelloWorld_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649794386742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_router_001_default_decode " "Found entity 1: HelloWorld_mm_interconnect_0_router_001_default_decode" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386742 ""} { "Info" "ISGN_ENTITY_NAME" "2 HelloWorld_mm_interconnect_0_router_001 " "Found entity 2: HelloWorld_mm_interconnect_0_router_001" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HelloWorld_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at HelloWorld_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649794386755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HelloWorld_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at HelloWorld_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649794386755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file helloworld/synthesis/submodules/helloworld_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_mm_interconnect_0_router_default_decode " "Found entity 1: HelloWorld_mm_interconnect_0_router_default_decode" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386756 ""} { "Info" "ISGN_ENTITY_NAME" "2 HelloWorld_mm_interconnect_0_router " "Found entity 2: HelloWorld_mm_interconnect_0_router" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "HelloWorld/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "HelloWorld/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "HelloWorld/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "HelloWorld/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "HelloWorld/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_onchip_memory2_0 " "Found entity 1: HelloWorld_onchip_memory2_0" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_onchip_memory2_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_nios2_gen2_0 " "Found entity 1: HelloWorld_nios2_gen2_0" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794386845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794386845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file helloworld/synthesis/submodules/helloworld_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: HelloWorld_nios2_gen2_0_cpu_ic_data_module" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "2 HelloWorld_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: HelloWorld_nios2_gen2_0_cpu_ic_tag_module" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "3 HelloWorld_nios2_gen2_0_cpu_bht_module " "Found entity 3: HelloWorld_nios2_gen2_0_cpu_bht_module" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "4 HelloWorld_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: HelloWorld_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "5 HelloWorld_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: HelloWorld_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "6 HelloWorld_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: HelloWorld_nios2_gen2_0_cpu_dc_tag_module" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "7 HelloWorld_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: HelloWorld_nios2_gen2_0_cpu_dc_data_module" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "8 HelloWorld_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: HelloWorld_nios2_gen2_0_cpu_dc_victim_module" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "9 HelloWorld_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: HelloWorld_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "10 HelloWorld_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: HelloWorld_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "11 HelloWorld_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: HelloWorld_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "12 HelloWorld_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: HelloWorld_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "13 HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "14 HelloWorld_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: HelloWorld_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "15 HelloWorld_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: HelloWorld_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "16 HelloWorld_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: HelloWorld_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "17 HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "18 HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "19 HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "20 HelloWorld_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: HelloWorld_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "21 HelloWorld_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: HelloWorld_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "22 HelloWorld_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: HelloWorld_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "23 HelloWorld_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: HelloWorld_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "24 HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "25 HelloWorld_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: HelloWorld_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "26 HelloWorld_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: HelloWorld_nios2_gen2_0_cpu_nios2_oci" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""} { "Info" "ISGN_ENTITY_NAME" "27 HelloWorld_nios2_gen2_0_cpu " "Found entity 27: HelloWorld_nios2_gen2_0_cpu" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794388073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: HelloWorld_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794388098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: HelloWorld_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794388114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794388131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_nios2_gen2_0_cpu_mult_cell " "Found entity 1: HelloWorld_nios2_gen2_0_cpu_mult_cell" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794388141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file helloworld/synthesis/submodules/helloworld_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_nios2_gen2_0_cpu_test_bench " "Found entity 1: HelloWorld_nios2_gen2_0_cpu_test_bench" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794388158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file helloworld/synthesis/submodules/helloworld_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_jtag_uart_0_sim_scfifo_w " "Found entity 1: HelloWorld_jtag_uart_0_sim_scfifo_w" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388173 ""} { "Info" "ISGN_ENTITY_NAME" "2 HelloWorld_jtag_uart_0_scfifo_w " "Found entity 2: HelloWorld_jtag_uart_0_scfifo_w" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388173 ""} { "Info" "ISGN_ENTITY_NAME" "3 HelloWorld_jtag_uart_0_sim_scfifo_r " "Found entity 3: HelloWorld_jtag_uart_0_sim_scfifo_r" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388173 ""} { "Info" "ISGN_ENTITY_NAME" "4 HelloWorld_jtag_uart_0_scfifo_r " "Found entity 4: HelloWorld_jtag_uart_0_scfifo_r" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388173 ""} { "Info" "ISGN_ENTITY_NAME" "5 HelloWorld_jtag_uart_0 " "Found entity 5: HelloWorld_jtag_uart_0" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794388173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld/synthesis/submodules/helloworld_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file helloworld/synthesis/submodules/helloworld_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_altpll_0_dffpipe_l2c " "Found entity 1: HelloWorld_altpll_0_dffpipe_l2c" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388187 ""} { "Info" "ISGN_ENTITY_NAME" "2 HelloWorld_altpll_0_stdsync_sv6 " "Found entity 2: HelloWorld_altpll_0_stdsync_sv6" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388187 ""} { "Info" "ISGN_ENTITY_NAME" "3 HelloWorld_altpll_0_altpll_8342 " "Found entity 3: HelloWorld_altpll_0_altpll_8342" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388187 ""} { "Info" "ISGN_ENTITY_NAME" "4 HelloWorld_altpll_0 " "Found entity 4: HelloWorld_altpll_0" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794388187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test05_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file test05_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test05_NIOS " "Found entity 1: Test05_NIOS" {  } { { "Test05_NIOS.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/Test05_NIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794388190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test05_NIOS " "Elaborating entity \"Test05_NIOS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649794388288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld HelloWorld:u0 " "Elaborating entity \"HelloWorld\" for hierarchy \"HelloWorld:u0\"" {  } { { "Test05_NIOS.v" "u0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/Test05_NIOS.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794388303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_altpll_0 HelloWorld:u0\|HelloWorld_altpll_0:altpll_0 " "Elaborating entity \"HelloWorld_altpll_0\" for hierarchy \"HelloWorld:u0\|HelloWorld_altpll_0:altpll_0\"" {  } { { "HelloWorld/synthesis/HelloWorld.v" "altpll_0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/HelloWorld.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794388355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_altpll_0_stdsync_sv6 HelloWorld:u0\|HelloWorld_altpll_0:altpll_0\|HelloWorld_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"HelloWorld_altpll_0_stdsync_sv6\" for hierarchy \"HelloWorld:u0\|HelloWorld_altpll_0:altpll_0\|HelloWorld_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" "stdsync2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794388369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_altpll_0_dffpipe_l2c HelloWorld:u0\|HelloWorld_altpll_0:altpll_0\|HelloWorld_altpll_0_stdsync_sv6:stdsync2\|HelloWorld_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"HelloWorld_altpll_0_dffpipe_l2c\" for hierarchy \"HelloWorld:u0\|HelloWorld_altpll_0:altpll_0\|HelloWorld_altpll_0_stdsync_sv6:stdsync2\|HelloWorld_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" "dffpipe3" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794388382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_altpll_0_altpll_8342 HelloWorld:u0\|HelloWorld_altpll_0:altpll_0\|HelloWorld_altpll_0_altpll_8342:sd1 " "Elaborating entity \"HelloWorld_altpll_0_altpll_8342\" for hierarchy \"HelloWorld:u0\|HelloWorld_altpll_0:altpll_0\|HelloWorld_altpll_0_altpll_8342:sd1\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" "sd1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794388394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_jtag_uart_0 HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"HelloWorld_jtag_uart_0\" for hierarchy \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\"" {  } { { "HelloWorld/synthesis/HelloWorld.v" "jtag_uart_0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/HelloWorld.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794388408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_jtag_uart_0_scfifo_w HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w " "Elaborating entity \"HelloWorld_jtag_uart_0_scfifo_w\" for hierarchy \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "the_HelloWorld_jtag_uart_0_scfifo_w" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794388425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "wfifo" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794388909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794388918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794388918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794388918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794388918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794388918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794388918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794388918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794388918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794388918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794388918 ""}  } { { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649794388918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/scfifo_cr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794388998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794388998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794388999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/a_dpfifo_e011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794389023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794389023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/scfifo_cr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794389024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794389049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794389049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794389050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6o7 " "Found entity 1: cntr_6o7" {  } { { "db/cntr_6o7.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/cntr_6o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794389121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794389121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6o7 HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw " "Elaborating entity \"cntr_6o7\" for hierarchy \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794389122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/altsyncram_gio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794389188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794389188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794389189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/cntr_qnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794389255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794389255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_w:the_HelloWorld_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/a_dpfifo_e011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794389256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_jtag_uart_0_scfifo_r HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_r:the_HelloWorld_jtag_uart_0_scfifo_r " "Elaborating entity \"HelloWorld_jtag_uart_0_scfifo_r\" for hierarchy \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|HelloWorld_jtag_uart_0_scfifo_r:the_HelloWorld_jtag_uart_0_scfifo_r\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "the_HelloWorld_jtag_uart_0_scfifo_r" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794389269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:HelloWorld_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:HelloWorld_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "HelloWorld_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794389802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:HelloWorld_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:HelloWorld_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794389825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:HelloWorld_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:HelloWorld_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794389825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794389825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794389825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794389825 ""}  } { { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649794389825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:HelloWorld_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:HelloWorld_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794390595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:HelloWorld_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"HelloWorld:u0\|HelloWorld_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:HelloWorld_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794390798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0 HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"HelloWorld_nios2_gen2_0\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\"" {  } { { "HelloWorld/synthesis/HelloWorld.v" "nios2_gen2_0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/HelloWorld.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794390874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0.v" "cpu" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794390951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_test_bench HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_test_bench:the_HelloWorld_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_test_bench\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_test_bench:the_HelloWorld_nios2_gen2_0_cpu_test_bench\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794391680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_ic_data_module HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_ic_data_module:HelloWorld_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_ic_data_module:HelloWorld_nios2_gen2_0_cpu_ic_data\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "HelloWorld_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794391944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_ic_data_module:HelloWorld_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_ic_data_module:HelloWorld_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jd1 " "Found entity 1: altsyncram_5jd1" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/altsyncram_5jd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794392185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794392185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jd1 HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_ic_data_module:HelloWorld_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated " "Elaborating entity \"altsyncram_5jd1\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_ic_data_module:HelloWorld_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_ic_tag_module HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_ic_tag_module:HelloWorld_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_ic_tag_module:HelloWorld_nios2_gen2_0_cpu_ic_tag\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "HelloWorld_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_ic_tag_module:HelloWorld_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_ic_tag_module:HelloWorld_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ad1 " "Found entity 1: altsyncram_8ad1" {  } { { "db/altsyncram_8ad1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/altsyncram_8ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794392393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794392393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ad1 HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_ic_tag_module:HelloWorld_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ad1:auto_generated " "Elaborating entity \"altsyncram_8ad1\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_ic_tag_module:HelloWorld_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_bht_module HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_bht_module:HelloWorld_nios2_gen2_0_cpu_bht " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_bht_module\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_bht_module:HelloWorld_nios2_gen2_0_cpu_bht\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "HelloWorld_nios2_gen2_0_cpu_bht" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_bht_module:HelloWorld_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_bht_module:HelloWorld_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/altsyncram_27d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794392561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794392561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27d1 HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_bht_module:HelloWorld_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated " "Elaborating entity \"altsyncram_27d1\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_bht_module:HelloWorld_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_register_bank_a_module HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_register_bank_a_module:HelloWorld_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_register_bank_a_module:HelloWorld_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "HelloWorld_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_register_bank_a_module:HelloWorld_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_register_bank_a_module:HelloWorld_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ic1 " "Found entity 1: altsyncram_8ic1" {  } { { "db/altsyncram_8ic1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/altsyncram_8ic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794392744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794392744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ic1 HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_register_bank_a_module:HelloWorld_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated " "Elaborating entity \"altsyncram_8ic1\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_register_bank_a_module:HelloWorld_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_register_bank_b_module HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_register_bank_b_module:HelloWorld_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_register_bank_b_module:HelloWorld_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "HelloWorld_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_mult_cell HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794392944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hkp2 " "Found entity 1: altera_mult_add_hkp2" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/altera_mult_add_hkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794393032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794393032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hkp2 HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated " "Elaborating entity \"altera_mult_add_hkp2\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/altera_mult_add_hkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794393772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_dc_tag_module HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_tag_module:HelloWorld_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_tag_module:HelloWorld_nios2_gen2_0_cpu_dc_tag\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "HelloWorld_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794394649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_tag_module:HelloWorld_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_tag_module:HelloWorld_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794394698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gic1 " "Found entity 1: altsyncram_gic1" {  } { { "db/altsyncram_gic1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/altsyncram_gic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794394803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794394803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gic1 HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_tag_module:HelloWorld_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_gic1:auto_generated " "Elaborating entity \"altsyncram_gic1\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_tag_module:HelloWorld_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_gic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794394804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_dc_data_module HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_data_module:HelloWorld_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_data_module:HelloWorld_nios2_gen2_0_cpu_dc_data\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "HelloWorld_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794394854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_data_module:HelloWorld_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_data_module:HelloWorld_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794394903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddf1 " "Found entity 1: altsyncram_ddf1" {  } { { "db/altsyncram_ddf1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/altsyncram_ddf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794394981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794394981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddf1 HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_data_module:HelloWorld_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated " "Elaborating entity \"altsyncram_ddf1\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_data_module:HelloWorld_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794394982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_dc_victim_module HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_victim_module:HelloWorld_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_victim_module:HelloWorld_nios2_gen2_0_cpu_dc_victim\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "HelloWorld_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_victim_module:HelloWorld_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_victim_module:HelloWorld_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3d1 " "Found entity 1: altsyncram_k3d1" {  } { { "db/altsyncram_k3d1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/altsyncram_k3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794395184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794395184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3d1 HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_victim_module:HelloWorld_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated " "Elaborating entity \"altsyncram_k3d1\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_dc_victim_module:HelloWorld_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_debug HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_debug:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_debug:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_debug:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_debug:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_break HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_break:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_break:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_xbrk HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_xbrk:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_xbrk:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_dbrk HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_dbrk:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_dbrk:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_dtrace HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_dtrace:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_dtrace:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_td_mode HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_dtrace:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_dtrace\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_td_mode:HelloWorld_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_dtrace:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_dtrace\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_td_mode:HelloWorld_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_pib HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_pib:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_pib:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_oci_im HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_im:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_oci_im:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794395995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_avalon_reg HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_avalon_reg:the_HelloWorld_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_avalon_reg:the_HelloWorld_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_nios2_ocimem HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_ocimem:the_HelloWorld_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_ocimem:the_HelloWorld_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram_module HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_ocimem:the_HelloWorld_nios2_gen2_0_cpu_nios2_ocimem\|HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram_module:HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_ocimem:the_HelloWorld_nios2_gen2_0_cpu_nios2_ocimem\|HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram_module:HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_ocimem:the_HelloWorld_nios2_gen2_0_cpu_nios2_ocimem\|HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram_module:HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_ocimem:the_HelloWorld_nios2_gen2_0_cpu_nios2_ocimem\|HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram_module:HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/altsyncram_3c71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794396272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794396272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_ocimem:the_HelloWorld_nios2_gen2_0_cpu_nios2_ocimem\|HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram_module:HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_nios2_ocimem:the_HelloWorld_nios2_gen2_0_cpu_nios2_ocimem\|HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram_module:HelloWorld_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_debug_slave_tck HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\|HelloWorld_nios2_gen2_0_cpu_debug_slave_tck:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\|HelloWorld_nios2_gen2_0_cpu_debug_slave_tck:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_HelloWorld_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_nios2_gen2_0_cpu_debug_slave_sysclk HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\|HelloWorld_nios2_gen2_0_cpu_debug_slave_sysclk:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"HelloWorld_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\|HelloWorld_nios2_gen2_0_cpu_debug_slave_sysclk:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_HelloWorld_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HelloWorld_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HelloWorld_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper.v" "HelloWorld_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HelloWorld_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HelloWorld_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HelloWorld_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HelloWorld_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HelloWorld_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci\|HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper:the_HelloWorld_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HelloWorld_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_onchip_memory2_0 HelloWorld:u0\|HelloWorld_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"HelloWorld_onchip_memory2_0\" for hierarchy \"HelloWorld:u0\|HelloWorld_onchip_memory2_0:onchip_memory2_0\"" {  } { { "HelloWorld/synthesis/HelloWorld.v" "onchip_memory2_0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/HelloWorld.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HelloWorld:u0\|HelloWorld_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HelloWorld:u0\|HelloWorld_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HelloWorld:u0\|HelloWorld_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HelloWorld:u0\|HelloWorld_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_onchip_memory2_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HelloWorld:u0\|HelloWorld_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"HelloWorld:u0\|HelloWorld_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794396513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HelloWorld_onchip_memory2_0.hex " "Parameter \"init_file\" = \"HelloWorld_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794396513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794396513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794396513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794396513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794396513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794396513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794396513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794396513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794396513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794396513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794396513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794396513 ""}  } { { "HelloWorld/synthesis/submodules/HelloWorld_onchip_memory2_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649794396513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/altsyncram_reh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794396575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794396575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 HelloWorld:u0\|HelloWorld_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_reh1:auto_generated " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"HelloWorld:u0\|HelloWorld_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_reh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0 HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"HelloWorld_mm_interconnect_0\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\"" {  } { { "HelloWorld/synthesis/HelloWorld.v" "mm_interconnect_0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/HelloWorld.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794396983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HelloWorld/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_router HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router:router " "Elaborating entity \"HelloWorld_mm_interconnect_0_router\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router:router\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "router" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_router_default_decode HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router:router\|HelloWorld_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"HelloWorld_mm_interconnect_0_router_default_decode\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router:router\|HelloWorld_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_router_001 HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"HelloWorld_mm_interconnect_0_router_001\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router_001:router_001\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "router_001" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_router_001_default_decode HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router_001:router_001\|HelloWorld_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"HelloWorld_mm_interconnect_0_router_001_default_decode\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router_001:router_001\|HelloWorld_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_router_002 HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"HelloWorld_mm_interconnect_0_router_002\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router_002:router_002\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "router_002" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_router_002_default_decode HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router_002:router_002\|HelloWorld_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"HelloWorld_mm_interconnect_0_router_002_default_decode\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router_002:router_002\|HelloWorld_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_router_003 HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"HelloWorld_mm_interconnect_0_router_003\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router_003:router_003\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "router_003" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_router_003_default_decode HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router_003:router_003\|HelloWorld_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"HelloWorld_mm_interconnect_0_router_003_default_decode\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_router_003:router_003\|HelloWorld_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_cmd_demux HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"HelloWorld_mm_interconnect_0_cmd_demux\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_cmd_demux_001 HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"HelloWorld_mm_interconnect_0_cmd_demux_001\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_cmd_mux HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"HelloWorld_mm_interconnect_0_cmd_mux\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_cmd_mux_001 HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"HelloWorld_mm_interconnect_0_cmd_mux_001\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HelloWorld/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_rsp_demux HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"HelloWorld_mm_interconnect_0_rsp_demux\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_rsp_demux_001 HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"HelloWorld_mm_interconnect_0_rsp_demux_001\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_rsp_mux HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"HelloWorld_mm_interconnect_0_rsp_mux\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HelloWorld/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_rsp_mux_001 HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"HelloWorld_mm_interconnect_0_rsp_mux_001\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_avalon_st_adapter HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"HelloWorld_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_mm_interconnect_0_avalon_st_adapter_error_adapter_0 HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|HelloWorld_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"HelloWorld_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"HelloWorld:u0\|HelloWorld_mm_interconnect_0:mm_interconnect_0\|HelloWorld_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|HelloWorld_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloWorld_irq_mapper HelloWorld:u0\|HelloWorld_irq_mapper:irq_mapper " "Elaborating entity \"HelloWorld_irq_mapper\" for hierarchy \"HelloWorld:u0\|HelloWorld_irq_mapper:irq_mapper\"" {  } { { "HelloWorld/synthesis/HelloWorld.v" "irq_mapper" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/HelloWorld.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HelloWorld:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HelloWorld:u0\|altera_reset_controller:rst_controller\"" {  } { { "HelloWorld/synthesis/HelloWorld.v" "rst_controller" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/HelloWorld.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer HelloWorld:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"HelloWorld:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "HelloWorld/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer HelloWorld:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"HelloWorld:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "HelloWorld/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HelloWorld:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HelloWorld:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "HelloWorld/synthesis/HelloWorld.v" "rst_controller_001" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/HelloWorld.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794397652 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1649794398886 "|Test05_NIOS|HelloWorld:u0|HelloWorld_nios2_gen2_0:nios2_gen2_0|HelloWorld_nios2_gen2_0_cpu:cpu|HelloWorld_nios2_gen2_0_cpu_nios2_oci:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci|HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace:the_HelloWorld_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649794400037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.12.16:13:24 Progress: Loading sld54dff074/alt_sld_fab_wrapper_hw.tcl " "2022.04.12.16:13:24 Progress: Loading sld54dff074/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794404641 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794407740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794407904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794410233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794410375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794410523 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794410694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794410711 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794410713 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649794411475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54dff074/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54dff074/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld54dff074/alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/ip/sld54dff074/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794411969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794411969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794412137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794412137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794412157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794412157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794412244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794412244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794412392 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794412392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794412392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/ip/sld54dff074/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794412493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794412493 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649794418498 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649794418498 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1649794418498 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1649794418498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794418724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418724 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649794418724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cp01 " "Found entity 1: mult_cp01" {  } { { "db/mult_cp01.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/mult_cp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794418823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794418823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794418882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"HelloWorld:u0\|HelloWorld_nios2_gen2_0:nios2_gen2_0\|HelloWorld_nios2_gen2_0_cpu:cpu\|HelloWorld_nios2_gen2_0_cpu_mult_cell:the_HelloWorld_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649794418882 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649794418882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c011 " "Found entity 1: mult_c011" {  } { { "db/mult_c011.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/db/mult_c011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649794418950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794418950 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1649794420392 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1649794420392 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1649794420459 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1649794420459 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1649794420459 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1649794420459 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1649794420460 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649794420479 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_jtag_uart_0.v" 352 -1 0 } } { "HelloWorld/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 7644 -1 0 } } { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "HelloWorld/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 5896 -1 0 } } { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 7653 -1 0 } } { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/HelloWorld/synthesis/submodules/HelloWorld_nios2_gen2_0_cpu.v" 5815 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649794420762 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649794420762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794423134 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649794427159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794427542 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649794428119 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649794428119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794428311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/output_files/Test05_NIOS.map.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/FPGA_Cards/QMTECH_CYCLONE_10/Software/Test05_NIOS/output_files/Test05_NIOS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794429496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649794433237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649794433237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4323 " "Implemented 4323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649794433915 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649794433915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4020 " "Implemented 4020 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649794433915 ""} { "Info" "ICUT_CUT_TM_RAMS" "289 " "Implemented 289 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1649794433915 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1649794433915 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1649794433915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649794433915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649794434002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 16:13:54 2022 " "Processing ended: Tue Apr 12 16:13:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649794434002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649794434002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649794434002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649794434002 ""}
