Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jul 12 18:55:30 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    40          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-16  Warning           Large setup violation          26          
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (67)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: uart_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (67)
-------------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.752      -62.314                     59                 2506        0.140        0.000                      0                 2506        1.100        0.000                       0                  1089  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_p                               {0.000 2.500}        5.000           200.000         
  clk_out2_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out3_block_clock_clk_wiz_0_0  {0.625 3.125}        5.000           200.000         
  clk_out4_block_clock_clk_wiz_0_0  {1.094 3.594}        5.000           200.000         
  clk_out_block_clock_clk_wiz_0_0   {0.000 68.125}       136.250         7.339           
  clkfbout_block_clock_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out2_block_clock_clk_wiz_0_0       -1.752      -26.429                     27                 1486        0.146        0.000                      0                 1486        2.000        0.000                       0                  1021  
  clk_out3_block_clock_clk_wiz_0_0        2.358        0.000                      0                   37        0.159        0.000                      0                   37        2.000        0.000                       0                    28  
  clk_out4_block_clock_clk_wiz_0_0        2.385        0.000                      0                   37        0.287        0.000                      0                   37        2.000        0.000                       0                    28  
  clk_out_block_clock_clk_wiz_0_0       134.444        0.000                      0                   11        0.140        0.000                      0                   11       23.750        0.000                       0                     8  
  clkfbout_block_clock_clk_wiz_0_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0       -0.225       -1.464                     12                   12        0.800        0.000                      0                   12  
clk_out4_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0        0.180        0.000                      0                   12        1.594        0.000                      0                   12  
clk_out2_block_clock_clk_wiz_0_0  clk_out3_block_clock_clk_wiz_0_0       -1.407      -18.778                     14                   14        4.404        0.000                      0                   14  
clk_out2_block_clock_clk_wiz_0_0  clk_out4_block_clock_clk_wiz_0_0       -0.956      -12.823                     14                   14        3.909        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out2_block_clock_clk_wiz_0_0        1.011        0.000                      0                  903        0.402        0.000                      0                  903  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out3_block_clock_clk_wiz_0_0       -1.198       -2.396                      2                    2        4.432        0.000                      0                    2  
**async_default**                 clk_out2_block_clock_clk_wiz_0_0  clk_out4_block_clock_clk_wiz_0_0       -0.944       -1.888                      2                    2        4.063        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                                                                
(none)                            clk_out2_block_clock_clk_wiz_0_0                                    
(none)                            clkfbout_block_clock_clk_wiz_0_0                                    
(none)                                                              clk_out2_block_clock_clk_wiz_0_0  
(none)                                                              clk_out3_block_clock_clk_wiz_0_0  
(none)                                                              clk_out4_block_clock_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :           27  Failing Endpoints,  Worst Slack       -1.752ns,  Total Violation      -26.429ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 1.378ns (20.630%)  route 5.302ns (79.370%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.402    -2.619    u_tdc/u_FineDelay/clk
    SLICE_X46Y117        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.433    -2.186 r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/Q
                         net (fo=8, routed)           0.675    -1.510    u_tdc/u_DecStart/wDecodeIn[151]
    SLICE_X46Y117        LUT5 (Prop_lut5_I1_O)        0.105    -1.405 f  u_tdc/u_DecStart/bin_inferred_i_338/O
                         net (fo=4, routed)           0.803    -0.602    u_tdc/u_DecStart/bin_inferred_i_338_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.105    -0.497 f  u_tdc/u_DecStart/bin_inferred_i_177/O
                         net (fo=6, routed)           0.512     0.014    u_tdc/u_DecStart/bin_inferred_i_177_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.105     0.119 f  u_tdc/u_DecStart/bin_inferred_i_356/O
                         net (fo=1, routed)           0.481     0.600    u_tdc/u_DecStart/bin_inferred_i_356_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.105     0.705 f  u_tdc/u_DecStart/bin_inferred_i_137/O
                         net (fo=1, routed)           0.714     1.419    u_tdc/u_DecStart/bin_inferred_i_137_n_0
    SLICE_X54Y116        LUT6 (Prop_lut6_I0_O)        0.105     1.524 f  u_tdc/u_DecStart/bin_inferred_i_41/O
                         net (fo=1, routed)           0.663     2.187    u_tdc/u_DecStart/bin_inferred_i_41_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.105     2.292 r  u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=2, routed)           0.664     2.956    u_tdc/DecodedStart[0]
    SLICE_X54Y116        LUT6 (Prop_lut6_I3_O)        0.105     3.061 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.243     3.304    u_tdc/u_merge_i_26_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I3_O)        0.105     3.409 r  u_tdc/u_merge_i_14/O
                         net (fo=12, routed)          0.547     3.956    u_tdc/CoarseStamp_final13_out
    SLICE_X58Y115        LUT6 (Prop_lut6_I1_O)        0.105     4.061 r  u_tdc/u_merge_i_1/O
                         net (fo=1, routed)           0.000     4.061    u_tdc/u_merge/Coarse[11]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[11]/C
                         clock pessimism             -0.497     2.338    
                         clock uncertainty           -0.061     2.277    
    SLICE_X58Y115        FDRE (Setup_fdre_C_D)        0.032     2.309    u_tdc/u_merge/Coarse_stored_reg[11]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.742ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 1.378ns (20.661%)  route 5.291ns (79.339%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.402    -2.619    u_tdc/u_FineDelay/clk
    SLICE_X46Y117        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.433    -2.186 r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/Q
                         net (fo=8, routed)           0.675    -1.510    u_tdc/u_DecStart/wDecodeIn[151]
    SLICE_X46Y117        LUT5 (Prop_lut5_I1_O)        0.105    -1.405 f  u_tdc/u_DecStart/bin_inferred_i_338/O
                         net (fo=4, routed)           0.803    -0.602    u_tdc/u_DecStart/bin_inferred_i_338_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.105    -0.497 f  u_tdc/u_DecStart/bin_inferred_i_177/O
                         net (fo=6, routed)           0.512     0.014    u_tdc/u_DecStart/bin_inferred_i_177_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.105     0.119 f  u_tdc/u_DecStart/bin_inferred_i_356/O
                         net (fo=1, routed)           0.481     0.600    u_tdc/u_DecStart/bin_inferred_i_356_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.105     0.705 f  u_tdc/u_DecStart/bin_inferred_i_137/O
                         net (fo=1, routed)           0.714     1.419    u_tdc/u_DecStart/bin_inferred_i_137_n_0
    SLICE_X54Y116        LUT6 (Prop_lut6_I0_O)        0.105     1.524 f  u_tdc/u_DecStart/bin_inferred_i_41/O
                         net (fo=1, routed)           0.663     2.187    u_tdc/u_DecStart/bin_inferred_i_41_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.105     2.292 r  u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=2, routed)           0.664     2.956    u_tdc/DecodedStart[0]
    SLICE_X54Y116        LUT6 (Prop_lut6_I3_O)        0.105     3.061 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.243     3.304    u_tdc/u_merge_i_26_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I3_O)        0.105     3.409 r  u_tdc/u_merge_i_14/O
                         net (fo=12, routed)          0.536     3.946    u_tdc/CoarseStamp_final13_out
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.105     4.051 r  u_tdc/u_merge_i_2/O
                         net (fo=1, routed)           0.000     4.051    u_tdc/u_merge/Coarse[10]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[10]/C
                         clock pessimism             -0.497     2.340    
                         clock uncertainty           -0.061     2.279    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.030     2.309    u_tdc/u_merge/Coarse_stored_reg[10]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                 -1.742    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.378ns (20.778%)  route 5.254ns (79.222%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.402    -2.619    u_tdc/u_FineDelay/clk
    SLICE_X46Y117        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.433    -2.186 r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/Q
                         net (fo=8, routed)           0.675    -1.510    u_tdc/u_DecStart/wDecodeIn[151]
    SLICE_X46Y117        LUT5 (Prop_lut5_I1_O)        0.105    -1.405 f  u_tdc/u_DecStart/bin_inferred_i_338/O
                         net (fo=4, routed)           0.803    -0.602    u_tdc/u_DecStart/bin_inferred_i_338_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.105    -0.497 f  u_tdc/u_DecStart/bin_inferred_i_177/O
                         net (fo=6, routed)           0.512     0.014    u_tdc/u_DecStart/bin_inferred_i_177_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.105     0.119 f  u_tdc/u_DecStart/bin_inferred_i_356/O
                         net (fo=1, routed)           0.481     0.600    u_tdc/u_DecStart/bin_inferred_i_356_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.105     0.705 f  u_tdc/u_DecStart/bin_inferred_i_137/O
                         net (fo=1, routed)           0.714     1.419    u_tdc/u_DecStart/bin_inferred_i_137_n_0
    SLICE_X54Y116        LUT6 (Prop_lut6_I0_O)        0.105     1.524 f  u_tdc/u_DecStart/bin_inferred_i_41/O
                         net (fo=1, routed)           0.663     2.187    u_tdc/u_DecStart/bin_inferred_i_41_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.105     2.292 r  u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=2, routed)           0.664     2.956    u_tdc/DecodedStart[0]
    SLICE_X54Y116        LUT6 (Prop_lut6_I3_O)        0.105     3.061 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.243     3.304    u_tdc/u_merge_i_26_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I3_O)        0.105     3.409 r  u_tdc/u_merge_i_14/O
                         net (fo=12, routed)          0.499     3.909    u_tdc/CoarseStamp_final13_out
    SLICE_X58Y115        LUT6 (Prop_lut6_I1_O)        0.105     4.014 r  u_tdc/u_merge_i_11/O
                         net (fo=1, routed)           0.000     4.014    u_tdc/u_merge/Coarse[1]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[1]/C
                         clock pessimism             -0.497     2.338    
                         clock uncertainty           -0.061     2.277    
    SLICE_X58Y115        FDRE (Setup_fdre_C_D)        0.030     2.307    u_tdc/u_merge/Coarse_stored_reg[1]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.631ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.378ns (21.003%)  route 5.183ns (78.997%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.402    -2.619    u_tdc/u_FineDelay/clk
    SLICE_X46Y117        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.433    -2.186 r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/Q
                         net (fo=8, routed)           0.675    -1.510    u_tdc/u_DecStart/wDecodeIn[151]
    SLICE_X46Y117        LUT5 (Prop_lut5_I1_O)        0.105    -1.405 f  u_tdc/u_DecStart/bin_inferred_i_338/O
                         net (fo=4, routed)           0.803    -0.602    u_tdc/u_DecStart/bin_inferred_i_338_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.105    -0.497 f  u_tdc/u_DecStart/bin_inferred_i_177/O
                         net (fo=6, routed)           0.512     0.014    u_tdc/u_DecStart/bin_inferred_i_177_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.105     0.119 f  u_tdc/u_DecStart/bin_inferred_i_356/O
                         net (fo=1, routed)           0.481     0.600    u_tdc/u_DecStart/bin_inferred_i_356_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.105     0.705 f  u_tdc/u_DecStart/bin_inferred_i_137/O
                         net (fo=1, routed)           0.714     1.419    u_tdc/u_DecStart/bin_inferred_i_137_n_0
    SLICE_X54Y116        LUT6 (Prop_lut6_I0_O)        0.105     1.524 f  u_tdc/u_DecStart/bin_inferred_i_41/O
                         net (fo=1, routed)           0.663     2.187    u_tdc/u_DecStart/bin_inferred_i_41_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.105     2.292 r  u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=2, routed)           0.664     2.956    u_tdc/DecodedStart[0]
    SLICE_X54Y116        LUT6 (Prop_lut6_I3_O)        0.105     3.061 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.243     3.304    u_tdc/u_merge_i_26_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I3_O)        0.105     3.409 r  u_tdc/u_merge_i_14/O
                         net (fo=12, routed)          0.428     3.837    u_tdc/CoarseStamp_final13_out
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.105     3.942 r  u_tdc/u_merge_i_10/O
                         net (fo=1, routed)           0.000     3.942    u_tdc/u_merge/Coarse[2]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[2]/C
                         clock pessimism             -0.497     2.340    
                         clock uncertainty           -0.061     2.279    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.032     2.311    u_tdc/u_merge/Coarse_stored_reg[2]
  -------------------------------------------------------------------
                         required time                          2.311    
                         arrival time                          -3.942    
  -------------------------------------------------------------------
                         slack                                 -1.631    

Slack (VIOLATED) :        -1.629ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.378ns (21.006%)  route 5.182ns (78.994%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.402    -2.619    u_tdc/u_FineDelay/clk
    SLICE_X46Y117        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.433    -2.186 r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/Q
                         net (fo=8, routed)           0.675    -1.510    u_tdc/u_DecStart/wDecodeIn[151]
    SLICE_X46Y117        LUT5 (Prop_lut5_I1_O)        0.105    -1.405 f  u_tdc/u_DecStart/bin_inferred_i_338/O
                         net (fo=4, routed)           0.803    -0.602    u_tdc/u_DecStart/bin_inferred_i_338_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.105    -0.497 f  u_tdc/u_DecStart/bin_inferred_i_177/O
                         net (fo=6, routed)           0.512     0.014    u_tdc/u_DecStart/bin_inferred_i_177_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.105     0.119 f  u_tdc/u_DecStart/bin_inferred_i_356/O
                         net (fo=1, routed)           0.481     0.600    u_tdc/u_DecStart/bin_inferred_i_356_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.105     0.705 f  u_tdc/u_DecStart/bin_inferred_i_137/O
                         net (fo=1, routed)           0.714     1.419    u_tdc/u_DecStart/bin_inferred_i_137_n_0
    SLICE_X54Y116        LUT6 (Prop_lut6_I0_O)        0.105     1.524 f  u_tdc/u_DecStart/bin_inferred_i_41/O
                         net (fo=1, routed)           0.663     2.187    u_tdc/u_DecStart/bin_inferred_i_41_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.105     2.292 r  u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=2, routed)           0.664     2.956    u_tdc/DecodedStart[0]
    SLICE_X54Y116        LUT6 (Prop_lut6_I3_O)        0.105     3.061 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.243     3.304    u_tdc/u_merge_i_26_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I3_O)        0.105     3.409 r  u_tdc/u_merge_i_14/O
                         net (fo=12, routed)          0.427     3.836    u_tdc/CoarseStamp_final13_out
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.105     3.941 r  u_tdc/u_merge_i_8/O
                         net (fo=1, routed)           0.000     3.941    u_tdc/u_merge/Coarse[4]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[4]/C
                         clock pessimism             -0.497     2.340    
                         clock uncertainty           -0.061     2.279    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.033     2.312    u_tdc/u_merge/Coarse_stored_reg[4]
  -------------------------------------------------------------------
                         required time                          2.312    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                 -1.629    

Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.378ns (21.048%)  route 5.169ns (78.952%))
  Logic Levels:           9  (LUT5=2 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.402    -2.619    u_tdc/u_FineDelay/clk
    SLICE_X46Y117        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.433    -2.186 r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/Q
                         net (fo=8, routed)           0.675    -1.510    u_tdc/u_DecStart/wDecodeIn[151]
    SLICE_X46Y117        LUT5 (Prop_lut5_I1_O)        0.105    -1.405 f  u_tdc/u_DecStart/bin_inferred_i_338/O
                         net (fo=4, routed)           0.803    -0.602    u_tdc/u_DecStart/bin_inferred_i_338_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.105    -0.497 f  u_tdc/u_DecStart/bin_inferred_i_177/O
                         net (fo=6, routed)           0.512     0.014    u_tdc/u_DecStart/bin_inferred_i_177_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.105     0.119 f  u_tdc/u_DecStart/bin_inferred_i_356/O
                         net (fo=1, routed)           0.481     0.600    u_tdc/u_DecStart/bin_inferred_i_356_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.105     0.705 f  u_tdc/u_DecStart/bin_inferred_i_137/O
                         net (fo=1, routed)           0.714     1.419    u_tdc/u_DecStart/bin_inferred_i_137_n_0
    SLICE_X54Y116        LUT6 (Prop_lut6_I0_O)        0.105     1.524 f  u_tdc/u_DecStart/bin_inferred_i_41/O
                         net (fo=1, routed)           0.663     2.187    u_tdc/u_DecStart/bin_inferred_i_41_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.105     2.292 r  u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=2, routed)           0.664     2.956    u_tdc/DecodedStart[0]
    SLICE_X54Y116        LUT6 (Prop_lut6_I3_O)        0.105     3.061 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.243     3.304    u_tdc/u_merge_i_26_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I3_O)        0.105     3.409 r  u_tdc/u_merge_i_14/O
                         net (fo=12, routed)          0.414     3.823    u_tdc/CoarseStamp_final13_out
    SLICE_X58Y115        LUT5 (Prop_lut5_I0_O)        0.105     3.928 r  u_tdc/u_merge_i_12/O
                         net (fo=1, routed)           0.000     3.928    u_tdc/u_merge/Coarse[0]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[0]/C
                         clock pessimism             -0.497     2.338    
                         clock uncertainty           -0.061     2.277    
    SLICE_X58Y115        FDRE (Setup_fdre_C_D)        0.032     2.309    u_tdc/u_merge/Coarse_stored_reg[0]
  -------------------------------------------------------------------
                         required time                          2.309    
                         arrival time                          -3.928    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.617ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 1.378ns (21.050%)  route 5.168ns (78.950%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.402    -2.619    u_tdc/u_FineDelay/clk
    SLICE_X46Y117        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.433    -2.186 r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/Q
                         net (fo=8, routed)           0.675    -1.510    u_tdc/u_DecStart/wDecodeIn[151]
    SLICE_X46Y117        LUT5 (Prop_lut5_I1_O)        0.105    -1.405 f  u_tdc/u_DecStart/bin_inferred_i_338/O
                         net (fo=4, routed)           0.803    -0.602    u_tdc/u_DecStart/bin_inferred_i_338_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.105    -0.497 f  u_tdc/u_DecStart/bin_inferred_i_177/O
                         net (fo=6, routed)           0.512     0.014    u_tdc/u_DecStart/bin_inferred_i_177_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.105     0.119 f  u_tdc/u_DecStart/bin_inferred_i_356/O
                         net (fo=1, routed)           0.481     0.600    u_tdc/u_DecStart/bin_inferred_i_356_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.105     0.705 f  u_tdc/u_DecStart/bin_inferred_i_137/O
                         net (fo=1, routed)           0.714     1.419    u_tdc/u_DecStart/bin_inferred_i_137_n_0
    SLICE_X54Y116        LUT6 (Prop_lut6_I0_O)        0.105     1.524 f  u_tdc/u_DecStart/bin_inferred_i_41/O
                         net (fo=1, routed)           0.663     2.187    u_tdc/u_DecStart/bin_inferred_i_41_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.105     2.292 r  u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=2, routed)           0.664     2.956    u_tdc/DecodedStart[0]
    SLICE_X54Y116        LUT6 (Prop_lut6_I3_O)        0.105     3.061 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.243     3.304    u_tdc/u_merge_i_26_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I3_O)        0.105     3.409 r  u_tdc/u_merge_i_14/O
                         net (fo=12, routed)          0.413     3.823    u_tdc/CoarseStamp_final13_out
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.105     3.928 r  u_tdc/u_merge_i_6/O
                         net (fo=1, routed)           0.000     3.928    u_tdc/u_merge/Coarse[6]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[6]/C
                         clock pessimism             -0.497     2.340    
                         clock uncertainty           -0.061     2.279    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.032     2.311    u_tdc/u_merge/Coarse_stored_reg[6]
  -------------------------------------------------------------------
                         required time                          2.311    
                         arrival time                          -3.928    
  -------------------------------------------------------------------
                         slack                                 -1.617    

Slack (VIOLATED) :        -1.614ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.378ns (21.063%)  route 5.164ns (78.937%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.402    -2.619    u_tdc/u_FineDelay/clk
    SLICE_X46Y117        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.433    -2.186 r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/Q
                         net (fo=8, routed)           0.675    -1.510    u_tdc/u_DecStart/wDecodeIn[151]
    SLICE_X46Y117        LUT5 (Prop_lut5_I1_O)        0.105    -1.405 f  u_tdc/u_DecStart/bin_inferred_i_338/O
                         net (fo=4, routed)           0.803    -0.602    u_tdc/u_DecStart/bin_inferred_i_338_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.105    -0.497 f  u_tdc/u_DecStart/bin_inferred_i_177/O
                         net (fo=6, routed)           0.512     0.014    u_tdc/u_DecStart/bin_inferred_i_177_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.105     0.119 f  u_tdc/u_DecStart/bin_inferred_i_356/O
                         net (fo=1, routed)           0.481     0.600    u_tdc/u_DecStart/bin_inferred_i_356_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.105     0.705 f  u_tdc/u_DecStart/bin_inferred_i_137/O
                         net (fo=1, routed)           0.714     1.419    u_tdc/u_DecStart/bin_inferred_i_137_n_0
    SLICE_X54Y116        LUT6 (Prop_lut6_I0_O)        0.105     1.524 f  u_tdc/u_DecStart/bin_inferred_i_41/O
                         net (fo=1, routed)           0.663     2.187    u_tdc/u_DecStart/bin_inferred_i_41_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.105     2.292 r  u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=2, routed)           0.664     2.956    u_tdc/DecodedStart[0]
    SLICE_X54Y116        LUT6 (Prop_lut6_I3_O)        0.105     3.061 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.243     3.304    u_tdc/u_merge_i_26_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I3_O)        0.105     3.409 r  u_tdc/u_merge_i_14/O
                         net (fo=12, routed)          0.409     3.819    u_tdc/CoarseStamp_final13_out
    SLICE_X58Y115        LUT6 (Prop_lut6_I1_O)        0.105     3.924 r  u_tdc/u_merge_i_3/O
                         net (fo=1, routed)           0.000     3.924    u_tdc/u_merge/Coarse[9]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[9]/C
                         clock pessimism             -0.497     2.338    
                         clock uncertainty           -0.061     2.277    
    SLICE_X58Y115        FDRE (Setup_fdre_C_D)        0.033     2.310    u_tdc/u_merge/Coarse_stored_reg[9]
  -------------------------------------------------------------------
                         required time                          2.310    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 -1.614    

Slack (VIOLATED) :        -1.604ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 1.378ns (20.949%)  route 5.200ns (79.051%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.402    -2.619    u_tdc/u_FineDelay/clk
    SLICE_X46Y117        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.433    -2.186 r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/Q
                         net (fo=8, routed)           0.675    -1.510    u_tdc/u_DecStart/wDecodeIn[151]
    SLICE_X46Y117        LUT5 (Prop_lut5_I1_O)        0.105    -1.405 f  u_tdc/u_DecStart/bin_inferred_i_338/O
                         net (fo=4, routed)           0.803    -0.602    u_tdc/u_DecStart/bin_inferred_i_338_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.105    -0.497 f  u_tdc/u_DecStart/bin_inferred_i_177/O
                         net (fo=6, routed)           0.512     0.014    u_tdc/u_DecStart/bin_inferred_i_177_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.105     0.119 f  u_tdc/u_DecStart/bin_inferred_i_356/O
                         net (fo=1, routed)           0.481     0.600    u_tdc/u_DecStart/bin_inferred_i_356_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.105     0.705 f  u_tdc/u_DecStart/bin_inferred_i_137/O
                         net (fo=1, routed)           0.714     1.419    u_tdc/u_DecStart/bin_inferred_i_137_n_0
    SLICE_X54Y116        LUT6 (Prop_lut6_I0_O)        0.105     1.524 f  u_tdc/u_DecStart/bin_inferred_i_41/O
                         net (fo=1, routed)           0.663     2.187    u_tdc/u_DecStart/bin_inferred_i_41_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.105     2.292 r  u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=2, routed)           0.664     2.956    u_tdc/DecodedStart[0]
    SLICE_X54Y116        LUT6 (Prop_lut6_I3_O)        0.105     3.061 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.243     3.304    u_tdc/u_merge_i_26_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I3_O)        0.105     3.409 r  u_tdc/u_merge_i_14/O
                         net (fo=12, routed)          0.445     3.854    u_tdc/CoarseStamp_final13_out
    SLICE_X56Y116        LUT6 (Prop_lut6_I1_O)        0.105     3.959 r  u_tdc/u_merge_i_5/O
                         net (fo=1, routed)           0.000     3.959    u_tdc/u_merge/Coarse[7]
    SLICE_X56Y116        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X56Y116        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[7]/C
                         clock pessimism             -0.497     2.340    
                         clock uncertainty           -0.061     2.279    
    SLICE_X56Y116        FDRE (Setup_fdre_C_D)        0.076     2.355    u_tdc/u_merge/Coarse_stored_reg[7]
  -------------------------------------------------------------------
                         required time                          2.355    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                 -1.604    

Slack (VIOLATED) :        -1.603ns  (required time - arrival time)
  Source:                 u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.378ns (21.096%)  route 5.154ns (78.904%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.619ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.402    -2.619    u_tdc/u_FineDelay/clk
    SLICE_X46Y117        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDCE (Prop_fdce_C_Q)         0.433    -2.186 r  u_tdc/u_FineDelay/StartFlipFlops[151].Startff/Q
                         net (fo=8, routed)           0.675    -1.510    u_tdc/u_DecStart/wDecodeIn[151]
    SLICE_X46Y117        LUT5 (Prop_lut5_I1_O)        0.105    -1.405 f  u_tdc/u_DecStart/bin_inferred_i_338/O
                         net (fo=4, routed)           0.803    -0.602    u_tdc/u_DecStart/bin_inferred_i_338_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.105    -0.497 f  u_tdc/u_DecStart/bin_inferred_i_177/O
                         net (fo=6, routed)           0.512     0.014    u_tdc/u_DecStart/bin_inferred_i_177_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.105     0.119 f  u_tdc/u_DecStart/bin_inferred_i_356/O
                         net (fo=1, routed)           0.481     0.600    u_tdc/u_DecStart/bin_inferred_i_356_n_0
    SLICE_X49Y117        LUT6 (Prop_lut6_I1_O)        0.105     0.705 f  u_tdc/u_DecStart/bin_inferred_i_137/O
                         net (fo=1, routed)           0.714     1.419    u_tdc/u_DecStart/bin_inferred_i_137_n_0
    SLICE_X54Y116        LUT6 (Prop_lut6_I0_O)        0.105     1.524 f  u_tdc/u_DecStart/bin_inferred_i_41/O
                         net (fo=1, routed)           0.663     2.187    u_tdc/u_DecStart/bin_inferred_i_41_n_0
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.105     2.292 r  u_tdc/u_DecStart/bin_inferred_i_9/O
                         net (fo=2, routed)           0.664     2.956    u_tdc/DecodedStart[0]
    SLICE_X54Y116        LUT6 (Prop_lut6_I3_O)        0.105     3.061 r  u_tdc/u_merge_i_26/O
                         net (fo=1, routed)           0.243     3.304    u_tdc/u_merge_i_26_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I3_O)        0.105     3.409 r  u_tdc/u_merge_i_14/O
                         net (fo=12, routed)          0.399     3.808    u_tdc/CoarseStamp_final13_out
    SLICE_X59Y115        LUT6 (Prop_lut6_I1_O)        0.105     3.913 r  u_tdc/u_merge_i_7/O
                         net (fo=1, routed)           0.000     3.913    u_tdc/u_merge/Coarse[5]
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[5]/C
                         clock pessimism             -0.497     2.338    
                         clock uncertainty           -0.061     2.277    
    SLICE_X59Y115        FDRE (Setup_fdre_C_D)        0.033     2.310    u_tdc/u_merge/Coarse_stored_reg[5]
  -------------------------------------------------------------------
                         required time                          2.310    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                 -1.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_tdc/u_DecStop/flag_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/finish_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.189ns (65.196%)  route 0.101ns (34.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.577    -0.528    u_tdc/u_DecStop/clk
    SLICE_X69Y108        FDRE                                         r  u_tdc/u_DecStop/flag_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  u_tdc/u_DecStop/flag_start_reg/Q
                         net (fo=3, routed)           0.101    -0.286    u_tdc/u_DecStop/flag_start_reg_n_0
    SLICE_X68Y108        LUT3 (Prop_lut3_I0_O)        0.048    -0.238 r  u_tdc/u_DecStop/finish_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    u_tdc/u_DecStop/finish_counter[1]_i_1_n_0
    SLICE_X68Y108        FDRE                                         r  u_tdc/u_DecStop/finish_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    u_tdc/u_DecStop/clk
    SLICE_X68Y108        FDRE                                         r  u_tdc/u_DecStop/finish_counter_reg[1]/C
                         clock pessimism             -0.060    -0.515    
    SLICE_X68Y108        FDRE (Hold_fdre_C_D)         0.131    -0.384    u_tdc/u_DecStop/finish_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/Coarse_stored_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[30]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.016%)  route 0.381ns (72.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.581    -0.524    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  u_tdc/u_merge/Coarse_stored_reg[10]/Q
                         net (fo=1, routed)           0.381    -0.002    u_memory/oTDC[30]
    RAMB36_X3Y21         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.890    -0.412    u_memory/CLK
    RAMB36_X3Y21         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.448    
    RAMB36_X3Y21         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[30])
                                                      0.296    -0.152    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/StopEdge_stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[6]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.164ns (31.340%)  route 0.359ns (68.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.582    -0.523    u_tdc/u_merge/clk
    SLICE_X60Y108        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  u_tdc/u_merge/StopEdge_stored_reg[6]/Q
                         net (fo=1, routed)           0.359     0.001    u_memory/oTDC[6]
    RAMB36_X3Y21         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.890    -0.412    u_memory/CLK
    RAMB36_X3Y21         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.448    
    RAMB36_X3Y21         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[6])
                                                      0.296    -0.152    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/StopEdge_stored_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[2]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.145%)  route 0.363ns (68.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.579    -0.526    u_tdc/u_merge/clk
    SLICE_X60Y115        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  u_tdc/u_merge/StopEdge_stored_reg[2]/Q
                         net (fo=1, routed)           0.363     0.001    u_memory/oTDC[2]
    RAMB36_X3Y21         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.890    -0.412    u_memory/CLK
    RAMB36_X3Y21         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.448    
    RAMB36_X3Y21         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[2])
                                                      0.296    -0.152    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_tdc/u_DecStop/flag_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_DecStop/finish_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.832%)  route 0.101ns (35.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.577    -0.528    u_tdc/u_DecStop/clk
    SLICE_X69Y108        FDRE                                         r  u_tdc/u_DecStop/flag_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  u_tdc/u_DecStop/flag_start_reg/Q
                         net (fo=3, routed)           0.101    -0.286    u_tdc/u_DecStop/flag_start_reg_n_0
    SLICE_X68Y108        LUT3 (Prop_lut3_I0_O)        0.045    -0.241 r  u_tdc/u_DecStop/finish_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    u_tdc/u_DecStop/finish_counter[0]_i_1_n_0
    SLICE_X68Y108        FDRE                                         r  u_tdc/u_DecStop/finish_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    u_tdc/u_DecStop/clk
    SLICE_X68Y108        FDRE                                         r  u_tdc/u_DecStop/finish_counter_reg[0]/C
                         clock pessimism             -0.060    -0.515    
    SLICE_X68Y108        FDRE (Hold_fdre_C_D)         0.121    -0.394    u_tdc/u_DecStop/finish_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/StopEdge_stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[0]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.164ns (30.725%)  route 0.370ns (69.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.579    -0.526    u_tdc/u_merge/clk
    SLICE_X60Y115        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  u_tdc/u_merge/StopEdge_stored_reg[0]/Q
                         net (fo=1, routed)           0.370     0.008    u_memory/oTDC[0]
    RAMB36_X3Y21         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.890    -0.412    u_memory/CLK
    RAMB36_X3Y21         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.448    
    RAMB36_X3Y21         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[0])
                                                      0.296    -0.152    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[162].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StartFlipFlops[162].Startff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.299%)  route 0.129ns (47.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.577    -0.528    u_tdc/u_FineDelay/clk
    SLICE_X55Y119        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[162].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[162].Firstff/Q
                         net (fo=2, routed)           0.129    -0.258    u_tdc/u_FineDelay/wFirstFF[162]
    SLICE_X53Y118        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[162].Startff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.847    -0.456    u_tdc/u_FineDelay/clk
    SLICE_X53Y118        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[162].Startff/C
                         clock pessimism             -0.036    -0.492    
    SLICE_X53Y118        FDCE (Hold_fdce_C_D)         0.070    -0.422    u_tdc/u_FineDelay/StartFlipFlops[162].Startff
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/StopEdge_stored_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_memory/u_FIFO36E1/DI[9]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.225%)  route 0.397ns (73.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.579    -0.526    u_tdc/u_merge/clk
    SLICE_X65Y109        FDRE                                         r  u_tdc/u_merge/StopEdge_stored_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_tdc/u_merge/StopEdge_stored_reg[9]/Q
                         net (fo=1, routed)           0.397     0.012    u_memory/oTDC[9]
    RAMB36_X3Y21         FIFO36E1                                     r  u_memory/u_FIFO36E1/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.890    -0.412    u_memory/CLK
    RAMB36_X3Y21         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK
                         clock pessimism             -0.036    -0.448    
    RAMB36_X3Y21         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[9])
                                                      0.296    -0.152    u_memory/u_FIFO36E1
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_coarse_debug/debug_hit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_coarse_debug/debug_hit_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.362%)  route 0.119ns (38.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.579    -0.526    u_coarse_debug/CLK
    SLICE_X65Y107        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  u_coarse_debug/debug_hit_counter_reg[1]/Q
                         net (fo=6, routed)           0.119    -0.266    u_coarse_debug/debug_hit_counter_reg_n_0_[1]
    SLICE_X64Y107        LUT5 (Prop_lut5_I2_O)        0.048    -0.218 r  u_coarse_debug/debug_hit_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    u_coarse_debug/p_0_in[4]
    SLICE_X64Y107        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.850    -0.453    u_coarse_debug/CLK
    SLICE_X64Y107        FDRE                                         r  u_coarse_debug/debug_hit_counter_reg[4]/C
                         clock pessimism             -0.060    -0.513    
    SLICE_X64Y107        FDRE (Hold_fdre_C_D)         0.131    -0.382    u_coarse_debug/debug_hit_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[81].Firstff/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StopFlipFlops[81].StopFF/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.269%)  route 0.270ns (65.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.652    -0.452    u_tdc/u_FineDelay/clk
    SLICE_X55Y99         FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[81].Firstff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[81].Firstff/Q
                         net (fo=2, routed)           0.270    -0.041    u_tdc/u_FineDelay/wFirstFF[81]
    SLICE_X60Y110        FDCE                                         r  u_tdc/u_FineDelay/StopFlipFlops[81].StopFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.852    -0.451    u_tdc/u_FineDelay/clk
    SLICE_X60Y110        FDCE                                         r  u_tdc/u_FineDelay/StopFlipFlops[81].StopFF/C
                         clock pessimism              0.193    -0.258    
    SLICE_X60Y110        FDCE (Hold_fdce_C_D)         0.052    -0.206    u_tdc/u_FineDelay/StopFlipFlops[81].StopFF
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         5.000       2.830      RAMB36_X3Y21    u_memory/u_FIFO36E1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0   u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X68Y106   FSM_onehot_TOP_SM_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X70Y106   FSM_onehot_TOP_SM_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X66Y106   debugmode_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X56Y106   flag_empty_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X68Y106   FSM_onehot_TOP_SM_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X68Y106   FSM_onehot_TOP_SM_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y106   FSM_onehot_TOP_SM_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y106   FSM_onehot_TOP_SM_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X68Y106   FSM_onehot_TOP_SM_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X68Y106   FSM_onehot_TOP_SM_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y106   FSM_onehot_TOP_SM_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y106   FSM_onehot_TOP_SM_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X69Y106   FSM_onehot_TOP_SM_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.338ns  (logic 1.219ns (52.128%)  route 1.119ns (47.872%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 3.456 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.624ns = ( -1.999 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.397    -1.999    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.620 r  u_tdc/u_Coarse_1/count_reg[2]/Q
                         net (fo=2, routed)           0.552    -1.068    u_tdc/u_Coarse_1/count[2]
    SLICE_X71Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    -0.506 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.506    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.408 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.408    u_tdc/u_Coarse_1/count_reg[8]_i_1_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    -0.228 r  u_tdc/u_Coarse_1/count_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.567     0.340    u_tdc/u_Coarse_1/p_0_in__0[9]
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.289     3.456    u_tdc/u_Coarse_1/clk
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C
                         clock pessimism             -0.480     2.976    
                         clock uncertainty           -0.061     2.915    
    SLICE_X73Y109        FDRE (Setup_fdre_C_D)       -0.217     2.698    u_tdc/u_Coarse_1/count_reg[9]
  -------------------------------------------------------------------
                         required time                          2.698    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.318ns  (logic 1.304ns (56.252%)  route 1.014ns (43.748%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 3.456 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.624ns = ( -1.999 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.397    -1.999    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.620 r  u_tdc/u_Coarse_1/count_reg[2]/Q
                         net (fo=2, routed)           0.552    -1.068    u_tdc/u_Coarse_1/count[2]
    SLICE_X71Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    -0.506 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.506    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.408 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.408    u_tdc/u_Coarse_1/count_reg[8]_i_1_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    -0.143 r  u_tdc/u_Coarse_1/count_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.462     0.320    u_tdc/u_Coarse_1/p_0_in__0[10]
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.289     3.456    u_tdc/u_Coarse_1/clk
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C
                         clock pessimism             -0.480     2.976    
                         clock uncertainty           -0.061     2.915    
    SLICE_X73Y109        FDRE (Setup_fdre_C_D)       -0.172     2.743    u_tdc/u_Coarse_1/count_reg[10]
  -------------------------------------------------------------------
                         required time                          2.743    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        2.276ns  (logic 1.239ns (54.428%)  route 1.037ns (45.572%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 3.456 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.624ns = ( -1.999 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.397    -1.999    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.620 r  u_tdc/u_Coarse_1/count_reg[2]/Q
                         net (fo=2, routed)           0.552    -1.068    u_tdc/u_Coarse_1/count[2]
    SLICE_X71Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562    -0.506 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.506    u_tdc/u_Coarse_1/count_reg[4]_i_1_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.408 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.408    u_tdc/u_Coarse_1/count_reg[8]_i_1_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    -0.208 r  u_tdc/u_Coarse_1/count_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.485     0.278    u_tdc/u_Coarse_1/p_0_in__0[11]
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.289     3.456    u_tdc/u_Coarse_1/clk
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
                         clock pessimism             -0.480     2.976    
                         clock uncertainty           -0.061     2.915    
    SLICE_X73Y109        FDRE (Setup_fdre_C_D)       -0.172     2.743    u_tdc/u_Coarse_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          2.743    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.975ns  (logic 0.538ns (27.234%)  route 1.437ns (72.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 3.451 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDCE (Prop_fdce_C_Q)         0.433    -1.565 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.546    -1.018    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.105    -0.913 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          0.891    -0.022    u_tdc/u_Coarse_1/iStore
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.284     3.451    u_tdc/u_Coarse_1/clk
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[10]/C
                         clock pessimism             -0.480     2.971    
                         clock uncertainty           -0.061     2.910    
    SLICE_X70Y115        FDRE (Setup_fdre_C_CE)      -0.136     2.774    u_tdc/u_Coarse_1/stored_reg[10]
  -------------------------------------------------------------------
                         required time                          2.774    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.975ns  (logic 0.538ns (27.234%)  route 1.437ns (72.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 3.451 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDCE (Prop_fdce_C_Q)         0.433    -1.565 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.546    -1.018    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.105    -0.913 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          0.891    -0.022    u_tdc/u_Coarse_1/iStore
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.284     3.451    u_tdc/u_Coarse_1/clk
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
                         clock pessimism             -0.480     2.971    
                         clock uncertainty           -0.061     2.910    
    SLICE_X70Y115        FDRE (Setup_fdre_C_CE)      -0.136     2.774    u_tdc/u_Coarse_1/stored_reg[11]
  -------------------------------------------------------------------
                         required time                          2.774    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.975ns  (logic 0.538ns (27.234%)  route 1.437ns (72.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 3.451 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDCE (Prop_fdce_C_Q)         0.433    -1.565 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.546    -1.018    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.105    -0.913 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          0.891    -0.022    u_tdc/u_Coarse_1/iStore
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.284     3.451    u_tdc/u_Coarse_1/clk
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[6]/C
                         clock pessimism             -0.480     2.971    
                         clock uncertainty           -0.061     2.910    
    SLICE_X70Y115        FDRE (Setup_fdre_C_CE)      -0.136     2.774    u_tdc/u_Coarse_1/stored_reg[6]
  -------------------------------------------------------------------
                         required time                          2.774    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.975ns  (logic 0.538ns (27.234%)  route 1.437ns (72.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 3.451 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDCE (Prop_fdce_C_Q)         0.433    -1.565 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.546    -1.018    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.105    -0.913 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          0.891    -0.022    u_tdc/u_Coarse_1/iStore
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.284     3.451    u_tdc/u_Coarse_1/clk
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/C
                         clock pessimism             -0.480     2.971    
                         clock uncertainty           -0.061     2.910    
    SLICE_X70Y115        FDRE (Setup_fdre_C_CE)      -0.136     2.774    u_tdc/u_Coarse_1/stored_reg[8]
  -------------------------------------------------------------------
                         required time                          2.774    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.975ns  (logic 0.538ns (27.234%)  route 1.437ns (72.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 3.451 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDCE (Prop_fdce_C_Q)         0.433    -1.565 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.546    -1.018    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.105    -0.913 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          0.891    -0.022    u_tdc/u_Coarse_1/iStore
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.284     3.451    u_tdc/u_Coarse_1/clk
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[9]/C
                         clock pessimism             -0.480     2.971    
                         clock uncertainty           -0.061     2.910    
    SLICE_X70Y115        FDRE (Setup_fdre_C_CE)      -0.136     2.774    u_tdc/u_Coarse_1/stored_reg[9]
  -------------------------------------------------------------------
                         required time                          2.774    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.855ns  (logic 0.538ns (28.997%)  route 1.317ns (71.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 3.452 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDCE (Prop_fdce_C_Q)         0.433    -1.565 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.546    -1.018    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.105    -0.913 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          0.771    -0.142    u_tdc/u_Coarse_1/iStore
    SLICE_X73Y114        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.285     3.452    u_tdc/u_Coarse_1/clk
    SLICE_X73Y114        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
                         clock pessimism             -0.480     2.972    
                         clock uncertainty           -0.061     2.911    
    SLICE_X73Y114        FDRE (Setup_fdre_C_CE)      -0.168     2.743    u_tdc/u_Coarse_1/stored_reg[0]
  -------------------------------------------------------------------
                         required time                          2.743    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.997ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@5.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.745ns  (logic 0.538ns (30.840%)  route 1.207ns (69.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 3.453 - 5.625 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDCE (Prop_fdce_C_Q)         0.433    -1.565 r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.546    -1.018    u_tdc/u_EdgeDetector_1/wEDGE_1
    SLICE_X72Y110        LUT2 (Prop_lut2_I0_O)        0.105    -0.913 r  u_tdc/u_EdgeDetector_1/oFall_INST_0/O
                         net (fo=12, routed)          0.660    -0.253    u_tdc/u_Coarse_1/iStore
    SLICE_X73Y113        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      5.625     5.625 r  
    R3                                                0.000     5.625 r  clk_p (IN)
                         net (fo=0)                   0.000     5.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853     0.641 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449     2.090    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.167 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.286     3.453    u_tdc/u_Coarse_1/clk
    SLICE_X73Y113        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/C
                         clock pessimism             -0.480     2.973    
                         clock uncertainty           -0.061     2.912    
    SLICE_X73Y113        FDRE (Setup_fdre_C_CE)      -0.168     2.744    u_tdc/u_Coarse_1/stored_reg[5]
  -------------------------------------------------------------------
                         required time                          2.744    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  2.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.340%)  route 0.128ns (47.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 0.095 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.575     0.095    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.141     0.236 r  u_tdc/u_Coarse_1/count_reg[4]/Q
                         net (fo=2, routed)           0.128     0.365    u_tdc/u_Coarse_1/count[4]
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
                         clock pessimism             -0.036     0.133    
    SLICE_X69Y111        FDRE (Hold_fdre_C_D)         0.072     0.205    u_tdc/u_Coarse_1/stored_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.562%)  route 0.127ns (47.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 0.095 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.575     0.095    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.141     0.236 r  u_tdc/u_Coarse_1/count_reg[2]/Q
                         net (fo=2, routed)           0.127     0.364    u_tdc/u_Coarse_1/count[2]
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[2]/C
                         clock pessimism             -0.036     0.133    
    SLICE_X69Y111        FDRE (Hold_fdre_C_D)         0.066     0.199    u_tdc/u_Coarse_1/stored_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns = ( 0.165 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 0.094 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.574     0.094    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112        FDRE (Prop_fdre_C_Q)         0.141     0.235 r  u_tdc/u_Coarse_1/count_reg[5]/Q
                         net (fo=2, routed)           0.109     0.345    u_tdc/u_Coarse_1/count[5]
    SLICE_X73Y113        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.843     0.165    u_tdc/u_Coarse_1/clk
    SLICE_X73Y113        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[5]/C
                         clock pessimism             -0.057     0.108    
    SLICE_X73Y113        FDRE (Hold_fdre_C_D)         0.070     0.178    u_tdc/u_Coarse_1/stored_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.249%)  route 0.178ns (55.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 0.095 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.575     0.095    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.141     0.236 r  u_tdc/u_Coarse_1/count_reg[3]/Q
                         net (fo=2, routed)           0.178     0.414    u_tdc/u_Coarse_1/count[3]
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[3]/C
                         clock pessimism             -0.036     0.133    
    SLICE_X69Y111        FDRE (Hold_fdre_C_D)         0.070     0.203    u_tdc/u_Coarse_1/stored_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.029%)  route 0.179ns (55.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 0.095 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.575     0.095    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.141     0.236 r  u_tdc/u_Coarse_1/count_reg[1]/Q
                         net (fo=2, routed)           0.179     0.416    u_tdc/u_Coarse_1/count[1]
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[1]/C
                         clock pessimism             -0.036     0.133    
    SLICE_X69Y111        FDRE (Hold_fdre_C_D)         0.070     0.203    u_tdc/u_Coarse_1/stored_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.203    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.144%)  route 0.165ns (53.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns = ( 0.165 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 0.094 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.574     0.094    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112        FDRE (Prop_fdre_C_Q)         0.141     0.235 r  u_tdc/u_Coarse_1/count_reg[7]/Q
                         net (fo=2, routed)           0.165     0.400    u_tdc/u_Coarse_1/count[7]
    SLICE_X73Y113        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.843     0.165    u_tdc/u_Coarse_1/clk
    SLICE_X73Y113        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/C
                         clock pessimism             -0.057     0.108    
    SLICE_X73Y113        FDRE (Hold_fdre_C_D)         0.066     0.174    u_tdc/u_Coarse_1/stored_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/stored_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 0.164 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 0.094 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.574     0.094    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112        FDRE (Prop_fdre_C_Q)         0.141     0.235 r  u_tdc/u_Coarse_1/count_reg[8]/Q
                         net (fo=2, routed)           0.181     0.416    u_tdc/u_Coarse_1/count[8]
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.842     0.164    u_tdc/u_Coarse_1/clk
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/C
                         clock pessimism             -0.057     0.107    
    SLICE_X70Y115        FDRE (Hold_fdre_C_D)         0.063     0.170    u_tdc/u_Coarse_1/stored_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.166 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 0.094 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.574     0.094    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112        FDRE (Prop_fdre_C_Q)         0.141     0.235 r  u_tdc/u_Coarse_1/count_reg[8]/Q
                         net (fo=2, routed)           0.118     0.353    u_tdc/u_Coarse_1/count[8]
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.461 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.461    u_tdc/u_Coarse_1/p_0_in__0[8]
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.844     0.166    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C
                         clock pessimism             -0.072     0.094    
    SLICE_X71Y112        FDRE (Hold_fdre_C_D)         0.105     0.199    u_tdc/u_Coarse_1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 0.095 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.575     0.095    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.141     0.236 r  u_tdc/u_Coarse_1/count_reg[4]/Q
                         net (fo=2, routed)           0.118     0.354    u_tdc/u_Coarse_1/count[4]
    SLICE_X71Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.462 r  u_tdc/u_Coarse_1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.462    u_tdc/u_Coarse_1/p_0_in__0[4]
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C
                         clock pessimism             -0.073     0.095    
    SLICE_X71Y111        FDRE (Hold_fdre_C_D)         0.105     0.200    u_tdc/u_Coarse_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.166 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 0.094 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.574     0.094    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112        FDRE (Prop_fdre_C_Q)         0.141     0.235 r  u_tdc/u_Coarse_1/count_reg[7]/Q
                         net (fo=2, routed)           0.119     0.354    u_tdc/u_Coarse_1/count[7]
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.465 r  u_tdc/u_Coarse_1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.465    u_tdc/u_Coarse_1/p_0_in__0[7]
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.844     0.166    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C
                         clock pessimism             -0.072     0.094    
    SLICE_X71Y112        FDRE (Hold_fdre_C_D)         0.105     0.199    u_tdc/u_Coarse_1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2   u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X73Y109   u_tdc/u_Coarse_1/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X73Y109   u_tdc/u_Coarse_1/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X71Y112   u_tdc/u_Coarse_1/count_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y109   u_tdc/u_Coarse_1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y109   u_tdc/u_Coarse_1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y109   u_tdc/u_Coarse_1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y109   u_tdc/u_Coarse_1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y109   u_tdc/u_Coarse_1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y109   u_tdc/u_Coarse_1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y109   u_tdc/u_Coarse_1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y109   u_tdc/u_Coarse_1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X71Y111   u_tdc/u_Coarse_1/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.381ns  (logic 1.185ns (49.764%)  route 1.196ns (50.236%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 3.925 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.622ns = ( -1.528 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.399    -1.528    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y108        FDRE (Prop_fdre_C_Q)         0.379    -1.149 r  u_tdc/u_Coarse_2/count_reg[6]/Q
                         net (fo=2, routed)           0.764    -0.384    u_tdc/u_Coarse_2/count[6]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     0.165 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.422 r  u_tdc/u_Coarse_2/count_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.432     0.853    u_tdc/u_Coarse_2/p_0_in__0[10]
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289     3.925    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism             -0.453     3.472    
                         clock uncertainty           -0.061     3.411    
    SLICE_X73Y108        FDRE (Setup_fdre_C_D)       -0.172     3.239    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.239    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.351ns  (logic 1.127ns (47.939%)  route 1.224ns (52.061%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 3.925 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.622ns = ( -1.528 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.399    -1.528    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y108        FDRE (Prop_fdre_C_Q)         0.379    -1.149 r  u_tdc/u_Coarse_2/count_reg[6]/Q
                         net (fo=2, routed)           0.764    -0.384    u_tdc/u_Coarse_2/count[6]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     0.165 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     0.364 r  u_tdc/u_Coarse_2/count_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.460     0.823    u_tdc/u_Coarse_2/p_0_in__0[11]
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289     3.925    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism             -0.453     3.472    
                         clock uncertainty           -0.061     3.411    
    SLICE_X73Y108        FDRE (Setup_fdre_C_D)       -0.163     3.248    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.248    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.343ns  (logic 1.106ns (47.202%)  route 1.237ns (52.798%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 3.925 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.622ns = ( -1.528 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.399    -1.528    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y108        FDRE (Prop_fdre_C_Q)         0.379    -1.149 r  u_tdc/u_Coarse_2/count_reg[6]/Q
                         net (fo=2, routed)           0.764    -0.384    u_tdc/u_Coarse_2/count[6]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     0.165 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.165    u_tdc/u_Coarse_2/count_reg[8]_i_1_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     0.343 r  u_tdc/u_Coarse_2/count_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.473     0.815    u_tdc/u_Coarse_2/p_0_in__0[9]
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289     3.925    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/C
                         clock pessimism             -0.453     3.472    
                         clock uncertainty           -0.061     3.411    
    SLICE_X73Y108        FDRE (Setup_fdre_C_D)       -0.160     3.251    u_tdc/u_Coarse_2/count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.251    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.255ns  (logic 1.244ns (55.162%)  route 1.011ns (44.838%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 3.925 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.624ns = ( -1.530 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.397    -1.530    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111        FDRE (Prop_fdre_C_Q)         0.433    -1.097 r  u_tdc/u_Coarse_2/count_reg[2]/Q
                         net (fo=2, routed)           0.513    -0.583    u_tdc/u_Coarse_2/count[2]
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549    -0.034 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.034    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X70Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     0.228 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.498     0.725    u_tdc/u_Coarse_2/p_0_in__0[8]
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289     3.925    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
                         clock pessimism             -0.480     3.445    
                         clock uncertainty           -0.061     3.384    
    SLICE_X73Y108        FDRE (Setup_fdre_C_D)       -0.189     3.195    u_tdc/u_Coarse_2/count_reg[8]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.187ns  (logic 1.239ns (56.660%)  route 0.948ns (43.340%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 3.925 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.624ns = ( -1.530 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.397    -1.530    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111        FDRE (Prop_fdre_C_Q)         0.433    -1.097 r  u_tdc/u_Coarse_2/count_reg[2]/Q
                         net (fo=2, routed)           0.513    -0.583    u_tdc/u_Coarse_2/count[2]
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549    -0.034 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.034    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X70Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.223 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.434     0.657    u_tdc/u_Coarse_2/p_0_in__0[6]
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289     3.925    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism             -0.480     3.445    
                         clock uncertainty           -0.061     3.384    
    SLICE_X73Y108        FDRE (Setup_fdre_C_D)       -0.215     3.169    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.169    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.197ns  (logic 0.964ns (43.877%)  route 1.233ns (56.123%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 3.925 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.622ns = ( -1.528 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.399    -1.528    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y108        FDRE (Prop_fdre_C_Q)         0.379    -1.149 r  u_tdc/u_Coarse_2/count_reg[6]/Q
                         net (fo=2, routed)           0.764    -0.384    u_tdc/u_Coarse_2/count[6]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.585     0.201 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.469     0.669    u_tdc/u_Coarse_2/p_0_in__0[7]
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289     3.925    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
                         clock pessimism             -0.453     3.472    
                         clock uncertainty           -0.061     3.411    
    SLICE_X73Y108        FDRE (Setup_fdre_C_D)       -0.212     3.199    u_tdc/u_Coarse_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                          3.199    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        2.107ns  (logic 1.160ns (55.052%)  route 0.947ns (44.948%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( 3.925 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.624ns = ( -1.530 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.397    -1.530    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111        FDRE (Prop_fdre_C_Q)         0.433    -1.097 r  u_tdc/u_Coarse_2/count_reg[2]/Q
                         net (fo=2, routed)           0.513    -0.583    u_tdc/u_Coarse_2/count[2]
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549    -0.034 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.034    u_tdc/u_Coarse_2/count_reg[4]_i_1_n_0
    SLICE_X70Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     0.144 r  u_tdc/u_Coarse_2/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.434     0.577    u_tdc/u_Coarse_2/p_0_in__0[5]
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289     3.925    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism             -0.480     3.445    
                         clock uncertainty           -0.061     3.384    
    SLICE_X73Y108        FDRE (Setup_fdre_C_D)       -0.205     3.179    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.179    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.808ns  (logic 0.484ns (26.770%)  route 1.324ns (73.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 3.921 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.529 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.398    -1.529    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDCE (Prop_fdce_C_Q)         0.379    -1.150 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.540    -0.609    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X71Y110        LUT2 (Prop_lut2_I0_O)        0.105    -0.504 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=12, routed)          0.784     0.279    u_tdc/u_Coarse_2/iStore
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.285     3.921    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[0]/C
                         clock pessimism             -0.480     3.441    
                         clock uncertainty           -0.061     3.380    
    SLICE_X72Y114        FDRE (Setup_fdre_C_CE)      -0.136     3.244    u_tdc/u_Coarse_2/stored_reg[0]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.808ns  (logic 0.484ns (26.770%)  route 1.324ns (73.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 3.921 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.529 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.398    -1.529    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDCE (Prop_fdce_C_Q)         0.379    -1.150 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.540    -0.609    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X71Y110        LUT2 (Prop_lut2_I0_O)        0.105    -0.504 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=12, routed)          0.784     0.279    u_tdc/u_Coarse_2/iStore
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.285     3.921    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/C
                         clock pessimism             -0.480     3.441    
                         clock uncertainty           -0.061     3.380    
    SLICE_X72Y114        FDRE (Setup_fdre_C_CE)      -0.136     3.244    u_tdc/u_Coarse_2/stored_reg[6]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@6.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.808ns  (logic 0.484ns (26.770%)  route 1.324ns (73.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 3.921 - 6.094 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.529 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.398    -1.529    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDCE (Prop_fdce_C_Q)         0.379    -1.150 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/Q
                         net (fo=1, routed)           0.540    -0.609    u_tdc/u_EdgeDetector_2/wEDGE_1
    SLICE_X71Y110        LUT2 (Prop_lut2_I0_O)        0.105    -0.504 r  u_tdc/u_EdgeDetector_2/oFall_INST_0/O
                         net (fo=12, routed)          0.784     0.279    u_tdc/u_Coarse_2/iStore
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      6.094     6.094 r  
    R3                                                0.000     6.094 r  clk_p (IN)
                         net (fo=0)                   0.000     6.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     6.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     7.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853     1.109 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449     2.559    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     2.636 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.285     3.921    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
                         clock pessimism             -0.480     3.441    
                         clock uncertainty           -0.061     3.380    
    SLICE_X72Y114        FDRE (Setup_fdre_C_CE)      -0.136     3.244    u_tdc/u_Coarse_2/stored_reg[7]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  2.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.166%)  route 0.207ns (55.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns = ( 0.634 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 0.564 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.575     0.564    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           0.207     0.935    u_tdc/u_Coarse_2/count[4]
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.843     0.634    u_tdc/u_Coarse_2/clk
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
                         clock pessimism             -0.057     0.577    
    SLICE_X71Y114        FDRE (Hold_fdre_C_D)         0.071     0.648    u_tdc/u_Coarse_2/stored_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.857%)  route 0.228ns (58.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns = ( 0.634 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 0.564 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.575     0.564    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.228     0.956    u_tdc/u_Coarse_2/count[3]
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.843     0.634    u_tdc/u_Coarse_2/clk
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[3]/C
                         clock pessimism             -0.057     0.577    
    SLICE_X71Y114        FDRE (Hold_fdre_C_D)         0.075     0.652    u_tdc/u_Coarse_2/stored_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.374%)  route 0.236ns (62.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 0.564 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.575     0.564    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDCE (Prop_fdce_C_Q)         0.141     0.705 r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/Q
                         net (fo=2, routed)           0.236     0.941    u_tdc/u_EdgeDetector_2/wEDGE_0
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism             -0.073     0.564    
    SLICE_X71Y110        FDCE (Hold_fdce_C_D)         0.066     0.630    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.448ns  (logic 0.273ns (60.948%)  route 0.175ns (39.052%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 0.564 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.575     0.564    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_tdc/u_Coarse_2/count_reg[4]/Q
                         net (fo=2, routed)           0.175     0.903    u_tdc/u_Coarse_2/count[4]
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.012 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.012    u_tdc/u_Coarse_2/p_0_in__0[4]
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
                         clock pessimism             -0.073     0.564    
    SLICE_X70Y111        FDRE (Hold_fdre_C_D)         0.134     0.698    u_tdc/u_Coarse_2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.455ns  (logic 0.279ns (61.296%)  route 0.176ns (38.704%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 0.564 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.575     0.564    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_tdc/u_Coarse_2/count_reg[1]/Q
                         net (fo=2, routed)           0.176     0.904    u_tdc/u_Coarse_2/count[1]
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.019 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.019    u_tdc/u_Coarse_2/p_0_in__0[1]
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
                         clock pessimism             -0.073     0.564    
    SLICE_X70Y111        FDRE (Hold_fdre_C_D)         0.134     0.698    u_tdc/u_Coarse_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.564%)  route 0.279ns (66.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns = ( 0.634 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 0.565 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.576     0.565    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y108        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_tdc/u_Coarse_2/count_reg[5]/Q
                         net (fo=2, routed)           0.279     0.985    u_tdc/u_Coarse_2/count[5]
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.843     0.634    u_tdc/u_Coarse_2/clk
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[5]/C
                         clock pessimism             -0.057     0.577    
    SLICE_X71Y114        FDRE (Hold_fdre_C_D)         0.076     0.653    u_tdc/u_Coarse_2/stored_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.055%)  route 0.261ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns = ( 0.634 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 0.565 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.576     0.565    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y108        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_tdc/u_Coarse_2/count_reg[6]/Q
                         net (fo=2, routed)           0.261     0.967    u_tdc/u_Coarse_2/count[6]
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.843     0.634    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[6]/C
                         clock pessimism             -0.057     0.577    
    SLICE_X72Y114        FDRE (Hold_fdre_C_D)         0.052     0.629    u_tdc/u_Coarse_2/stored_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.490ns  (logic 0.314ns (64.059%)  route 0.176ns (35.941%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 0.564 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.575     0.564    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_tdc/u_Coarse_2/count_reg[1]/Q
                         net (fo=2, routed)           0.176     0.904    u_tdc/u_Coarse_2/count[1]
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.054 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.054    u_tdc/u_Coarse_2/p_0_in__0[2]
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
                         clock pessimism             -0.073     0.564    
    SLICE_X70Y111        FDRE (Hold_fdre_C_D)         0.134     0.698    u_tdc/u_Coarse_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.523%)  route 0.293ns (67.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns = ( 0.634 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 0.565 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.576     0.565    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y108        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  u_tdc/u_Coarse_2/count_reg[7]/Q
                         net (fo=2, routed)           0.293     0.999    u_tdc/u_Coarse_2/count[7]
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.843     0.634    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[7]/C
                         clock pessimism             -0.057     0.577    
    SLICE_X72Y114        FDRE (Hold_fdre_C_D)         0.063     0.640    u_tdc/u_Coarse_2/stored_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        0.503ns  (logic 0.274ns (54.498%)  route 0.229ns (45.502%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 0.564 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.575     0.564    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111        FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_tdc/u_Coarse_2/count_reg[3]/Q
                         net (fo=2, routed)           0.229     0.957    u_tdc/u_Coarse_2/count[3]
    SLICE_X70Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.067 r  u_tdc/u_Coarse_2/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.067    u_tdc/u_Coarse_2/p_0_in__0[3]
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
                         clock pessimism             -0.073     0.564    
    SLICE_X70Y111        FDRE (Hold_fdre_C_D)         0.134     0.698    u_tdc/u_Coarse_2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_block_clock_clk_wiz_0_0
Waveform(ns):       { 1.094 3.594 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3   u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X70Y111   u_tdc/u_Coarse_2/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X70Y111   u_tdc/u_Coarse_2/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X70Y111   u_tdc/u_Coarse_2/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X70Y111   u_tdc/u_Coarse_2/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y111   u_tdc/u_Coarse_2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y111   u_tdc/u_Coarse_2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y111   u_tdc/u_Coarse_2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y111   u_tdc/u_Coarse_2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X73Y108   u_tdc/u_Coarse_2/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y111   u_tdc/u_Coarse_2/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y111   u_tdc/u_Coarse_2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y111   u_tdc/u_Coarse_2/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X70Y111   u_tdc/u_Coarse_2/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_block_clock_clk_wiz_0_0
  To Clock:  clk_out_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      134.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.444ns  (required time - arrival time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.484ns (35.836%)  route 0.867ns (64.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.576    -1.678    counter_uart_reg[0]
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.105    -1.573 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.282    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                134.444    

Slack (MET) :             134.444ns  (required time - arrival time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.484ns (35.836%)  route 0.867ns (64.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.576    -1.678    counter_uart_reg[0]
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.105    -1.573 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.282    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                134.444    

Slack (MET) :             134.444ns  (required time - arrival time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.484ns (35.836%)  route 0.867ns (64.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.576    -1.678    counter_uart_reg[0]
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.105    -1.573 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.282    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                134.444    

Slack (MET) :             134.444ns  (required time - arrival time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.484ns (35.836%)  route 0.867ns (64.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.576    -1.678    counter_uart_reg[0]
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.105    -1.573 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.282    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                134.444    

Slack (MET) :             134.444ns  (required time - arrival time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.484ns (35.836%)  route 0.867ns (64.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.576    -1.678    counter_uart_reg[0]
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.105    -1.573 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.291    -1.282    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_R)       -0.352   133.162    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                        133.163    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                134.444    

Slack (MET) :             134.872ns  (required time - arrival time)
  Source:                 counter_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.590ns (45.139%)  route 0.717ns (54.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.285 r  counter_uart_reg[2]/Q
                         net (fo=5, routed)           0.717    -1.567    counter_uart_reg[2]
    SLICE_X85Y146        LUT4 (Prop_lut4_I2_O)        0.242    -1.325 r  counter_uart[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.325    counter_uart[3]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.032   133.546    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                        133.547    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                134.872    

Slack (MET) :             134.899ns  (required time - arrival time)
  Source:                 counter_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.600ns (45.555%)  route 0.717ns (54.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.285 r  counter_uart_reg[2]/Q
                         net (fo=5, routed)           0.717    -1.567    counter_uart_reg[2]
    SLICE_X85Y146        LUT3 (Prop_lut3_I2_O)        0.252    -1.315 r  counter_uart[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.315    counter_uart[2]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.069   133.583    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                        133.583    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                134.899    

Slack (MET) :             134.899ns  (required time - arrival time)
  Source:                 counter_uart_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.600ns (45.555%)  route 0.717ns (54.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.285 r  counter_uart_reg[2]/Q
                         net (fo=5, routed)           0.717    -1.567    counter_uart_reg[2]
    SLICE_X85Y146        LUT5 (Prop_lut5_I0_O)        0.252    -1.315 r  counter_uart[4]_i_2/O
                         net (fo=1, routed)           0.000    -1.315    counter_uart[4]_i_2_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.069   133.583    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                        133.583    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                134.899    

Slack (MET) :             134.931ns  (required time - arrival time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.587ns (46.447%)  route 0.677ns (53.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.348    -2.285 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.677    -1.608    counter_uart_reg[4]
    SLICE_X84Y146        LUT6 (Prop_lut6_I0_O)        0.239    -1.369 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -1.369    uart_clk_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.477   133.593    
                         clock uncertainty           -0.103   133.490    
    SLICE_X84Y146        FDRE (Setup_fdre_C_D)        0.072   133.562    uart_clk_reg
  -------------------------------------------------------------------
                         required time                        133.563    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                134.931    

Slack (MET) :             134.962ns  (required time - arrival time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            136.250ns  (clk_out_block_clock_clk_wiz_0_0 rise@136.250ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.484ns (39.827%)  route 0.731ns (60.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.180ns = ( 134.070 - 136.250 ) 
    Source Clock Delay      (SCD):    -2.633ns
    Clock Pessimism Removal (CPR):    -0.453ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.388    -2.633    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.379    -2.254 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.731    -1.522    counter_uart_reg[0]
    SLICE_X85Y146        LUT2 (Prop_lut2_I0_O)        0.105    -1.417 r  counter_uart[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.417    counter_uart[1]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                    136.250   136.250 r  
    R3                                                0.000   136.250 r  clk_p (IN)
                         net (fo=0)                   0.000   136.250    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   137.100 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   138.119    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853   131.266 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449   132.715    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   132.792 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           1.278   134.070    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.453   133.617    
                         clock uncertainty           -0.103   133.514    
    SLICE_X85Y146        FDRE (Setup_fdre_C_D)        0.030   133.544    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                        133.545    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                134.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            uart_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.228%)  route 0.087ns (31.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.087    -0.311    counter_uart_reg[0]
    SLICE_X84Y146        LUT6 (Prop_lut6_I4_O)        0.045    -0.266 r  uart_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.266    uart_clk_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X84Y146        FDRE                                         r  uart_clk_reg/C
                         clock pessimism             -0.059    -0.526    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.120    -0.406    uart_clk_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.190ns (55.659%)  route 0.151ns (44.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.151    -0.246    counter_uart_reg[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.049    -0.197 r  counter_uart[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.197    counter_uart[4]_i_2_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107    -0.432    counter_uart_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 counter_uart_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.133%)  route 0.151ns (44.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[3]/Q
                         net (fo=4, routed)           0.151    -0.246    counter_uart_reg[3]
    SLICE_X85Y146        LUT4 (Prop_lut4_I3_O)        0.045    -0.201 r  counter_uart[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    counter_uart[3]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092    -0.447    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.336%)  route 0.188ns (50.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[1]/Q
                         net (fo=6, routed)           0.188    -0.210    counter_uart_reg[1]
    SLICE_X85Y146        LUT3 (Prop_lut3_I0_O)        0.042    -0.168 r  counter_uart[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    counter_uart[2]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107    -0.432    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_uart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.743%)  route 0.188ns (50.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  counter_uart_reg[1]/Q
                         net (fo=6, routed)           0.188    -0.210    counter_uart_reg[1]
    SLICE_X85Y146        LUT2 (Prop_lut2_I1_O)        0.045    -0.165 r  counter_uart[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    counter_uart[1]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.091    -0.448    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 counter_uart_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.600%)  route 0.251ns (57.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  counter_uart_reg[0]/Q
                         net (fo=7, routed)           0.251    -0.147    counter_uart_reg[0]
    SLICE_X85Y146        LUT1 (Prop_lut1_I0_O)        0.045    -0.102 r  counter_uart[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    counter_uart[0]_i_1_n_0
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.092    -0.447    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.286    counter_uart_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.188 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.072    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[0]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.557    counter_uart_reg[0]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.286    counter_uart_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.188 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.072    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[1]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.557    counter_uart_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.286    counter_uart_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.188 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.072    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[2]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.557    counter_uart_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 counter_uart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Destination:            counter_uart_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_block_clock_clk_wiz_0_0  {rise@0.000ns fall@68.125ns period=136.250ns})
  Path Group:             clk_out_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.226ns (48.416%)  route 0.241ns (51.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    -0.539    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  counter_uart_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.286    counter_uart_reg[4]
    SLICE_X85Y146        LUT5 (Prop_lut5_I4_O)        0.098    -0.188 r  counter_uart[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.072    TOP_COUNTER
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6, routed)           0.836    -0.467    clkWizard
    SLICE_X85Y146        FDRE                                         r  counter_uart_reg[3]/C
                         clock pessimism             -0.072    -0.539    
    SLICE_X85Y146        FDRE (Hold_fdre_C_R)        -0.018    -0.557    counter_uart_reg[3]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.485    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 68.125 }
Period(ns):         136.250
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         136.250     134.658    BUFGCTRL_X0Y4   u_clk/block_clock_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         136.250     135.001    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y146   counter_uart_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y146   counter_uart_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y146   counter_uart_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y146   counter_uart_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X85Y146   counter_uart_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         136.250     135.250    SLICE_X84Y146   uart_clk_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       136.250     23.750     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         68.125      67.625     SLICE_X85Y146   counter_uart_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  clkfbout_block_clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_block_clock_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5   u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.225ns,  Total Violation       -1.464ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.225ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.271ns  (logic 1.418ns (33.202%)  route 2.853ns (66.798%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.619 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=8, routed)           1.105    -0.514    u_tdc/CoarseStamp_1[4]
    SLICE_X62Y114        LUT4 (Prop_lut4_I1_O)        0.105    -0.409 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000    -0.409    u_tdc/u_merge_i_64_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    -0.093 r  u_tdc/u_merge_i_46/CO[3]
                         net (fo=1, routed)           0.000    -0.093    u_tdc/u_merge_i_46_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     0.038 r  u_tdc/u_merge_i_27/CO[1]
                         net (fo=1, routed)           0.721     0.760    u_tdc/CoarseStamp_final20_in
    SLICE_X61Y117        LUT5 (Prop_lut5_I1_O)        0.277     1.037 f  u_tdc/u_merge_i_28_comp/O
                         net (fo=1, routed)           0.616     1.653    u_tdc/u_merge_i_28_n_0_repN
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.105     1.758 r  u_tdc/u_merge_i_16_comp/O
                         net (fo=12, routed)          0.411     2.168    u_tdc/CoarseStamp_final1
    SLICE_X59Y115        LUT6 (Prop_lut6_I3_O)        0.105     2.273 r  u_tdc/u_merge_i_7/O
                         net (fo=1, routed)           0.000     2.273    u_tdc/u_merge/Coarse[5]
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[5]/C
                         clock pessimism             -0.639     2.196    
                         clock uncertainty           -0.181     2.015    
    SLICE_X59Y115        FDRE (Setup_fdre_C_D)        0.033     2.048    u_tdc/u_merge/Coarse_stored_reg[5]
  -------------------------------------------------------------------
                         required time                          2.048    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                 -0.225    

Slack (VIOLATED) :        -0.187ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.233ns  (logic 1.418ns (33.498%)  route 2.815ns (66.502%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.619 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=8, routed)           1.105    -0.514    u_tdc/CoarseStamp_1[4]
    SLICE_X62Y114        LUT4 (Prop_lut4_I1_O)        0.105    -0.409 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000    -0.409    u_tdc/u_merge_i_64_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    -0.093 r  u_tdc/u_merge_i_46/CO[3]
                         net (fo=1, routed)           0.000    -0.093    u_tdc/u_merge_i_46_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     0.038 r  u_tdc/u_merge_i_27/CO[1]
                         net (fo=1, routed)           0.721     0.760    u_tdc/CoarseStamp_final20_in
    SLICE_X61Y117        LUT5 (Prop_lut5_I1_O)        0.277     1.037 f  u_tdc/u_merge_i_28_comp/O
                         net (fo=1, routed)           0.616     1.653    u_tdc/u_merge_i_28_n_0_repN
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.105     1.758 r  u_tdc/u_merge_i_16_comp/O
                         net (fo=12, routed)          0.373     2.131    u_tdc/CoarseStamp_final1
    SLICE_X57Y115        LUT6 (Prop_lut6_I3_O)        0.105     2.236 r  u_tdc/u_merge_i_6/O
                         net (fo=1, routed)           0.000     2.236    u_tdc/u_merge/Coarse[6]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[6]/C
                         clock pessimism             -0.639     2.198    
                         clock uncertainty           -0.181     2.017    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.032     2.049    u_tdc/u_merge/Coarse_stored_reg[6]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                          -2.236    
  -------------------------------------------------------------------
                         slack                                 -0.187    

Slack (VIOLATED) :        -0.145ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.189ns  (logic 1.436ns (34.277%)  route 2.753ns (65.723%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.619 r  u_tdc/u_Coarse_1/stored_reg[1]/Q
                         net (fo=8, routed)           1.121    -0.498    u_tdc/CoarseStamp_1[1]
    SLICE_X65Y114        LUT4 (Prop_lut4_I2_O)        0.105    -0.393 r  u_tdc/u_merge_i_58/O
                         net (fo=1, routed)           0.000    -0.393    u_tdc/u_merge_i_58_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.047 r  u_tdc/u_merge_i_41/CO[3]
                         net (fo=1, routed)           0.000     0.047    u_tdc/u_merge_i_41_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.179 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=1, routed)           1.086     1.265    u_tdc/CoarseStamp_final22_in
    SLICE_X56Y115        LUT6 (Prop_lut6_I0_O)        0.275     1.540 r  u_tdc/u_merge_i_14/O
                         net (fo=12, routed)          0.547     2.087    u_tdc/CoarseStamp_final13_out
    SLICE_X58Y115        LUT6 (Prop_lut6_I1_O)        0.105     2.192 r  u_tdc/u_merge_i_1/O
                         net (fo=1, routed)           0.000     2.192    u_tdc/u_merge/Coarse[11]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[11]/C
                         clock pessimism             -0.639     2.196    
                         clock uncertainty           -0.181     2.015    
    SLICE_X58Y115        FDRE (Setup_fdre_C_D)        0.032     2.047    u_tdc/u_merge/Coarse_stored_reg[11]
  -------------------------------------------------------------------
                         required time                          2.047    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                 -0.145    

Slack (VIOLATED) :        -0.135ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.179ns  (logic 1.436ns (34.361%)  route 2.743ns (65.639%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.619 r  u_tdc/u_Coarse_1/stored_reg[1]/Q
                         net (fo=8, routed)           1.121    -0.498    u_tdc/CoarseStamp_1[1]
    SLICE_X65Y114        LUT4 (Prop_lut4_I2_O)        0.105    -0.393 r  u_tdc/u_merge_i_58/O
                         net (fo=1, routed)           0.000    -0.393    u_tdc/u_merge_i_58_n_0
    SLICE_X65Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.047 r  u_tdc/u_merge_i_41/CO[3]
                         net (fo=1, routed)           0.000     0.047    u_tdc/u_merge_i_41_n_0
    SLICE_X65Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     0.179 r  u_tdc/u_merge_i_25/CO[1]
                         net (fo=1, routed)           1.086     1.265    u_tdc/CoarseStamp_final22_in
    SLICE_X56Y115        LUT6 (Prop_lut6_I0_O)        0.275     1.540 r  u_tdc/u_merge_i_14/O
                         net (fo=12, routed)          0.536     2.077    u_tdc/CoarseStamp_final13_out
    SLICE_X57Y115        LUT6 (Prop_lut6_I1_O)        0.105     2.182 r  u_tdc/u_merge_i_2/O
                         net (fo=1, routed)           0.000     2.182    u_tdc/u_merge/Coarse[10]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[10]/C
                         clock pessimism             -0.639     2.198    
                         clock uncertainty           -0.181     2.017    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.030     2.047    u_tdc/u_merge/Coarse_stored_reg[10]
  -------------------------------------------------------------------
                         required time                          2.047    
                         arrival time                          -2.182    
  -------------------------------------------------------------------
                         slack                                 -0.135    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.171ns  (logic 1.418ns (33.998%)  route 2.753ns (66.002%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.619 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=8, routed)           1.105    -0.514    u_tdc/CoarseStamp_1[4]
    SLICE_X62Y114        LUT4 (Prop_lut4_I1_O)        0.105    -0.409 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000    -0.409    u_tdc/u_merge_i_64_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    -0.093 r  u_tdc/u_merge_i_46/CO[3]
                         net (fo=1, routed)           0.000    -0.093    u_tdc/u_merge_i_46_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     0.038 r  u_tdc/u_merge_i_27/CO[1]
                         net (fo=1, routed)           0.721     0.760    u_tdc/CoarseStamp_final20_in
    SLICE_X61Y117        LUT5 (Prop_lut5_I1_O)        0.277     1.037 f  u_tdc/u_merge_i_28_comp/O
                         net (fo=1, routed)           0.616     1.653    u_tdc/u_merge_i_28_n_0_repN
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.105     1.758 r  u_tdc/u_merge_i_16_comp/O
                         net (fo=12, routed)          0.311     2.068    u_tdc/CoarseStamp_final1
    SLICE_X58Y115        LUT6 (Prop_lut6_I3_O)        0.105     2.173 r  u_tdc/u_merge_i_11/O
                         net (fo=1, routed)           0.000     2.173    u_tdc/u_merge/Coarse[1]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[1]/C
                         clock pessimism             -0.639     2.196    
                         clock uncertainty           -0.181     2.015    
    SLICE_X58Y115        FDRE (Setup_fdre_C_D)        0.030     2.045    u_tdc/u_merge/Coarse_stored_reg[1]
  -------------------------------------------------------------------
                         required time                          2.045    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.173ns  (logic 1.418ns (33.978%)  route 2.755ns (66.022%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.619 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=8, routed)           1.105    -0.514    u_tdc/CoarseStamp_1[4]
    SLICE_X62Y114        LUT4 (Prop_lut4_I1_O)        0.105    -0.409 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000    -0.409    u_tdc/u_merge_i_64_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    -0.093 r  u_tdc/u_merge_i_46/CO[3]
                         net (fo=1, routed)           0.000    -0.093    u_tdc/u_merge_i_46_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     0.038 r  u_tdc/u_merge_i_27/CO[1]
                         net (fo=1, routed)           0.721     0.760    u_tdc/CoarseStamp_final20_in
    SLICE_X61Y117        LUT5 (Prop_lut5_I1_O)        0.277     1.037 f  u_tdc/u_merge_i_28_comp/O
                         net (fo=1, routed)           0.616     1.653    u_tdc/u_merge_i_28_n_0_repN
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.105     1.758 r  u_tdc/u_merge_i_16_comp/O
                         net (fo=12, routed)          0.313     2.071    u_tdc/CoarseStamp_final1
    SLICE_X58Y115        LUT6 (Prop_lut6_I3_O)        0.105     2.176 r  u_tdc/u_merge_i_3/O
                         net (fo=1, routed)           0.000     2.176    u_tdc/u_merge/Coarse[9]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[9]/C
                         clock pessimism             -0.639     2.196    
                         clock uncertainty           -0.181     2.015    
    SLICE_X58Y115        FDRE (Setup_fdre_C_D)        0.033     2.048    u_tdc/u_merge/Coarse_stored_reg[9]
  -------------------------------------------------------------------
                         required time                          2.048    
                         arrival time                          -2.176    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.169ns  (logic 1.418ns (34.016%)  route 2.751ns (65.984%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.619 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=8, routed)           1.105    -0.514    u_tdc/CoarseStamp_1[4]
    SLICE_X62Y114        LUT4 (Prop_lut4_I1_O)        0.105    -0.409 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000    -0.409    u_tdc/u_merge_i_64_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    -0.093 r  u_tdc/u_merge_i_46/CO[3]
                         net (fo=1, routed)           0.000    -0.093    u_tdc/u_merge_i_46_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     0.038 r  u_tdc/u_merge_i_27/CO[1]
                         net (fo=1, routed)           0.721     0.760    u_tdc/CoarseStamp_final20_in
    SLICE_X61Y117        LUT5 (Prop_lut5_I1_O)        0.277     1.037 f  u_tdc/u_merge_i_28_comp/O
                         net (fo=1, routed)           0.616     1.653    u_tdc/u_merge_i_28_n_0_repN
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.105     1.758 r  u_tdc/u_merge_i_16_comp/O
                         net (fo=12, routed)          0.308     2.066    u_tdc/CoarseStamp_final1
    SLICE_X58Y115        LUT5 (Prop_lut5_I2_O)        0.105     2.171 r  u_tdc/u_merge_i_12/O
                         net (fo=1, routed)           0.000     2.171    u_tdc/u_merge/Coarse[0]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[0]/C
                         clock pessimism             -0.639     2.196    
                         clock uncertainty           -0.181     2.015    
    SLICE_X58Y115        FDRE (Setup_fdre_C_D)        0.032     2.047    u_tdc/u_merge/Coarse_stored_reg[0]
  -------------------------------------------------------------------
                         required time                          2.047    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.117ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.162ns  (logic 1.418ns (34.072%)  route 2.744ns (65.928%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.619 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=8, routed)           1.105    -0.514    u_tdc/CoarseStamp_1[4]
    SLICE_X62Y114        LUT4 (Prop_lut4_I1_O)        0.105    -0.409 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000    -0.409    u_tdc/u_merge_i_64_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    -0.093 r  u_tdc/u_merge_i_46/CO[3]
                         net (fo=1, routed)           0.000    -0.093    u_tdc/u_merge_i_46_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     0.038 r  u_tdc/u_merge_i_27/CO[1]
                         net (fo=1, routed)           0.721     0.760    u_tdc/CoarseStamp_final20_in
    SLICE_X61Y117        LUT5 (Prop_lut5_I1_O)        0.277     1.037 f  u_tdc/u_merge_i_28_comp/O
                         net (fo=1, routed)           0.616     1.653    u_tdc/u_merge_i_28_n_0_repN
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.105     1.758 r  u_tdc/u_merge_i_16_comp/O
                         net (fo=12, routed)          0.302     2.059    u_tdc/CoarseStamp_final1
    SLICE_X59Y115        LUT6 (Prop_lut6_I3_O)        0.105     2.164 r  u_tdc/u_merge_i_9/O
                         net (fo=1, routed)           0.000     2.164    u_tdc/u_merge/Coarse[3]
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[3]/C
                         clock pessimism             -0.639     2.196    
                         clock uncertainty           -0.181     2.015    
    SLICE_X59Y115        FDRE (Setup_fdre_C_D)        0.032     2.047    u_tdc/u_merge/Coarse_stored_reg[3]
  -------------------------------------------------------------------
                         required time                          2.047    
                         arrival time                          -2.164    
  -------------------------------------------------------------------
                         slack                                 -0.117    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.143ns  (logic 1.418ns (34.225%)  route 2.725ns (65.775%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.619 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=8, routed)           1.105    -0.514    u_tdc/CoarseStamp_1[4]
    SLICE_X62Y114        LUT4 (Prop_lut4_I1_O)        0.105    -0.409 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000    -0.409    u_tdc/u_merge_i_64_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    -0.093 r  u_tdc/u_merge_i_46/CO[3]
                         net (fo=1, routed)           0.000    -0.093    u_tdc/u_merge_i_46_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     0.038 r  u_tdc/u_merge_i_27/CO[1]
                         net (fo=1, routed)           0.721     0.760    u_tdc/CoarseStamp_final20_in
    SLICE_X61Y117        LUT5 (Prop_lut5_I1_O)        0.277     1.037 f  u_tdc/u_merge_i_28_comp/O
                         net (fo=1, routed)           0.616     1.653    u_tdc/u_merge_i_28_n_0_repN
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.105     1.758 r  u_tdc/u_merge_i_16_comp/O
                         net (fo=12, routed)          0.283     2.041    u_tdc/CoarseStamp_final1
    SLICE_X57Y115        LUT6 (Prop_lut6_I3_O)        0.105     2.146 r  u_tdc/u_merge_i_8/O
                         net (fo=1, routed)           0.000     2.146    u_tdc/u_merge/Coarse[4]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[4]/C
                         clock pessimism             -0.639     2.198    
                         clock uncertainty           -0.181     2.017    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.033     2.050    u_tdc/u_merge/Coarse_stored_reg[4]
  -------------------------------------------------------------------
                         required time                          2.050    
                         arrival time                          -2.146    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.375ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        4.139ns  (logic 1.418ns (34.258%)  route 2.721ns (65.742%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.623ns = ( -1.998 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     2.595    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.594    -4.998 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.522    -3.476    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.395 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.398    -1.998    u_tdc/u_Coarse_1/clk
    SLICE_X69Y111        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.619 r  u_tdc/u_Coarse_1/stored_reg[4]/Q
                         net (fo=8, routed)           1.105    -0.514    u_tdc/CoarseStamp_1[4]
    SLICE_X62Y114        LUT4 (Prop_lut4_I1_O)        0.105    -0.409 r  u_tdc/u_merge_i_64/O
                         net (fo=1, routed)           0.000    -0.409    u_tdc/u_merge_i_64_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    -0.093 r  u_tdc/u_merge_i_46/CO[3]
                         net (fo=1, routed)           0.000    -0.093    u_tdc/u_merge_i_46_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     0.038 r  u_tdc/u_merge_i_27/CO[1]
                         net (fo=1, routed)           0.721     0.760    u_tdc/CoarseStamp_final20_in
    SLICE_X61Y117        LUT5 (Prop_lut5_I1_O)        0.277     1.037 f  u_tdc/u_merge_i_28_comp/O
                         net (fo=1, routed)           0.616     1.653    u_tdc/u_merge_i_28_n_0_repN
    SLICE_X56Y115        LUT6 (Prop_lut6_I5_O)        0.105     1.758 r  u_tdc/u_merge_i_16_comp/O
                         net (fo=12, routed)          0.279     2.037    u_tdc/CoarseStamp_final1
    SLICE_X57Y115        LUT6 (Prop_lut6_I3_O)        0.105     2.142 r  u_tdc/u_merge_i_10/O
                         net (fo=1, routed)           0.000     2.142    u_tdc/u_merge/Coarse[2]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[2]/C
                         clock pessimism             -0.639     2.198    
                         clock uncertainty           -0.181     2.017    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.032     2.049    u_tdc/u_merge/Coarse_stored_reg[2]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                 -0.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.990%)  route 0.589ns (76.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.093 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.573     0.093    u_tdc/u_Coarse_1/clk
    SLICE_X73Y114        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y114        FDRE (Prop_fdre_C_Q)         0.141     0.234 f  u_tdc/u_Coarse_1/stored_reg[0]/Q
                         net (fo=8, routed)           0.589     0.824    u_tdc/CoarseStamp_1[0]
    SLICE_X58Y115        LUT5 (Prop_lut5_I1_O)        0.045     0.869 r  u_tdc/u_merge_i_12/O
                         net (fo=1, routed)           0.000     0.869    u_tdc/u_merge/Coarse[0]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[0]/C
                         clock pessimism              0.250    -0.205    
                         clock uncertainty            0.181    -0.024    
    SLICE_X58Y115        FDRE (Hold_fdre_C_D)         0.092     0.068    u_tdc/u_merge/Coarse_stored_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.041ns  (logic 0.369ns (35.439%)  route 0.672ns (64.561%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.093 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.573     0.093    u_tdc/u_Coarse_1/clk
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDRE (Prop_fdre_C_Q)         0.164     0.257 r  u_tdc/u_Coarse_1/stored_reg[11]/Q
                         net (fo=7, routed)           0.063     0.320    u_tdc/CoarseStamp_1[11]
    SLICE_X71Y115        LUT6 (Prop_lut6_I3_O)        0.045     0.365 r  u_tdc/u_merge_i_29/O
                         net (fo=1, routed)           0.000     0.365    u_tdc/u_merge_i_29_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.480 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.609     1.089    u_tdc/CoarseStamp_final11_in
    SLICE_X56Y116        LUT6 (Prop_lut6_I4_O)        0.045     1.134 r  u_tdc/u_merge_i_4/O
                         net (fo=1, routed)           0.000     1.134    u_tdc/u_merge/Coarse[8]
    SLICE_X56Y116        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.849    -0.454    u_tdc/u_merge/clk
    SLICE_X56Y116        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[8]/C
                         clock pessimism              0.250    -0.204    
                         clock uncertainty            0.181    -0.023    
    SLICE_X56Y116        FDRE (Hold_fdre_C_D)         0.120     0.097    u_tdc/u_merge/Coarse_stored_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.041ns  (logic 0.369ns (35.455%)  route 0.672ns (64.545%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.093 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.573     0.093    u_tdc/u_Coarse_1/clk
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDRE (Prop_fdre_C_Q)         0.164     0.257 r  u_tdc/u_Coarse_1/stored_reg[11]/Q
                         net (fo=7, routed)           0.063     0.320    u_tdc/CoarseStamp_1[11]
    SLICE_X71Y115        LUT6 (Prop_lut6_I3_O)        0.045     0.365 r  u_tdc/u_merge_i_29/O
                         net (fo=1, routed)           0.000     0.365    u_tdc/u_merge_i_29_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.480 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.609     1.089    u_tdc/CoarseStamp_final11_in
    SLICE_X59Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.134 r  u_tdc/u_merge_i_7/O
                         net (fo=1, routed)           0.000     1.134    u_tdc/u_merge/Coarse[5]
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    u_tdc/u_merge/clk
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[5]/C
                         clock pessimism              0.250    -0.205    
                         clock uncertainty            0.181    -0.024    
    SLICE_X59Y115        FDRE (Hold_fdre_C_D)         0.092     0.068    u_tdc/u_merge/Coarse_stored_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.057ns  (logic 0.369ns (34.907%)  route 0.688ns (65.093%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.093 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.573     0.093    u_tdc/u_Coarse_1/clk
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDRE (Prop_fdre_C_Q)         0.164     0.257 r  u_tdc/u_Coarse_1/stored_reg[11]/Q
                         net (fo=7, routed)           0.063     0.320    u_tdc/CoarseStamp_1[11]
    SLICE_X71Y115        LUT6 (Prop_lut6_I3_O)        0.045     0.365 r  u_tdc/u_merge_i_29/O
                         net (fo=1, routed)           0.000     0.365    u_tdc/u_merge_i_29_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.480 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.625     1.105    u_tdc/CoarseStamp_final11_in
    SLICE_X57Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.150 r  u_tdc/u_merge_i_6/O
                         net (fo=1, routed)           0.000     1.150    u_tdc/u_merge/Coarse[6]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.850    -0.453    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[6]/C
                         clock pessimism              0.250    -0.203    
                         clock uncertainty            0.181    -0.022    
    SLICE_X57Y115        FDRE (Hold_fdre_C_D)         0.092     0.070    u_tdc/u_merge/Coarse_stored_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.090ns  (logic 0.360ns (33.015%)  route 0.730ns (66.985%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.093 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.573     0.093    u_tdc/u_Coarse_1/clk
    SLICE_X73Y113        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y113        FDRE (Prop_fdre_C_Q)         0.141     0.234 r  u_tdc/u_Coarse_1/stored_reg[7]/Q
                         net (fo=8, routed)           0.403     0.637    u_tdc/CoarseStamp_1[7]
    SLICE_X61Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.748 r  u_tdc/u_merge_i_19/O[2]
                         net (fo=1, routed)           0.328     1.076    u_tdc/CoarseStamp_final0[7]
    SLICE_X56Y116        LUT6 (Prop_lut6_I2_O)        0.108     1.184 r  u_tdc/u_merge_i_5/O
                         net (fo=1, routed)           0.000     1.184    u_tdc/u_merge/Coarse[7]
    SLICE_X56Y116        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.849    -0.454    u_tdc/u_merge/clk
    SLICE_X56Y116        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[7]/C
                         clock pessimism              0.250    -0.204    
                         clock uncertainty            0.181    -0.023    
    SLICE_X56Y116        FDRE (Hold_fdre_C_D)         0.121     0.098    u_tdc/u_merge/Coarse_stored_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.095ns  (logic 0.441ns (40.280%)  route 0.654ns (59.720%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.093 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.573     0.093    u_tdc/u_Coarse_1/clk
    SLICE_X73Y114        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y114        FDRE (Prop_fdre_C_Q)         0.141     0.234 r  u_tdc/u_Coarse_1/stored_reg[0]/Q
                         net (fo=8, routed)           0.232     0.466    u_tdc/CoarseStamp_1[0]
    SLICE_X63Y114        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.190     0.656 r  u_tdc/u_merge_i_20/O[3]
                         net (fo=1, routed)           0.422     1.078    u_tdc/CoarseStamp_final00_in[4]
    SLICE_X57Y115        LUT6 (Prop_lut6_I0_O)        0.110     1.188 r  u_tdc/u_merge_i_8/O
                         net (fo=1, routed)           0.000     1.188    u_tdc/u_merge/Coarse[4]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.850    -0.453    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[4]/C
                         clock pessimism              0.250    -0.203    
                         clock uncertainty            0.181    -0.022    
    SLICE_X57Y115        FDRE (Hold_fdre_C_D)         0.092     0.070    u_tdc/u_merge/Coarse_stored_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.095ns  (logic 0.450ns (41.104%)  route 0.645ns (58.896%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.093 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.573     0.093    u_tdc/u_Coarse_1/clk
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDRE (Prop_fdre_C_Q)         0.164     0.257 r  u_tdc/u_Coarse_1/stored_reg[8]/Q
                         net (fo=8, routed)           0.269     0.526    u_tdc/CoarseStamp_1[8]
    SLICE_X63Y115        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.639 r  u_tdc/u_merge_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.639    u_tdc/u_merge_i_18_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.704 r  u_tdc/u_merge_i_13/O[2]
                         net (fo=1, routed)           0.376     1.080    u_tdc/CoarseStamp_final00_in[11]
    SLICE_X58Y115        LUT6 (Prop_lut6_I0_O)        0.108     1.188 r  u_tdc/u_merge_i_1/O
                         net (fo=1, routed)           0.000     1.188    u_tdc/u_merge/Coarse[11]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[11]/C
                         clock pessimism              0.250    -0.205    
                         clock uncertainty            0.181    -0.024    
    SLICE_X58Y115        FDRE (Hold_fdre_C_D)         0.092     0.068    u_tdc/u_merge/Coarse_stored_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.103ns  (logic 0.369ns (33.462%)  route 0.734ns (66.538%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.093 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.573     0.093    u_tdc/u_Coarse_1/clk
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDRE (Prop_fdre_C_Q)         0.164     0.257 r  u_tdc/u_Coarse_1/stored_reg[11]/Q
                         net (fo=7, routed)           0.063     0.320    u_tdc/CoarseStamp_1[11]
    SLICE_X71Y115        LUT6 (Prop_lut6_I3_O)        0.045     0.365 r  u_tdc/u_merge_i_29/O
                         net (fo=1, routed)           0.000     0.365    u_tdc/u_merge_i_29_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.480 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.671     1.151    u_tdc/CoarseStamp_final11_in
    SLICE_X59Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.196 r  u_tdc/u_merge_i_9/O
                         net (fo=1, routed)           0.000     1.196    u_tdc/u_merge/Coarse[3]
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    u_tdc/u_merge/clk
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[3]/C
                         clock pessimism              0.250    -0.205    
                         clock uncertainty            0.181    -0.024    
    SLICE_X59Y115        FDRE (Hold_fdre_C_D)         0.092     0.068    u_tdc/u_merge/Coarse_stored_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.112ns  (logic 0.381ns (34.266%)  route 0.731ns (65.734%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.093 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.573     0.093    u_tdc/u_Coarse_1/clk
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDRE (Prop_fdre_C_Q)         0.164     0.257 r  u_tdc/u_Coarse_1/stored_reg[10]/Q
                         net (fo=8, routed)           0.471     0.728    u_tdc/CoarseStamp_1[10]
    SLICE_X61Y116        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.838 r  u_tdc/u_merge_i_15/O[1]
                         net (fo=1, routed)           0.260     1.098    u_tdc/CoarseStamp_final0[10]
    SLICE_X57Y115        LUT6 (Prop_lut6_I2_O)        0.107     1.205 r  u_tdc/u_merge_i_2/O
                         net (fo=1, routed)           0.000     1.205    u_tdc/u_merge/Coarse[10]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.850    -0.453    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[10]/C
                         clock pessimism              0.250    -0.203    
                         clock uncertainty            0.181    -0.022    
    SLICE_X57Y115        FDRE (Hold_fdre_C_D)         0.091     0.069    u_tdc/u_merge/Coarse_stored_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_1/stored_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns)
  Data Path Delay:        1.124ns  (logic 0.369ns (32.820%)  route 0.755ns (67.180%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.093 - 0.625 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.451    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.503    -1.051 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -0.505    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.479 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.573     0.093    u_tdc/u_Coarse_1/clk
    SLICE_X70Y115        FDRE                                         r  u_tdc/u_Coarse_1/stored_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDRE (Prop_fdre_C_Q)         0.164     0.257 r  u_tdc/u_Coarse_1/stored_reg[11]/Q
                         net (fo=7, routed)           0.063     0.320    u_tdc/CoarseStamp_1[11]
    SLICE_X71Y115        LUT6 (Prop_lut6_I3_O)        0.045     0.365 r  u_tdc/u_merge_i_29/O
                         net (fo=1, routed)           0.000     0.365    u_tdc/u_merge_i_29_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.480 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.692     1.173    u_tdc/CoarseStamp_final11_in
    SLICE_X58Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.218 r  u_tdc/u_merge_i_11/O
                         net (fo=1, routed)           0.000     1.218    u_tdc/u_merge/Coarse[1]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[1]/C
                         clock pessimism              0.250    -0.205    
                         clock uncertainty            0.181    -0.024    
    SLICE_X58Y115        FDRE (Hold_fdre_C_D)         0.091     0.067    u_tdc/u_merge/Coarse_stored_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  1.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.403ns  (logic 1.149ns (33.768%)  route 2.254ns (66.232%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( -1.533 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.394    -1.533    u_tdc/u_Coarse_2/clk
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.348    -1.185 r  u_tdc/u_Coarse_2/stored_reg[4]/Q
                         net (fo=1, routed)           0.653    -0.532    u_tdc/CoarseStamp_2[4]
    SLICE_X71Y115        LUT6 (Prop_lut6_I4_O)        0.239    -0.293 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000    -0.293    u_tdc/u_merge_i_31_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.164 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          1.601     1.765    u_tdc/CoarseStamp_final11_in
    SLICE_X57Y115        LUT6 (Prop_lut6_I4_O)        0.105     1.870 r  u_tdc/u_merge_i_8/O
                         net (fo=1, routed)           0.000     1.870    u_tdc/u_merge/Coarse[4]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[4]/C
                         clock pessimism             -0.639     2.198    
                         clock uncertainty           -0.181     2.017    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.033     2.050    u_tdc/u_merge/Coarse_stored_reg[4]
  -------------------------------------------------------------------
                         required time                          2.050    
                         arrival time                          -1.870    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.311ns  (logic 1.149ns (34.705%)  route 2.162ns (65.295%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( -1.533 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.394    -1.533    u_tdc/u_Coarse_2/clk
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.348    -1.185 r  u_tdc/u_Coarse_2/stored_reg[4]/Q
                         net (fo=1, routed)           0.653    -0.532    u_tdc/CoarseStamp_2[4]
    SLICE_X71Y115        LUT6 (Prop_lut6_I4_O)        0.239    -0.293 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000    -0.293    u_tdc/u_merge_i_31_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.164 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          1.509     1.673    u_tdc/CoarseStamp_final11_in
    SLICE_X57Y115        LUT6 (Prop_lut6_I4_O)        0.105     1.778 r  u_tdc/u_merge_i_2/O
                         net (fo=1, routed)           0.000     1.778    u_tdc/u_merge/Coarse[10]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[10]/C
                         clock pessimism             -0.639     2.198    
                         clock uncertainty           -0.181     2.017    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.030     2.047    u_tdc/u_merge/Coarse_stored_reg[10]
  -------------------------------------------------------------------
                         required time                          2.047    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.258ns  (logic 1.149ns (35.269%)  route 2.109ns (64.731%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( -1.533 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.394    -1.533    u_tdc/u_Coarse_2/clk
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.348    -1.185 r  u_tdc/u_Coarse_2/stored_reg[4]/Q
                         net (fo=1, routed)           0.653    -0.532    u_tdc/CoarseStamp_2[4]
    SLICE_X71Y115        LUT6 (Prop_lut6_I4_O)        0.239    -0.293 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000    -0.293    u_tdc/u_merge_i_31_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.164 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          1.456     1.620    u_tdc/CoarseStamp_final11_in
    SLICE_X57Y115        LUT6 (Prop_lut6_I4_O)        0.105     1.725 r  u_tdc/u_merge_i_10/O
                         net (fo=1, routed)           0.000     1.725    u_tdc/u_merge/Coarse[2]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[2]/C
                         clock pessimism             -0.639     2.198    
                         clock uncertainty           -0.181     2.017    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.032     2.049    u_tdc/u_merge/Coarse_stored_reg[2]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.196ns  (logic 1.149ns (35.952%)  route 2.047ns (64.048%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( -1.533 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.394    -1.533    u_tdc/u_Coarse_2/clk
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.348    -1.185 r  u_tdc/u_Coarse_2/stored_reg[4]/Q
                         net (fo=1, routed)           0.653    -0.532    u_tdc/CoarseStamp_2[4]
    SLICE_X71Y115        LUT6 (Prop_lut6_I4_O)        0.239    -0.293 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000    -0.293    u_tdc/u_merge_i_31_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.164 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          1.394     1.558    u_tdc/CoarseStamp_final11_in
    SLICE_X58Y115        LUT5 (Prop_lut5_I3_O)        0.105     1.663 r  u_tdc/u_merge_i_12/O
                         net (fo=1, routed)           0.000     1.663    u_tdc/u_merge/Coarse[0]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[0]/C
                         clock pessimism             -0.639     2.196    
                         clock uncertainty           -0.181     2.015    
    SLICE_X58Y115        FDRE (Setup_fdre_C_D)        0.032     2.047    u_tdc/u_merge/Coarse_stored_reg[0]
  -------------------------------------------------------------------
                         required time                          2.047    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.195ns  (logic 1.149ns (35.962%)  route 2.046ns (64.038%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( -1.533 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.394    -1.533    u_tdc/u_Coarse_2/clk
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.348    -1.185 r  u_tdc/u_Coarse_2/stored_reg[4]/Q
                         net (fo=1, routed)           0.653    -0.532    u_tdc/CoarseStamp_2[4]
    SLICE_X71Y115        LUT6 (Prop_lut6_I4_O)        0.239    -0.293 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000    -0.293    u_tdc/u_merge_i_31_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.164 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          1.393     1.557    u_tdc/CoarseStamp_final11_in
    SLICE_X58Y115        LUT6 (Prop_lut6_I4_O)        0.105     1.662 r  u_tdc/u_merge_i_3/O
                         net (fo=1, routed)           0.000     1.662    u_tdc/u_merge/Coarse[9]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[9]/C
                         clock pessimism             -0.639     2.196    
                         clock uncertainty           -0.181     2.015    
    SLICE_X58Y115        FDRE (Setup_fdre_C_D)        0.033     2.048    u_tdc/u_merge/Coarse_stored_reg[9]
  -------------------------------------------------------------------
                         required time                          2.048    
                         arrival time                          -1.662    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.189ns  (logic 1.149ns (36.026%)  route 2.040ns (63.974%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( -1.533 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.394    -1.533    u_tdc/u_Coarse_2/clk
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.348    -1.185 r  u_tdc/u_Coarse_2/stored_reg[4]/Q
                         net (fo=1, routed)           0.653    -0.532    u_tdc/CoarseStamp_2[4]
    SLICE_X71Y115        LUT6 (Prop_lut6_I4_O)        0.239    -0.293 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000    -0.293    u_tdc/u_merge_i_31_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.164 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          1.388     1.552    u_tdc/CoarseStamp_final11_in
    SLICE_X58Y115        LUT6 (Prop_lut6_I4_O)        0.105     1.657 r  u_tdc/u_merge_i_1/O
                         net (fo=1, routed)           0.000     1.657    u_tdc/u_merge/Coarse[11]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[11]/C
                         clock pessimism             -0.639     2.196    
                         clock uncertainty           -0.181     2.015    
    SLICE_X58Y115        FDRE (Setup_fdre_C_D)        0.032     2.047    u_tdc/u_merge/Coarse_stored_reg[11]
  -------------------------------------------------------------------
                         required time                          2.047    
                         arrival time                          -1.657    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.183ns  (logic 1.149ns (36.098%)  route 2.034ns (63.902%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( -1.533 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.394    -1.533    u_tdc/u_Coarse_2/clk
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.348    -1.185 r  u_tdc/u_Coarse_2/stored_reg[4]/Q
                         net (fo=1, routed)           0.653    -0.532    u_tdc/CoarseStamp_2[4]
    SLICE_X71Y115        LUT6 (Prop_lut6_I4_O)        0.239    -0.293 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000    -0.293    u_tdc/u_merge_i_31_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.164 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          1.381     1.545    u_tdc/CoarseStamp_final11_in
    SLICE_X58Y115        LUT6 (Prop_lut6_I4_O)        0.105     1.650 r  u_tdc/u_merge_i_11/O
                         net (fo=1, routed)           0.000     1.650    u_tdc/u_merge/Coarse[1]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[1]/C
                         clock pessimism             -0.639     2.196    
                         clock uncertainty           -0.181     2.015    
    SLICE_X58Y115        FDRE (Setup_fdre_C_D)        0.030     2.045    u_tdc/u_merge/Coarse_stored_reg[1]
  -------------------------------------------------------------------
                         required time                          2.045    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.167ns  (logic 1.149ns (36.275%)  route 2.018ns (63.725%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 2.835 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( -1.533 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.394    -1.533    u_tdc/u_Coarse_2/clk
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.348    -1.185 r  u_tdc/u_Coarse_2/stored_reg[4]/Q
                         net (fo=1, routed)           0.653    -0.532    u_tdc/CoarseStamp_2[4]
    SLICE_X71Y115        LUT6 (Prop_lut6_I4_O)        0.239    -0.293 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000    -0.293    u_tdc/u_merge_i_31_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.164 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          1.366     1.530    u_tdc/CoarseStamp_final11_in
    SLICE_X59Y115        LUT6 (Prop_lut6_I4_O)        0.105     1.635 r  u_tdc/u_merge_i_9/O
                         net (fo=1, routed)           0.000     1.635    u_tdc/u_merge/Coarse[3]
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.293     2.835    u_tdc/u_merge/clk
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[3]/C
                         clock pessimism             -0.639     2.196    
                         clock uncertainty           -0.181     2.015    
    SLICE_X59Y115        FDRE (Setup_fdre_C_D)        0.032     2.047    u_tdc/u_merge/Coarse_stored_reg[3]
  -------------------------------------------------------------------
                         required time                          2.047    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.161ns  (logic 1.149ns (36.350%)  route 2.012ns (63.650%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( -1.533 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.394    -1.533    u_tdc/u_Coarse_2/clk
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.348    -1.185 r  u_tdc/u_Coarse_2/stored_reg[4]/Q
                         net (fo=1, routed)           0.653    -0.532    u_tdc/CoarseStamp_2[4]
    SLICE_X71Y115        LUT6 (Prop_lut6_I4_O)        0.239    -0.293 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000    -0.293    u_tdc/u_merge_i_31_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.164 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          1.359     1.523    u_tdc/CoarseStamp_final11_in
    SLICE_X56Y116        LUT6 (Prop_lut6_I4_O)        0.105     1.628 r  u_tdc/u_merge_i_5/O
                         net (fo=1, routed)           0.000     1.628    u_tdc/u_merge/Coarse[7]
    SLICE_X56Y116        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X56Y116        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[7]/C
                         clock pessimism             -0.639     2.198    
                         clock uncertainty           -0.181     2.017    
    SLICE_X56Y116        FDRE (Setup_fdre_C_D)        0.076     2.093    u_tdc/u_merge/Coarse_stored_reg[7]
  -------------------------------------------------------------------
                         required time                          2.093    
                         arrival time                          -1.628    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        3.059ns  (logic 1.149ns (37.564%)  route 1.910ns (62.436%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.627ns = ( -1.533 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     1.984 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     3.064    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.594    -4.529 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.522    -3.008    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.927 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.394    -1.533    u_tdc/u_Coarse_2/clk
    SLICE_X71Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.348    -1.185 r  u_tdc/u_Coarse_2/stored_reg[4]/Q
                         net (fo=1, routed)           0.653    -0.532    u_tdc/CoarseStamp_2[4]
    SLICE_X71Y115        LUT6 (Prop_lut6_I4_O)        0.239    -0.293 r  u_tdc/u_merge_i_31/O
                         net (fo=1, routed)           0.000    -0.293    u_tdc/u_merge_i_31_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.164 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          1.257     1.421    u_tdc/CoarseStamp_final11_in
    SLICE_X57Y115        LUT6 (Prop_lut6_I4_O)        0.105     1.526 r  u_tdc/u_merge_i_6/O
                         net (fo=1, routed)           0.000     1.526    u_tdc/u_merge/Coarse[6]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[6]/C
                         clock pessimism             -0.639     2.198    
                         clock uncertainty           -0.181     2.017    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.032     2.049    u_tdc/u_merge/Coarse_stored_reg[6]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                  0.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.594ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.130ns  (logic 0.369ns (32.665%)  route 0.761ns (67.335%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.562 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.573     0.562    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  u_tdc/u_Coarse_2/stored_reg[8]/Q
                         net (fo=1, routed)           0.152     0.878    u_tdc/CoarseStamp_2[8]
    SLICE_X71Y115        LUT6 (Prop_lut6_I2_O)        0.045     0.923 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.923    u_tdc/u_merge_i_30_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.038 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.609     1.647    u_tdc/CoarseStamp_final11_in
    SLICE_X56Y116        LUT6 (Prop_lut6_I4_O)        0.045     1.692 r  u_tdc/u_merge_i_4/O
                         net (fo=1, routed)           0.000     1.692    u_tdc/u_merge/Coarse[8]
    SLICE_X56Y116        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.849    -0.454    u_tdc/u_merge/clk
    SLICE_X56Y116        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[8]/C
                         clock pessimism              0.250    -0.204    
                         clock uncertainty            0.181    -0.023    
    SLICE_X56Y116        FDRE (Hold_fdre_C_D)         0.120     0.097    u_tdc/u_merge/Coarse_stored_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             1.623ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.129ns  (logic 0.369ns (32.679%)  route 0.760ns (67.321%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.562 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.573     0.562    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  u_tdc/u_Coarse_2/stored_reg[8]/Q
                         net (fo=1, routed)           0.152     0.878    u_tdc/CoarseStamp_2[8]
    SLICE_X71Y115        LUT6 (Prop_lut6_I2_O)        0.045     0.923 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.923    u_tdc/u_merge_i_30_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.038 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.609     1.646    u_tdc/CoarseStamp_final11_in
    SLICE_X59Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.691 r  u_tdc/u_merge_i_7/O
                         net (fo=1, routed)           0.000     1.691    u_tdc/u_merge/Coarse[5]
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    u_tdc/u_merge/clk
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[5]/C
                         clock pessimism              0.250    -0.205    
                         clock uncertainty            0.181    -0.024    
    SLICE_X59Y115        FDRE (Hold_fdre_C_D)         0.092     0.068    u_tdc/u_merge/Coarse_stored_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.637ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.146ns  (logic 0.369ns (32.212%)  route 0.777ns (67.788%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.562 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.573     0.562    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  u_tdc/u_Coarse_2/stored_reg[8]/Q
                         net (fo=1, routed)           0.152     0.878    u_tdc/CoarseStamp_2[8]
    SLICE_X71Y115        LUT6 (Prop_lut6_I2_O)        0.045     0.923 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.923    u_tdc/u_merge_i_30_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.038 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.625     1.663    u_tdc/CoarseStamp_final11_in
    SLICE_X57Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.708 r  u_tdc/u_merge_i_6/O
                         net (fo=1, routed)           0.000     1.708    u_tdc/u_merge/Coarse[6]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.850    -0.453    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[6]/C
                         clock pessimism              0.250    -0.203    
                         clock uncertainty            0.181    -0.022    
    SLICE_X57Y115        FDRE (Hold_fdre_C_D)         0.092     0.070    u_tdc/u_merge/Coarse_stored_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.651ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.188ns  (logic 0.369ns (31.069%)  route 0.819ns (68.931%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.562 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.573     0.562    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  u_tdc/u_Coarse_2/stored_reg[8]/Q
                         net (fo=1, routed)           0.152     0.878    u_tdc/CoarseStamp_2[8]
    SLICE_X71Y115        LUT6 (Prop_lut6_I2_O)        0.045     0.923 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.923    u_tdc/u_merge_i_30_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.038 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.667     1.705    u_tdc/CoarseStamp_final11_in
    SLICE_X56Y116        LUT6 (Prop_lut6_I4_O)        0.045     1.750 r  u_tdc/u_merge_i_5/O
                         net (fo=1, routed)           0.000     1.750    u_tdc/u_merge/Coarse[7]
    SLICE_X56Y116        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.849    -0.454    u_tdc/u_merge/clk
    SLICE_X56Y116        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[7]/C
                         clock pessimism              0.250    -0.204    
                         clock uncertainty            0.181    -0.023    
    SLICE_X56Y116        FDRE (Hold_fdre_C_D)         0.121     0.098    u_tdc/u_merge/Coarse_stored_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.191ns  (logic 0.369ns (30.978%)  route 0.822ns (69.022%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.562 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.573     0.562    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  u_tdc/u_Coarse_2/stored_reg[8]/Q
                         net (fo=1, routed)           0.152     0.878    u_tdc/CoarseStamp_2[8]
    SLICE_X71Y115        LUT6 (Prop_lut6_I2_O)        0.045     0.923 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.923    u_tdc/u_merge_i_30_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.038 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.671     1.708    u_tdc/CoarseStamp_final11_in
    SLICE_X59Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.753 r  u_tdc/u_merge_i_9/O
                         net (fo=1, routed)           0.000     1.753    u_tdc/u_merge/Coarse[3]
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    u_tdc/u_merge/clk
    SLICE_X59Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[3]/C
                         clock pessimism              0.250    -0.205    
                         clock uncertainty            0.181    -0.024    
    SLICE_X59Y115        FDRE (Hold_fdre_C_D)         0.092     0.068    u_tdc/u_merge/Coarse_stored_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.213ns  (logic 0.369ns (30.427%)  route 0.844ns (69.573%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.562 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.573     0.562    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  u_tdc/u_Coarse_2/stored_reg[8]/Q
                         net (fo=1, routed)           0.152     0.878    u_tdc/CoarseStamp_2[8]
    SLICE_X71Y115        LUT6 (Prop_lut6_I2_O)        0.045     0.923 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.923    u_tdc/u_merge_i_30_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.038 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.692     1.730    u_tdc/CoarseStamp_final11_in
    SLICE_X58Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.775 r  u_tdc/u_merge_i_11/O
                         net (fo=1, routed)           0.000     1.775    u_tdc/u_merge/Coarse[1]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[1]/C
                         clock pessimism              0.250    -0.205    
                         clock uncertainty            0.181    -0.024    
    SLICE_X58Y115        FDRE (Hold_fdre_C_D)         0.091     0.067    u_tdc/u_merge/Coarse_stored_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.217ns  (logic 0.369ns (30.327%)  route 0.848ns (69.673%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.562 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.573     0.562    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  u_tdc/u_Coarse_2/stored_reg[8]/Q
                         net (fo=1, routed)           0.152     0.878    u_tdc/CoarseStamp_2[8]
    SLICE_X71Y115        LUT6 (Prop_lut6_I2_O)        0.045     0.923 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.923    u_tdc/u_merge_i_30_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.038 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.696     1.734    u_tdc/CoarseStamp_final11_in
    SLICE_X58Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.779 r  u_tdc/u_merge_i_3/O
                         net (fo=1, routed)           0.000     1.779    u_tdc/u_merge/Coarse[9]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[9]/C
                         clock pessimism              0.250    -0.205    
                         clock uncertainty            0.181    -0.024    
    SLICE_X58Y115        FDRE (Hold_fdre_C_D)         0.092     0.068    u_tdc/u_merge/Coarse_stored_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.713ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.219ns  (logic 0.369ns (30.269%)  route 0.850ns (69.731%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.562 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.573     0.562    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  u_tdc/u_Coarse_2/stored_reg[8]/Q
                         net (fo=1, routed)           0.152     0.878    u_tdc/CoarseStamp_2[8]
    SLICE_X71Y115        LUT6 (Prop_lut6_I2_O)        0.045     0.923 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.923    u_tdc/u_merge_i_30_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.038 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.699     1.736    u_tdc/CoarseStamp_final11_in
    SLICE_X58Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  u_tdc/u_merge_i_1/O
                         net (fo=1, routed)           0.000     1.781    u_tdc/u_merge/Coarse[11]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[11]/C
                         clock pessimism              0.250    -0.205    
                         clock uncertainty            0.181    -0.024    
    SLICE_X58Y115        FDRE (Hold_fdre_C_D)         0.092     0.068    u_tdc/u_merge/Coarse_stored_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.714ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.221ns  (logic 0.369ns (30.229%)  route 0.852ns (69.771%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.562 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.573     0.562    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  u_tdc/u_Coarse_2/stored_reg[8]/Q
                         net (fo=1, routed)           0.152     0.878    u_tdc/CoarseStamp_2[8]
    SLICE_X71Y115        LUT6 (Prop_lut6_I2_O)        0.045     0.923 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.923    u_tdc/u_merge_i_30_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.038 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.700     1.738    u_tdc/CoarseStamp_final11_in
    SLICE_X58Y115        LUT5 (Prop_lut5_I3_O)        0.045     1.783 r  u_tdc/u_merge_i_12/O
                         net (fo=1, routed)           0.000     1.783    u_tdc/u_merge/Coarse[0]
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    u_tdc/u_merge/clk
    SLICE_X58Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[0]/C
                         clock pessimism              0.250    -0.205    
                         clock uncertainty            0.181    -0.024    
    SLICE_X58Y115        FDRE (Hold_fdre_C_D)         0.092     0.068    u_tdc/u_merge/Coarse_stored_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.722ns  (arrival time - required time)
  Source:                 u_tdc/u_Coarse_2/stored_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Destination:            u_tdc/u_merge/Coarse_stored_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.094ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns)
  Data Path Delay:        1.231ns  (logic 0.369ns (29.987%)  route 0.862ns (70.013%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.532ns = ( 0.562 - 1.094 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     1.480 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     1.920    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.503    -0.582 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -0.037    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.011 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.573     0.562    u_tdc/u_Coarse_2/clk
    SLICE_X72Y114        FDRE                                         r  u_tdc/u_Coarse_2/stored_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  u_tdc/u_Coarse_2/stored_reg[8]/Q
                         net (fo=1, routed)           0.152     0.878    u_tdc/CoarseStamp_2[8]
    SLICE_X71Y115        LUT6 (Prop_lut6_I2_O)        0.045     0.923 r  u_tdc/u_merge_i_30/O
                         net (fo=1, routed)           0.000     0.923    u_tdc/u_merge_i_30_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.038 r  u_tdc/u_merge_i_17/CO[3]
                         net (fo=12, routed)          0.710     1.748    u_tdc/CoarseStamp_final11_in
    SLICE_X57Y115        LUT6 (Prop_lut6_I4_O)        0.045     1.793 r  u_tdc/u_merge_i_10/O
                         net (fo=1, routed)           0.000     1.793    u_tdc/u_merge/Coarse[2]
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.850    -0.453    u_tdc/u_merge/clk
    SLICE_X57Y115        FDRE                                         r  u_tdc/u_merge/Coarse_stored_reg[2]/C
                         clock pessimism              0.250    -0.203    
                         clock uncertainty            0.181    -0.022    
    SLICE_X57Y115        FDRE (Hold_fdre_C_D)         0.092     0.070    u_tdc/u_merge/Coarse_stored_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  1.722    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :           14  Failing Endpoints,  Worst Slack       -1.407ns,  Total Violation      -18.778ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.484ns (36.874%)  route 0.829ns (63.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.461    -1.311    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
                         clock pessimism             -0.639    -2.185    
                         clock uncertainty           -0.181    -2.366    
    SLICE_X71Y112        FDRE (Setup_fdre_C_R)       -0.352    -2.718    u_tdc/u_Coarse_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                 -1.407    

Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.484ns (36.874%)  route 0.829ns (63.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.461    -1.311    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C
                         clock pessimism             -0.639    -2.185    
                         clock uncertainty           -0.181    -2.366    
    SLICE_X71Y112        FDRE (Setup_fdre_C_R)       -0.352    -2.718    u_tdc/u_Coarse_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                 -1.407    

Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.484ns (36.874%)  route 0.829ns (63.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.461    -1.311    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C
                         clock pessimism             -0.639    -2.185    
                         clock uncertainty           -0.181    -2.366    
    SLICE_X71Y112        FDRE (Setup_fdre_C_R)       -0.352    -2.718    u_tdc/u_Coarse_1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                 -1.407    

Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.484ns (36.874%)  route 0.829ns (63.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.461    -1.311    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C
                         clock pessimism             -0.639    -2.185    
                         clock uncertainty           -0.181    -2.366    
    SLICE_X71Y112        FDRE (Setup_fdre_C_R)       -0.352    -2.718    u_tdc/u_Coarse_1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                 -1.407    

Slack (VIOLATED) :        -1.400ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.484ns (37.016%)  route 0.824ns (62.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.544 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.456    -1.316    u_tdc/u_Coarse_1/iRst
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.289    -1.544    u_tdc/u_Coarse_1/clk
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C
                         clock pessimism             -0.639    -2.183    
                         clock uncertainty           -0.181    -2.364    
    SLICE_X73Y109        FDRE (Setup_fdre_C_R)       -0.352    -2.716    u_tdc/u_Coarse_1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                 -1.400    

Slack (VIOLATED) :        -1.400ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.484ns (37.016%)  route 0.824ns (62.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.544 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.456    -1.316    u_tdc/u_Coarse_1/iRst
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.289    -1.544    u_tdc/u_Coarse_1/clk
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
                         clock pessimism             -0.639    -2.183    
                         clock uncertainty           -0.181    -2.364    
    SLICE_X73Y109        FDRE (Setup_fdre_C_R)       -0.352    -2.716    u_tdc/u_Coarse_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                 -1.400    

Slack (VIOLATED) :        -1.400ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.484ns (37.016%)  route 0.824ns (62.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.544 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.456    -1.316    u_tdc/u_Coarse_1/iRst
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.289    -1.544    u_tdc/u_Coarse_1/clk
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C
                         clock pessimism             -0.639    -2.183    
                         clock uncertainty           -0.181    -2.364    
    SLICE_X73Y109        FDRE (Setup_fdre_C_R)       -0.352    -2.716    u_tdc/u_Coarse_1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                 -1.400    

Slack (VIOLATED) :        -1.321ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.484ns (39.455%)  route 0.743ns (60.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.375    -1.397    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C
                         clock pessimism             -0.639    -2.185    
                         clock uncertainty           -0.181    -2.366    
    SLICE_X71Y111        FDRE (Setup_fdre_C_R)       -0.352    -2.718    u_tdc/u_Coarse_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                 -1.321    

Slack (VIOLATED) :        -1.321ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.484ns (39.455%)  route 0.743ns (60.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.375    -1.397    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
                         clock pessimism             -0.639    -2.185    
                         clock uncertainty           -0.181    -2.366    
    SLICE_X71Y111        FDRE (Setup_fdre_C_R)       -0.352    -2.718    u_tdc/u_Coarse_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                 -1.321    

Slack (VIOLATED) :        -1.321ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.484ns (39.455%)  route 0.743ns (60.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.375    -1.397    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C
                         clock pessimism             -0.639    -2.185    
                         clock uncertainty           -0.181    -2.366    
    SLICE_X71Y111        FDRE (Setup_fdre_C_R)       -0.352    -2.718    u_tdc/u_Coarse_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                 -1.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.404ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.095%)  route 0.329ns (63.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.217     4.986    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C
                         clock pessimism              0.250     0.418    
                         clock uncertainty            0.181     0.599    
    SLICE_X71Y111        FDRE (Hold_fdre_C_R)        -0.018     0.581    u_tdc/u_Coarse_1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.095%)  route 0.329ns (63.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.217     4.986    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C
                         clock pessimism              0.250     0.418    
                         clock uncertainty            0.181     0.599    
    SLICE_X71Y111        FDRE (Hold_fdre_C_R)        -0.018     0.581    u_tdc/u_Coarse_1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.095%)  route 0.329ns (63.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.217     4.986    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C
                         clock pessimism              0.250     0.418    
                         clock uncertainty            0.181     0.599    
    SLICE_X71Y111        FDRE (Hold_fdre_C_R)        -0.018     0.581    u_tdc/u_Coarse_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.095%)  route 0.329ns (63.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.217     4.986    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C
                         clock pessimism              0.250     0.418    
                         clock uncertainty            0.181     0.599    
    SLICE_X71Y111        FDRE (Hold_fdre_C_R)        -0.018     0.581    u_tdc/u_Coarse_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.095%)  route 0.329ns (63.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.217     4.986    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C
                         clock pessimism              0.250     0.418    
                         clock uncertainty            0.181     0.599    
    SLICE_X71Y111        FDRE (Hold_fdre_C_R)        -0.018     0.581    u_tdc/u_Coarse_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.435ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.996%)  route 0.361ns (66.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.249     5.017    u_tdc/u_Coarse_1/iRst
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C
                         clock pessimism              0.250     0.419    
                         clock uncertainty            0.181     0.600    
    SLICE_X73Y109        FDRE (Hold_fdre_C_R)        -0.018     0.582    u_tdc/u_Coarse_1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           5.017    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.996%)  route 0.361ns (66.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.249     5.017    u_tdc/u_Coarse_1/iRst
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C
                         clock pessimism              0.250     0.419    
                         clock uncertainty            0.181     0.600    
    SLICE_X73Y109        FDRE (Hold_fdre_C_R)        -0.018     0.582    u_tdc/u_Coarse_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           5.017    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.996%)  route 0.361ns (66.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.249     5.017    u_tdc/u_Coarse_1/iRst
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C
                         clock pessimism              0.250     0.419    
                         clock uncertainty            0.181     0.600    
    SLICE_X73Y109        FDRE (Hold_fdre_C_R)        -0.018     0.582    u_tdc/u_Coarse_1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           5.017    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.180%)  route 0.358ns (65.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.166 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.246     5.014    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.844     0.166    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C
                         clock pessimism              0.250     0.416    
                         clock uncertainty            0.181     0.597    
    SLICE_X71Y112        FDRE (Hold_fdre_C_R)        -0.018     0.579    u_tdc/u_Coarse_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           5.014    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             clk_out3_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.180%)  route 0.358ns (65.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.166 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.246     5.014    u_tdc/u_Coarse_1/iRst
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.844     0.166    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C
                         clock pessimism              0.250     0.416    
                         clock uncertainty            0.181     0.597    
    SLICE_X71Y112        FDRE (Hold_fdre_C_R)        -0.018     0.579    u_tdc/u_Coarse_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           5.014    
  -------------------------------------------------------------------
                         slack                                  4.435    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :           14  Failing Endpoints,  Worst Slack       -0.956ns,  Total Violation      -12.823ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.484ns (36.335%)  route 0.848ns (63.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.075 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.480    -1.292    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289    -1.075    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
                         clock pessimism             -0.639    -1.714    
                         clock uncertainty           -0.181    -1.895    
    SLICE_X73Y108        FDRE (Setup_fdre_C_R)       -0.352    -2.247    u_tdc/u_Coarse_2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.484ns (36.335%)  route 0.848ns (63.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.075 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.480    -1.292    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289    -1.075    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism             -0.639    -1.714    
                         clock uncertainty           -0.181    -1.895    
    SLICE_X73Y108        FDRE (Setup_fdre_C_R)       -0.352    -2.247    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.484ns (36.335%)  route 0.848ns (63.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.075 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.480    -1.292    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289    -1.075    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism             -0.639    -1.714    
                         clock uncertainty           -0.181    -1.895    
    SLICE_X73Y108        FDRE (Setup_fdre_C_R)       -0.352    -2.247    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.484ns (36.335%)  route 0.848ns (63.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.075 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.480    -1.292    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289    -1.075    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism             -0.639    -1.714    
                         clock uncertainty           -0.181    -1.895    
    SLICE_X73Y108        FDRE (Setup_fdre_C_R)       -0.352    -2.247    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.484ns (36.335%)  route 0.848ns (63.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.075 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.480    -1.292    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289    -1.075    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism             -0.639    -1.714    
                         clock uncertainty           -0.181    -1.895    
    SLICE_X73Y108        FDRE (Setup_fdre_C_R)       -0.352    -2.247    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.484ns (36.335%)  route 0.848ns (63.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.075 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.480    -1.292    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289    -1.075    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
                         clock pessimism             -0.639    -1.714    
                         clock uncertainty           -0.181    -1.895    
    SLICE_X73Y108        FDRE (Setup_fdre_C_R)       -0.352    -2.247    u_tdc/u_Coarse_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.484ns (36.335%)  route 0.848ns (63.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.075 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.480    -1.292    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289    -1.075    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C
                         clock pessimism             -0.639    -1.714    
                         clock uncertainty           -0.181    -1.895    
    SLICE_X73Y108        FDRE (Setup_fdre_C_R)       -0.352    -2.247    u_tdc/u_Coarse_2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.484ns (36.335%)  route 0.848ns (63.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.075 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.480    -1.292    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289    -1.075    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/C
                         clock pessimism             -0.639    -1.714    
                         clock uncertainty           -0.181    -1.895    
    SLICE_X73Y108        FDRE (Setup_fdre_C_R)       -0.352    -2.247    u_tdc/u_Coarse_2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                 -0.956    

Slack (VIOLATED) :        -0.923ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.484ns (39.455%)  route 0.743ns (60.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.077 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.375    -1.397    u_tdc/u_Coarse_2/iRst
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.287    -1.077    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
                         clock pessimism             -0.639    -1.716    
                         clock uncertainty           -0.181    -1.897    
    SLICE_X70Y111        FDRE (Setup_fdre_C_R)       -0.423    -2.320    u_tdc/u_Coarse_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                 -0.923    

Slack (VIOLATED) :        -0.923ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.484ns (39.455%)  route 0.743ns (60.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.077 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 r  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.375    -1.397    u_tdc/u_Coarse_2/iRst
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.287    -1.077    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
                         clock pessimism             -0.639    -1.716    
                         clock uncertainty           -0.181    -1.897    
    SLICE_X70Y111        FDRE (Setup_fdre_C_R)       -0.423    -2.320    u_tdc/u_Coarse_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                 -0.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.909ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.095%)  route 0.329ns (63.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.217     4.986    u_tdc/u_Coarse_2/iRst
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C
                         clock pessimism              0.250     0.887    
                         clock uncertainty            0.181     1.068    
    SLICE_X70Y111        FDRE (Hold_fdre_C_R)         0.009     1.077    u_tdc/u_Coarse_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.909ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.095%)  route 0.329ns (63.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.217     4.986    u_tdc/u_Coarse_2/iRst
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C
                         clock pessimism              0.250     0.887    
                         clock uncertainty            0.181     1.068    
    SLICE_X70Y111        FDRE (Hold_fdre_C_R)         0.009     1.077    u_tdc/u_Coarse_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.909ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.095%)  route 0.329ns (63.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.217     4.986    u_tdc/u_Coarse_2/iRst
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C
                         clock pessimism              0.250     0.887    
                         clock uncertainty            0.181     1.068    
    SLICE_X70Y111        FDRE (Hold_fdre_C_R)         0.009     1.077    u_tdc/u_Coarse_2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.909ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.095%)  route 0.329ns (63.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.217     4.986    u_tdc/u_Coarse_2/iRst
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C
                         clock pessimism              0.250     0.887    
                         clock uncertainty            0.181     1.068    
    SLICE_X70Y111        FDRE (Hold_fdre_C_R)         0.009     1.077    u_tdc/u_Coarse_2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.985ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.884%)  route 0.380ns (67.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.267     5.036    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C
                         clock pessimism              0.250     0.888    
                         clock uncertainty            0.181     1.069    
    SLICE_X73Y108        FDRE (Hold_fdre_C_R)        -0.018     1.051    u_tdc/u_Coarse_2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.985ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.884%)  route 0.380ns (67.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.267     5.036    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C
                         clock pessimism              0.250     0.888    
                         clock uncertainty            0.181     1.069    
    SLICE_X73Y108        FDRE (Hold_fdre_C_R)        -0.018     1.051    u_tdc/u_Coarse_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.985ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.884%)  route 0.380ns (67.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.267     5.036    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C
                         clock pessimism              0.250     0.888    
                         clock uncertainty            0.181     1.069    
    SLICE_X73Y108        FDRE (Hold_fdre_C_R)        -0.018     1.051    u_tdc/u_Coarse_2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.985ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.884%)  route 0.380ns (67.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.267     5.036    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C
                         clock pessimism              0.250     0.888    
                         clock uncertainty            0.181     1.069    
    SLICE_X73Y108        FDRE (Hold_fdre_C_R)        -0.018     1.051    u_tdc/u_Coarse_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.985ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.884%)  route 0.380ns (67.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.267     5.036    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C
                         clock pessimism              0.250     0.888    
                         clock uncertainty            0.181     1.069    
    SLICE_X73Y108        FDRE (Hold_fdre_C_R)        -0.018     1.051    u_tdc/u_Coarse_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.985ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             clk_out4_block_clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.884%)  route 0.380ns (67.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 r  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 r  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.267     5.036    u_tdc/u_Coarse_2/iRst
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C
                         clock pessimism              0.250     0.888    
                         clock uncertainty            0.181     1.069    
    SLICE_X73Y108        FDRE (Hold_fdre_C_R)        -0.018     1.051    u_tdc/u_Coarse_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  3.985    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StartFlipFlops[170].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.484ns (13.625%)  route 3.068ns (86.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( 2.829 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         2.700     0.929    u_tdc/u_FineDelay/iRst
    SLICE_X47Y124        FDCE                                         f  u_tdc/u_FineDelay/StartFlipFlops[170].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.287     2.829    u_tdc/u_FineDelay/clk
    SLICE_X47Y124        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[170].Startff/C
                         clock pessimism             -0.497     2.332    
                         clock uncertainty           -0.061     2.271    
    SLICE_X47Y124        FDCE (Recov_fdce_C_CLR)     -0.331     1.940    u_tdc/u_FineDelay/StartFlipFlops[170].Startff
  -------------------------------------------------------------------
                         required time                          1.940    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StartFlipFlops[173].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.484ns (13.625%)  route 3.068ns (86.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( 2.829 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         2.700     0.929    u_tdc/u_FineDelay/iRst
    SLICE_X47Y124        FDCE                                         f  u_tdc/u_FineDelay/StartFlipFlops[173].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.287     2.829    u_tdc/u_FineDelay/clk
    SLICE_X47Y124        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[173].Startff/C
                         clock pessimism             -0.497     2.332    
                         clock uncertainty           -0.061     2.271    
    SLICE_X47Y124        FDCE (Recov_fdce_C_CLR)     -0.331     1.940    u_tdc/u_FineDelay/StartFlipFlops[173].Startff
  -------------------------------------------------------------------
                         required time                          1.940    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StartFlipFlops[174].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.484ns (13.625%)  route 3.068ns (86.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( 2.829 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         2.700     0.929    u_tdc/u_FineDelay/iRst
    SLICE_X47Y124        FDCE                                         f  u_tdc/u_FineDelay/StartFlipFlops[174].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.287     2.829    u_tdc/u_FineDelay/clk
    SLICE_X47Y124        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[174].Startff/C
                         clock pessimism             -0.497     2.332    
                         clock uncertainty           -0.061     2.271    
    SLICE_X47Y124        FDCE (Recov_fdce_C_CLR)     -0.331     1.940    u_tdc/u_FineDelay/StartFlipFlops[174].Startff
  -------------------------------------------------------------------
                         required time                          1.940    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StartFlipFlops[154].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.484ns (13.597%)  route 3.076ns (86.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.163ns = ( 2.837 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         2.708     0.936    u_tdc/u_FineDelay/iRst
    SLICE_X49Y117        FDCE                                         f  u_tdc/u_FineDelay/StartFlipFlops[154].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.295     2.837    u_tdc/u_FineDelay/clk
    SLICE_X49Y117        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[154].Startff/C
                         clock pessimism             -0.497     2.340    
                         clock uncertainty           -0.061     2.279    
    SLICE_X49Y117        FDCE (Recov_fdce_C_CLR)     -0.331     1.948    u_tdc/u_FineDelay/StartFlipFlops[154].Startff
  -------------------------------------------------------------------
                         required time                          1.948    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StartFlipFlops[136].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.484ns (13.805%)  route 3.022ns (86.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 2.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         2.654     0.882    u_tdc/u_FineDelay/iRst
    SLICE_X47Y113        FDCE                                         f  u_tdc/u_FineDelay/StartFlipFlops[136].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.298     2.840    u_tdc/u_FineDelay/clk
    SLICE_X47Y113        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[136].Startff/C
                         clock pessimism             -0.497     2.343    
                         clock uncertainty           -0.061     2.282    
    SLICE_X47Y113        FDCE (Recov_fdce_C_CLR)     -0.331     1.951    u_tdc/u_FineDelay/StartFlipFlops[136].Startff
  -------------------------------------------------------------------
                         required time                          1.951    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StartFlipFlops[35].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.484ns (13.805%)  route 3.022ns (86.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 2.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         2.654     0.882    u_tdc/u_FineDelay/iRst
    SLICE_X47Y113        FDCE                                         f  u_tdc/u_FineDelay/StartFlipFlops[35].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.298     2.840    u_tdc/u_FineDelay/clk
    SLICE_X47Y113        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[35].Startff/C
                         clock pessimism             -0.497     2.343    
                         clock uncertainty           -0.061     2.282    
    SLICE_X47Y113        FDCE (Recov_fdce_C_CLR)     -0.331     1.951    u_tdc/u_FineDelay/StartFlipFlops[35].Startff
  -------------------------------------------------------------------
                         required time                          1.951    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StartFlipFlops[80].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.484ns (13.805%)  route 3.022ns (86.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 2.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         2.654     0.882    u_tdc/u_FineDelay/iRst
    SLICE_X47Y113        FDCE                                         f  u_tdc/u_FineDelay/StartFlipFlops[80].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.298     2.840    u_tdc/u_FineDelay/clk
    SLICE_X47Y113        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[80].Startff/C
                         clock pessimism             -0.497     2.343    
                         clock uncertainty           -0.061     2.282    
    SLICE_X47Y113        FDCE (Recov_fdce_C_CLR)     -0.331     1.951    u_tdc/u_FineDelay/StartFlipFlops[80].Startff
  -------------------------------------------------------------------
                         required time                          1.951    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StartFlipFlops[82].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.484ns (13.805%)  route 3.022ns (86.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 2.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         2.654     0.882    u_tdc/u_FineDelay/iRst
    SLICE_X47Y113        FDCE                                         f  u_tdc/u_FineDelay/StartFlipFlops[82].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.298     2.840    u_tdc/u_FineDelay/clk
    SLICE_X47Y113        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[82].Startff/C
                         clock pessimism             -0.497     2.343    
                         clock uncertainty           -0.061     2.282    
    SLICE_X47Y113        FDCE (Recov_fdce_C_CLR)     -0.331     1.951    u_tdc/u_FineDelay/StartFlipFlops[82].Startff
  -------------------------------------------------------------------
                         required time                          1.951    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StartFlipFlops[140].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.484ns (13.805%)  route 3.022ns (86.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 2.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         2.654     0.882    u_tdc/u_FineDelay/iRst
    SLICE_X46Y113        FDCE                                         f  u_tdc/u_FineDelay/StartFlipFlops[140].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.298     2.840    u_tdc/u_FineDelay/clk
    SLICE_X46Y113        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[140].Startff/C
                         clock pessimism             -0.497     2.343    
                         clock uncertainty           -0.061     2.282    
    SLICE_X46Y113        FDCE (Recov_fdce_C_CLR)     -0.258     2.024    u_tdc/u_FineDelay/StartFlipFlops[140].Startff
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StartFlipFlops[81].Startff/CLR
                            (recovery check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.484ns (13.805%)  route 3.022ns (86.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 2.840 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         2.654     0.882    u_tdc/u_FineDelay/iRst
    SLICE_X46Y113        FDCE                                         f  u_tdc/u_FineDelay/StartFlipFlops[81].Startff/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     6.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     0.016 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     1.465    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.542 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.298     2.840    u_tdc/u_FineDelay/clk
    SLICE_X46Y113        FDCE                                         r  u_tdc/u_FineDelay/StartFlipFlops[81].Startff/C
                         clock pessimism             -0.497     2.343    
                         clock uncertainty           -0.061     2.282    
    SLICE_X46Y113        FDCE (Recov_fdce_C_CLR)     -0.258     2.024    u_tdc/u_FineDelay/StartFlipFlops[81].Startff
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  1.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/FFDelayStart_2/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.017%)  route 0.203ns (58.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575    -0.530    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.203    -0.186    u_tdc/done
    SLICE_X75Y111        FDCE                                         f  u_tdc/FFDelayStart_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.843    -0.460    u_tdc/clk0
    SLICE_X75Y111        FDCE                                         r  u_tdc/FFDelayStart_2/C
                         clock pessimism             -0.036    -0.496    
    SLICE_X75Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    u_tdc/FFDelayStart_2
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StopFlipFlops[112].StopFF/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.424%)  route 0.388ns (67.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575    -0.530    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112    -0.276    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045    -0.231 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.275     0.044    u_tdc/u_FineDelay/iRst
    SLICE_X62Y111        FDCE                                         f  u_tdc/u_FineDelay/StopFlipFlops[112].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.850    -0.453    u_tdc/u_FineDelay/clk
    SLICE_X62Y111        FDCE                                         r  u_tdc/u_FineDelay/StopFlipFlops[112].StopFF/C
                         clock pessimism             -0.036    -0.489    
    SLICE_X62Y111        FDCE (Remov_fdce_C_CLR)     -0.067    -0.556    u_tdc/u_FineDelay/StopFlipFlops[112].StopFF
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StopFlipFlops[85].StopFF/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.424%)  route 0.388ns (67.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575    -0.530    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112    -0.276    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045    -0.231 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.275     0.044    u_tdc/u_FineDelay/iRst
    SLICE_X62Y111        FDCE                                         f  u_tdc/u_FineDelay/StopFlipFlops[85].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.850    -0.453    u_tdc/u_FineDelay/clk
    SLICE_X62Y111        FDCE                                         r  u_tdc/u_FineDelay/StopFlipFlops[85].StopFF/C
                         clock pessimism             -0.036    -0.489    
    SLICE_X62Y111        FDCE (Remov_fdce_C_CLR)     -0.067    -0.556    u_tdc/u_FineDelay/StopFlipFlops[85].StopFF
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StopFlipFlops[114].StopFF/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.424%)  route 0.388ns (67.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575    -0.530    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112    -0.276    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045    -0.231 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.275     0.044    u_tdc/u_FineDelay/iRst
    SLICE_X63Y111        FDCE                                         f  u_tdc/u_FineDelay/StopFlipFlops[114].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.850    -0.453    u_tdc/u_FineDelay/clk
    SLICE_X63Y111        FDCE                                         r  u_tdc/u_FineDelay/StopFlipFlops[114].StopFF/C
                         clock pessimism             -0.036    -0.489    
    SLICE_X63Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    u_tdc/u_FineDelay/StopFlipFlops[114].StopFF
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StopFlipFlops[119].StopFF/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.424%)  route 0.388ns (67.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575    -0.530    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112    -0.276    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045    -0.231 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.275     0.044    u_tdc/u_FineDelay/iRst
    SLICE_X63Y111        FDCE                                         f  u_tdc/u_FineDelay/StopFlipFlops[119].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.850    -0.453    u_tdc/u_FineDelay/clk
    SLICE_X63Y111        FDCE                                         r  u_tdc/u_FineDelay/StopFlipFlops[119].StopFF/C
                         clock pessimism             -0.036    -0.489    
    SLICE_X63Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    u_tdc/u_FineDelay/StopFlipFlops[119].StopFF
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StopFlipFlops[128].StopFF/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.424%)  route 0.388ns (67.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575    -0.530    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112    -0.276    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045    -0.231 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.275     0.044    u_tdc/u_FineDelay/iRst
    SLICE_X63Y111        FDCE                                         f  u_tdc/u_FineDelay/StopFlipFlops[128].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.850    -0.453    u_tdc/u_FineDelay/clk
    SLICE_X63Y111        FDCE                                         r  u_tdc/u_FineDelay/StopFlipFlops[128].StopFF/C
                         clock pessimism             -0.036    -0.489    
    SLICE_X63Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    u_tdc/u_FineDelay/StopFlipFlops[128].StopFF
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StopFlipFlops[145].StopFF/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.293%)  route 0.408ns (68.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575    -0.530    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112    -0.276    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045    -0.231 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.296     0.065    u_tdc/u_FineDelay/iRst
    SLICE_X68Y113        FDCE                                         f  u_tdc/u_FineDelay/StopFlipFlops[145].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.844    -0.459    u_tdc/u_FineDelay/clk
    SLICE_X68Y113        FDCE                                         r  u_tdc/u_FineDelay/StopFlipFlops[145].StopFF/C
                         clock pessimism             -0.036    -0.495    
    SLICE_X68Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.562    u_tdc/u_FineDelay/StopFlipFlops[145].StopFF
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StopFlipFlops[161].StopFF/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.293%)  route 0.408ns (68.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575    -0.530    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112    -0.276    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045    -0.231 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.296     0.065    u_tdc/u_FineDelay/iRst
    SLICE_X68Y113        FDCE                                         f  u_tdc/u_FineDelay/StopFlipFlops[161].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.844    -0.459    u_tdc/u_FineDelay/clk
    SLICE_X68Y113        FDCE                                         r  u_tdc/u_FineDelay/StopFlipFlops[161].StopFF/C
                         clock pessimism             -0.036    -0.495    
    SLICE_X68Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.562    u_tdc/u_FineDelay/StopFlipFlops[161].StopFF
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StopFlipFlops[162].StopFF/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.293%)  route 0.408ns (68.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575    -0.530    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112    -0.276    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045    -0.231 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.296     0.065    u_tdc/u_FineDelay/iRst
    SLICE_X68Y113        FDCE                                         f  u_tdc/u_FineDelay/StopFlipFlops[162].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.844    -0.459    u_tdc/u_FineDelay/clk
    SLICE_X68Y113        FDCE                                         r  u_tdc/u_FineDelay/StopFlipFlops[162].StopFF/C
                         clock pessimism             -0.036    -0.495    
    SLICE_X68Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.562    u_tdc/u_FineDelay/StopFlipFlops[162].StopFF
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_FineDelay/StopFlipFlops[148].StopFF/CLR
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.293%)  route 0.408ns (68.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575    -0.530    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112    -0.276    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045    -0.231 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.296     0.065    u_tdc/u_FineDelay/iRst
    SLICE_X69Y113        FDCE                                         f  u_tdc/u_FineDelay/StopFlipFlops[148].StopFF/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.844    -0.459    u_tdc/u_FineDelay/clk
    SLICE_X69Y113        FDCE                                         r  u_tdc/u_FineDelay/StopFlipFlops[148].StopFF/C
                         clock pessimism             -0.036    -0.495    
    SLICE_X69Y113        FDCE (Remov_fdce_C_CLR)     -0.092    -0.587    u_tdc/u_FineDelay/StopFlipFlops[148].StopFF
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.651    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.198ns,  Total Violation       -2.396ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.484ns (40.377%)  route 0.715ns (59.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( -1.545 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.347    -1.425    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X72Y110        FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.288    -1.545    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                         clock pessimism             -0.639    -2.184    
                         clock uncertainty           -0.181    -2.365    
    SLICE_X72Y110        FDCE (Recov_fdce_C_CLR)     -0.258    -2.623    u_tdc/u_EdgeDetector_1/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                 -1.198    

Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
                            (recovery check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.484ns (40.377%)  route 0.715ns (59.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( -1.545 - 0.625 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.347    -1.425    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X72Y110        FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.288    -1.545    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism             -0.639    -2.184    
                         clock uncertainty           -0.181    -2.365    
    SLICE_X72Y110        FDCE (Recov_fdce_C_CLR)     -0.258    -2.623    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                 -1.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.432ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.631%)  route 0.308ns (62.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.196     4.965    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X72Y110        FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C
                         clock pessimism              0.250     0.418    
                         clock uncertainty            0.181     0.599    
    SLICE_X72Y110        FDCE (Remov_fdce_C_CLR)     -0.067     0.532    u_tdc/u_EdgeDetector_1/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           4.965    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.432ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.375ns  (clk_out3_block_clock_clk_wiz_0_0 rise@0.625ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.631%)  route 0.308ns (62.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.196     4.965    u_tdc/u_EdgeDetector_1/iRst
    SLICE_X72Y110        FDCE                                         f  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd1/C
                         clock pessimism              0.250     0.418    
                         clock uncertainty            0.181     0.599    
    SLICE_X72Y110        FDCE (Remov_fdce_C_CLR)     -0.067     0.532    u_tdc/u_EdgeDetector_1/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           4.965    
  -------------------------------------------------------------------
                         slack                                  4.432    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.944ns,  Total Violation       -1.888ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.944ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
                            (recovery check against rising-edge clock clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.484ns (36.116%)  route 0.856ns (63.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( -1.076 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.488    -1.283    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X71Y110        FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.288    -1.076    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism             -0.639    -1.715    
                         clock uncertainty           -0.181    -1.896    
    SLICE_X71Y110        FDCE (Recov_fdce_C_CLR)     -0.331    -2.227    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                 -0.944    

Slack (VIOLATED) :        -0.944ns  (required time - arrival time)
  Source:                 rst_tdc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
                            (recovery check against rising-edge clock clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.094ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.484ns (36.116%)  route 0.856ns (63.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( -1.076 - 1.094 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.397    -2.624    clk
    SLICE_X73Y111        FDRE                                         r  rst_tdc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.379    -2.245 f  rst_tdc_reg/Q
                         net (fo=2, routed)           0.368    -1.877    u_tdc/iRst
    SLICE_X72Y111        LUT3 (Prop_lut3_I0_O)        0.105    -1.772 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.488    -1.283    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X71Y110        FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.288    -1.076    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism             -0.639    -1.715    
                         clock uncertainty           -0.181    -1.896    
    SLICE_X71Y110        FDCE (Recov_fdce_C_CLR)     -0.331    -2.227    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                 -0.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.063ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
                            (removal check against rising-edge clock clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.705%)  route 0.383ns (67.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.270     5.039    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X71Y110        FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C
                         clock pessimism              0.250     0.887    
                         clock uncertainty            0.181     1.068    
    SLICE_X71Y110        FDCE (Remov_fdce_C_CLR)     -0.092     0.976    u_tdc/u_EdgeDetector_2/edge_detector_ffd0
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           5.039    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (arrival time - required time)
  Source:                 u_tdc/u_merge/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
                            (removal check against rising-edge clock clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_out4_block_clock_clk_wiz_0_0 rise@1.094ns - clk_out2_block_clock_clk_wiz_0_0 rise@5.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.705%)  route 0.383ns (67.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 4.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     5.386 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     5.826    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503     3.324 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     3.870    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.896 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.575     4.470    u_tdc/u_merge/clk
    SLICE_X73Y111        FDRE                                         r  u_tdc/u_merge/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     4.611 f  u_tdc/u_merge/r_done_reg/Q
                         net (fo=9, routed)           0.112     4.724    u_tdc/done
    SLICE_X72Y111        LUT3 (Prop_lut3_I1_O)        0.045     4.769 f  u_tdc/u_enabler_i_1/O
                         net (fo=958, routed)         0.270     5.039    u_tdc/u_EdgeDetector_2/iRst
    SLICE_X71Y110        FDCE                                         f  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd1/C
                         clock pessimism              0.250     0.887    
                         clock uncertainty            0.181     1.068    
    SLICE_X71Y110        FDCE (Remov_fdce_C_CLR)     -0.092     0.976    u_tdc/u_EdgeDetector_2/edge_detector_ffd1
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           5.039    
  -------------------------------------------------------------------
                         slack                                  4.063    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.669ns  (logic 2.882ns (43.222%)  route 3.786ns (56.778%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE                         0.000     0.000 r  u_uart/o_Tx_Serial_reg/C
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  u_uart/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           3.786     4.184    TX_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.484     6.669 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     6.669    TX
    U19                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            uart_send_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.475ns  (logic 0.901ns (36.398%)  route 1.574ns (63.602%))
  Logic Levels:           2  (FIFO36E1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X3Y21         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.783     0.783 f  u_memory/u_FIFO36E1/EMPTY
                         net (fo=2, routed)           1.178     1.961    u_memory/mem_empty
    SLICE_X56Y106        LUT5 (Prop_lut5_I1_O)        0.118     2.079 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           0.397     2.475    uart_send0
    SLICE_X57Y107        FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart/r_Tx_Data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/o_Tx_Serial_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.131ns  (logic 0.643ns (30.179%)  route 1.488ns (69.821%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE                         0.000     0.000 r  u_uart/r_Tx_Data_reg[0]/C
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u_uart/r_Tx_Data_reg[0]/Q
                         net (fo=1, routed)           0.997     1.430    u_uart/r_Tx_Data[0]
    SLICE_X57Y106        LUT6 (Prop_lut6_I5_O)        0.105     1.535 r  u_uart/o_Tx_Serial_i_3/O
                         net (fo=1, routed)           0.491     2.026    u_uart/o_Tx_Serial_i_3_n_0
    SLICE_X56Y105        LUT5 (Prop_lut5_I2_O)        0.105     2.131 r  u_uart/o_Tx_Serial_i_1/O
                         net (fo=1, routed)           0.000     2.131    u_uart/o_Tx_Serial_i_1_n_0
    SLICE_X56Y105        FDRE                                         r  u_uart/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.038ns  (logic 0.657ns (32.230%)  route 1.381ns (67.770%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE                         0.000     0.000 r  read_counts_reg[1]/C
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  read_counts_reg[1]/Q
                         net (fo=6, routed)           0.692     1.125    read_counts_reg_n_0_[1]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.105     1.230 r  read_counts[10]_i_3/O
                         net (fo=5, routed)           0.689     1.919    read_counts[10]_i_3_n_0
    SLICE_X50Y105        LUT3 (Prop_lut3_I0_O)        0.119     2.038 r  read_counts[7]_i_1/O
                         net (fo=1, routed)           0.000     2.038    p_0_in__1[7]
    SLICE_X50Y105        FDRE                                         r  read_counts_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.031ns  (logic 0.657ns (32.354%)  route 1.374ns (67.646%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE                         0.000     0.000 r  read_counts_reg[1]/C
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  read_counts_reg[1]/Q
                         net (fo=6, routed)           0.692     1.125    read_counts_reg_n_0_[1]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.105     1.230 r  read_counts[10]_i_3/O
                         net (fo=5, routed)           0.681     1.912    read_counts[10]_i_3_n_0
    SLICE_X50Y105        LUT5 (Prop_lut5_I1_O)        0.119     2.031 r  read_counts[9]_i_1/O
                         net (fo=1, routed)           0.000     2.031    p_0_in__1[9]
    SLICE_X50Y105        FDRE                                         r  read_counts_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.024ns  (logic 0.643ns (31.761%)  route 1.381ns (68.239%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE                         0.000     0.000 r  read_counts_reg[1]/C
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  read_counts_reg[1]/Q
                         net (fo=6, routed)           0.692     1.125    read_counts_reg_n_0_[1]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.105     1.230 r  read_counts[10]_i_3/O
                         net (fo=5, routed)           0.689     1.919    read_counts[10]_i_3_n_0
    SLICE_X50Y105        LUT2 (Prop_lut2_I0_O)        0.105     2.024 r  read_counts[6]_i_1/O
                         net (fo=1, routed)           0.000     2.024    p_0_in__1[6]
    SLICE_X50Y105        FDRE                                         r  read_counts_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.017ns  (logic 0.643ns (31.885%)  route 1.374ns (68.115%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE                         0.000     0.000 r  read_counts_reg[1]/C
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  read_counts_reg[1]/Q
                         net (fo=6, routed)           0.692     1.125    read_counts_reg_n_0_[1]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.105     1.230 r  read_counts[10]_i_3/O
                         net (fo=5, routed)           0.681     1.912    read_counts[10]_i_3_n_0
    SLICE_X50Y105        LUT4 (Prop_lut4_I1_O)        0.105     2.017 r  read_counts[8]_i_1/O
                         net (fo=1, routed)           0.000     2.017    p_0_in__1[8]
    SLICE_X50Y105        FDRE                                         r  read_counts_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            u_uart/r_Tx_Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.956ns  (logic 0.839ns (42.900%)  route 1.117ns (57.100%))
  Logic Levels:           2  (FIFO36E1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X3Y21         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[0])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[0]
                         net (fo=1, routed)           1.117     1.851    u_memory/mem_output[0]
    SLICE_X62Y106        LUT6 (Prop_lut6_I1_O)        0.105     1.956 r  u_memory/uart_buffer_inferred_i_8/O
                         net (fo=1, routed)           0.000     1.956    u_uart/D[0]
    SLICE_X62Y106        FDRE                                         r  u_uart/r_Tx_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            u_uart/r_Tx_Data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.918ns  (logic 0.839ns (43.735%)  route 1.079ns (56.265%))
  Logic Levels:           2  (FIFO36E1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X3Y21         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[11])
                                                      0.734     0.734 r  u_memory/u_FIFO36E1/DO[11]
                         net (fo=1, routed)           1.079     1.813    u_memory/mem_output[11]
    SLICE_X63Y107        LUT6 (Prop_lut6_I0_O)        0.105     1.918 r  u_memory/uart_buffer_inferred_i_5/O
                         net (fo=1, routed)           0.000     1.918    u_uart/D[3]
    SLICE_X63Y107        FDRE                                         r  u_uart/r_Tx_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.870ns  (logic 0.643ns (34.377%)  route 1.227ns (65.623%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE                         0.000     0.000 r  read_counts_reg[1]/C
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  read_counts_reg[1]/Q
                         net (fo=6, routed)           0.692     1.125    read_counts_reg_n_0_[1]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.105     1.230 r  read_counts[10]_i_3/O
                         net (fo=5, routed)           0.535     1.765    read_counts[10]_i_3_n_0
    SLICE_X50Y105        LUT6 (Prop_lut6_I2_O)        0.105     1.870 r  read_counts[10]_i_2/O
                         net (fo=1, routed)           0.000     1.870    p_0_in__1[10]
    SLICE_X50Y105        FDRE                                         r  read_counts_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDRE                         0.000     0.000 r  uart_send_reg/C
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_send_reg/Q
                         net (fo=2, routed)           0.097     0.238    u_uart/uart_send
    SLICE_X56Y107        LUT6 (Prop_lut6_I0_O)        0.045     0.283 r  u_uart/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    u_uart/r_SM_Main__0[0]
    SLICE_X56Y107        FDRE                                         r  u_uart/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.465%)  route 0.122ns (39.535%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE                         0.000     0.000 r  starting_delay_counter_reg[0]/C
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  starting_delay_counter_reg[0]/Q
                         net (fo=7, routed)           0.122     0.263    starting_delay_counter_reg[0]
    SLICE_X56Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.308 r  mem_rst_i_1/O
                         net (fo=1, routed)           0.000     0.308    mem_rst_i_1_n_0
    SLICE_X56Y92         FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.192%)  route 0.128ns (40.808%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE                         0.000     0.000 r  read_counts_reg[0]/C
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_counts_reg[0]/Q
                         net (fo=7, routed)           0.128     0.269    read_counts_reg_n_0_[0]
    SLICE_X46Y105        LUT2 (Prop_lut2_I0_O)        0.045     0.314 r  read_counts[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    p_0_in__1[1]
    SLICE_X46Y105        FDRE                                         r  read_counts_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.189ns (59.578%)  route 0.128ns (40.422%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE                         0.000     0.000 r  read_counts_reg[0]/C
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_counts_reg[0]/Q
                         net (fo=7, routed)           0.128     0.269    read_counts_reg_n_0_[0]
    SLICE_X46Y105        LUT3 (Prop_lut3_I0_O)        0.048     0.317 r  read_counts[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    p_0_in__1[2]
    SLICE_X46Y105        FDRE                                         r  read_counts_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.448%)  route 0.132ns (41.552%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE                         0.000     0.000 r  read_counts_reg[0]/C
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_counts_reg[0]/Q
                         net (fo=7, routed)           0.132     0.273    read_counts_reg_n_0_[0]
    SLICE_X46Y105        LUT4 (Prop_lut4_I1_O)        0.045     0.318 r  read_counts[3]_i_1/O
                         net (fo=1, routed)           0.000     0.318    p_0_in__1[3]
    SLICE_X46Y105        FDRE                                         r  read_counts_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.836%)  route 0.132ns (41.164%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE                         0.000     0.000 r  read_counts_reg[0]/C
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_counts_reg[0]/Q
                         net (fo=7, routed)           0.132     0.273    read_counts_reg_n_0_[0]
    SLICE_X46Y105        LUT5 (Prop_lut5_I1_O)        0.048     0.321 r  read_counts[4]_i_1/O
                         net (fo=1, routed)           0.000     0.321    p_0_in__1[4]
    SLICE_X46Y105        FDRE                                         r  read_counts_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.186%)  route 0.139ns (42.814%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE                         0.000     0.000 r  read_counts_reg[6]/C
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_counts_reg[6]/Q
                         net (fo=5, routed)           0.139     0.280    read_counts_reg_n_0_[6]
    SLICE_X50Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.325 r  read_counts[10]_i_2/O
                         net (fo=1, routed)           0.000     0.325    p_0_in__1[10]
    SLICE_X50Y105        FDRE                                         r  read_counts_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 starting_delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finish_mem_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.505%)  route 0.155ns (45.495%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE                         0.000     0.000 r  starting_delay_counter_reg[0]/C
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  starting_delay_counter_reg[0]/Q
                         net (fo=7, routed)           0.155     0.296    starting_delay_counter_reg[0]
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  finish_mem_reset_i_1/O
                         net (fo=1, routed)           0.000     0.341    finish_mem_reset_i_1_n_0
    SLICE_X56Y92         FDRE                                         r  finish_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.676%)  route 0.167ns (47.324%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE                         0.000     0.000 r  read_counts_reg[8]/C
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_counts_reg[8]/Q
                         net (fo=3, routed)           0.167     0.308    read_counts_reg_n_0_[8]
    SLICE_X50Y105        LUT4 (Prop_lut4_I3_O)        0.045     0.353 r  read_counts[8]_i_1/O
                         net (fo=1, routed)           0.000     0.353    p_0_in__1[8]
    SLICE_X50Y105        FDRE                                         r  read_counts_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_counts_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_counts_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.190ns (53.206%)  route 0.167ns (46.794%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE                         0.000     0.000 r  read_counts_reg[8]/C
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_counts_reg[8]/Q
                         net (fo=3, routed)           0.167     0.308    read_counts_reg_n_0_[8]
    SLICE_X50Y105        LUT5 (Prop_lut5_I3_O)        0.049     0.357 r  read_counts[9]_i_1/O
                         net (fo=1, routed)           0.000     0.357    p_0_in__1[9]
    SLICE_X50Y105        FDRE                                         r  read_counts_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledRead_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadStage
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 3.795ns (54.932%)  route 3.114ns (45.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.401    -2.620    clk
    SLICE_X67Y106        FDRE                                         r  ledRead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.348    -2.272 r  ledRead_reg/Q
                         net (fo=1, routed)           3.114     0.842    led_ReadStage_OBUF
    R26                  OBUF (Prop_obuf_I_O)         3.447     4.289 r  led_ReadStage_OBUF_inst/O
                         net (fo=0)                   0.000     4.289    led_ReadStage
    R26                                                               r  led_ReadStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_ReadERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.603ns  (logic 3.723ns (56.374%)  route 2.881ns (43.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.409    -2.612    clk
    SLICE_X60Y107        FDRE                                         r  ledRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.433    -2.179 r  ledRE_reg/Q
                         net (fo=1, routed)           2.881     0.702    led_ReadERR_OBUF
    T24                  OBUF (Prop_obuf_I_O)         3.290     3.992 r  led_ReadERR_OBUF_inst/O
                         net (fo=0)                   0.000     3.992    led_ReadERR
    T24                                                               r  led_ReadERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledWR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteERR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 3.689ns (56.149%)  route 2.881ns (43.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.408    -2.613    clk
    SLICE_X61Y108        FDRE                                         r  ledWR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.379    -2.234 r  ledWR_reg/Q
                         net (fo=1, routed)           2.881     0.647    led_WriteERR_OBUF
    M26                  OBUF (Prop_obuf_I_O)         3.310     3.957 r  led_WriteERR_OBUF_inst/O
                         net (fo=0)                   0.000     3.957    led_WriteERR
    M26                                                               r  led_WriteERR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startTDC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led_WriteStage
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.452ns  (logic 3.671ns (56.905%)  route 2.780ns (43.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.401    -2.620    clk
    SLICE_X67Y106        FDRE                                         r  startTDC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.379    -2.241 r  startTDC_reg/Q
                         net (fo=1, routed)           2.780     0.540    led_WriteStage_OBUF
    T25                  OBUF (Prop_obuf_I_O)         3.292     3.832 r  led_WriteStage_OBUF_inst/O
                         net (fo=0)                   0.000     3.832    led_WriteStage
    T25                                                               r  led_WriteStage (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.376ns  (logic 0.231ns (16.787%)  route 1.145ns (83.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.852    -0.451    clk
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.175    -0.276 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.878     0.602    starting_delay_counter
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.056     0.658 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.267     0.925    starting_delay_counter[3]_i_1_n_0
    SLICE_X57Y92         FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.376ns  (logic 0.231ns (16.787%)  route 1.145ns (83.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.852    -0.451    clk
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.175    -0.276 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.878     0.602    starting_delay_counter
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.056     0.658 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.267     0.925    starting_delay_counter[3]_i_1_n_0
    SLICE_X57Y92         FDRE                                         r  starting_delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.376ns  (logic 0.231ns (16.787%)  route 1.145ns (83.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.852    -0.451    clk
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.175    -0.276 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.878     0.602    starting_delay_counter
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.056     0.658 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.267     0.925    starting_delay_counter[3]_i_1_n_0
    SLICE_X57Y92         FDRE                                         r  starting_delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.376ns  (logic 0.231ns (16.787%)  route 1.145ns (83.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.852    -0.451    clk
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.175    -0.276 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.878     0.602    starting_delay_counter
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.056     0.658 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.267     0.925    starting_delay_counter[3]_i_1_n_0
    SLICE_X57Y92         FDRE                                         r  starting_delay_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_rst_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.084ns  (logic 0.231ns (21.304%)  route 0.853ns (78.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.852    -0.451    clk
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.175    -0.276 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           0.853     0.577    starting_delay_counter
    SLICE_X56Y92         LUT6 (Prop_lut6_I5_O)        0.056     0.633 r  mem_rst_i_1/O
                         net (fo=1, routed)           0.000     0.633    mem_rst_i_1_n_0
    SLICE_X56Y92         FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_send_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.259ns (24.414%)  route 0.802ns (75.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.849    -0.454    clk
    SLICE_X66Y106        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y106        FDRE (Prop_fdre_C_Q)         0.204    -0.250 r  startReading_reg/Q
                         net (fo=5, routed)           0.604     0.354    u_memory/flag_empty_reg_0
    SLICE_X56Y106        LUT5 (Prop_lut5_I0_O)        0.055     0.409 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           0.198     0.607    uart_send0
    SLICE_X57Y107        FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 flag_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_send_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.115ns  (logic 0.447ns (40.076%)  route 0.668ns (59.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.301    -2.157    clk
    SLICE_X56Y106        FDRE                                         r  flag_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.347    -1.810 f  flag_empty_reg/Q
                         net (fo=2, routed)           0.337    -1.473    u_memory/flag_empty
    SLICE_X56Y106        LUT5 (Prop_lut5_I4_O)        0.100    -1.373 r  u_memory/uart_send_i_1/O
                         net (fo=1, routed)           0.331    -1.042    uart_send0
    SLICE_X57Y107        FDRE                                         r  uart_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.254ns  (logic 0.431ns (34.372%)  route 0.823ns (65.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.292    -2.166    clk
    SLICE_X66Y106        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y106        FDRE (Prop_fdre_C_Q)         0.347    -1.819 r  startReading_reg/Q
                         net (fo=5, routed)           0.823    -0.996    u_uart/buffer_counter_reg[1]_1
    SLICE_X56Y105        LUT3 (Prop_lut3_I1_O)        0.084    -0.912 r  u_uart/buffer_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.912    u_uart_n_2
    SLICE_X56Y105        FDRE                                         r  buffer_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startReading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buffer_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.271ns  (logic 0.448ns (35.250%)  route 0.823ns (64.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.292    -2.166    clk
    SLICE_X66Y106        FDRE                                         r  startReading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y106        FDRE (Prop_fdre_C_Q)         0.347    -1.819 r  startReading_reg/Q
                         net (fo=5, routed)           0.823    -0.996    u_uart/buffer_counter_reg[1]_1
    SLICE_X56Y105        LUT4 (Prop_lut4_I2_O)        0.101    -0.895 r  u_uart/buffer_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.895    u_uart_n_1
    SLICE_X56Y105        FDRE                                         r  buffer_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.459ns  (logic 0.304ns (20.832%)  route 1.155ns (79.168%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.296    -2.162    clk
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.304    -1.858 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           1.155    -0.703    starting_delay_counter
    SLICE_X57Y92         FDRE                                         r  starting_delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.459ns  (logic 0.304ns (20.832%)  route 1.155ns (79.168%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.296    -2.162    clk
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.304    -1.858 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           1.155    -0.703    starting_delay_counter
    SLICE_X57Y92         FDRE                                         r  starting_delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.459ns  (logic 0.304ns (20.832%)  route 1.155ns (79.168%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.296    -2.162    clk
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.304    -1.858 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           1.155    -0.703    starting_delay_counter
    SLICE_X57Y92         FDRE                                         r  starting_delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.459ns  (logic 0.304ns (20.832%)  route 1.155ns (79.168%))
  Logic Levels:           0  
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.296    -2.162    clk
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.304    -1.858 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           1.155    -0.703    starting_delay_counter
    SLICE_X57Y92         FDRE                                         r  starting_delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            finish_mem_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.472ns  (logic 0.388ns (26.362%)  route 1.084ns (73.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.296    -2.162    clk
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.304    -1.858 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           1.084    -0.774    starting_delay_counter
    SLICE_X56Y92         LUT6 (Prop_lut6_I5_O)        0.084    -0.690 r  finish_mem_reset_i_1/O
                         net (fo=1, routed)           0.000    -0.690    finish_mem_reset_i_1_n_0
    SLICE_X56Y92         FDRE                                         r  finish_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.714ns  (logic 0.388ns (22.633%)  route 1.326ns (77.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.296    -2.162    clk
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.304    -1.858 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           1.326    -0.532    starting_delay_counter
    SLICE_X56Y92         LUT6 (Prop_lut6_I5_O)        0.084    -0.448 r  mem_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.448    mem_rst_i_1_n_0
    SLICE_X56Y92         FDRE                                         r  mem_rst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_mem_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            starting_delay_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.149ns  (logic 0.388ns (18.054%)  route 1.761ns (81.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.296    -2.162    clk
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.304    -1.858 r  start_mem_reset_reg/Q
                         net (fo=9, routed)           1.351    -0.507    starting_delay_counter
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.084    -0.423 r  starting_delay_counter[3]_i_1/O
                         net (fo=4, routed)           0.410    -0.013    starting_delay_counter[3]_i_1_n_0
    SLICE_X57Y92         FDRE                                         r  starting_delay_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_block_clock_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.029ns (1.933%)  route 1.471ns (98.067%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    R3                                                0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     2.921 f  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     3.402    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.828     0.574 f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.595     1.169    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.198 f  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.877     2.074    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_clock_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.943ns  (logic 0.077ns (2.616%)  route 2.866ns (97.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.417    -2.041    u_clk/block_clock_i/clk_wiz_0/inst/clkfbout_buf_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_block_clock_clk_wiz_0_0

Max Delay           325 Endpoints
Min Delay           325 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[296].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.090ns  (logic 8.718ns (61.875%)  route 5.372ns (38.125%))
  Logic Levels:           76  (CARRY4=75 IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          5.362     6.229    u_tdc/u_FineDelay/iHit
    SLICE_X55Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     6.710 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.710    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.808 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.808    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.906 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.906    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.004 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.004    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.102 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.102    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.200 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.200    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.298 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.298    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.396 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.396    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.494 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.494    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.592 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.592    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.690 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.690    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.788 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.788    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.886 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.886    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.984 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.984    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.082 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.082    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.180 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.180    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.278 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.278    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.376 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.376    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.474 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.572 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.572    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.670 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.671    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.769 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.769    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.867 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.867    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.965 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.965    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.063 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.063    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.161 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.161    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.259 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.259    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.357 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.357    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.455 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.455    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.553 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.553    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.651 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.651    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.749 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.749    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.847 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.847    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.945 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.945    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.043    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.239    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.337    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.435    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.533    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.631 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.631    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.729 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.729    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.827 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.827    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.925 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.925    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.023 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.023    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.121 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.129    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.227 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.227    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.325 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.325    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.423 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.423    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.521 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.521    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X55Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.619 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.619    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.717 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.717    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X55Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.815    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.913    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.011 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.011    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.109 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.109    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.207 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.207    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.305 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.305    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.403 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.403    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.501 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.501    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.599 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.599    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.697 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.697    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.795 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.795    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.893 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.893    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.991 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.991    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.089 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.089    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.187 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.187    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.285 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.285    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.383 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.481 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.481    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.579 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.001    13.580    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.678 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.678    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.776 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.776    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X55Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.874 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.874    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X55Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    14.090 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[0]
                         net (fo=1, routed)           0.000    14.090    u_tdc/u_FineDelay/wCarryOutputs[296]
    SLICE_X55Y153        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[296].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.287    -2.171    u_tdc/u_FineDelay/clk
    SLICE_X55Y153        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[296].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[298].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.064ns  (logic 8.692ns (61.805%)  route 5.372ns (38.195%))
  Logic Levels:           76  (CARRY4=75 IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          5.362     6.229    u_tdc/u_FineDelay/iHit
    SLICE_X55Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     6.710 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.710    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.808 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.808    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.906 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.906    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.004 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.004    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.102 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.102    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.200 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.200    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.298 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.298    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.396 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.396    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.494 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.494    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.592 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.592    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.690 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.690    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.788 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.788    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.886 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.886    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.984 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.984    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.082 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.082    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.180 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.180    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.278 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.278    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.376 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.376    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.474 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.572 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.572    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.670 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.671    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.769 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.769    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.867 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.867    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.965 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.965    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.063 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.063    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.161 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.161    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.259 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.259    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.357 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.357    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.455 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.455    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.553 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.553    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.651 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.651    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.749 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.749    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.847 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.847    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.945 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.945    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.043    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.239    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.337    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.435    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.533    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.631 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.631    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.729 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.729    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.827 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.827    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.925 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.925    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.023 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.023    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.121 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.129    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.227 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.227    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.325 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.325    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.423 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.423    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.521 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.521    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X55Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.619 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.619    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.717 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.717    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X55Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.815    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.913    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.011 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.011    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.109 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.109    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.207 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.207    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.305 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.305    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.403 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.403    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.501 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.501    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.599 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.599    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.697 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.697    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.795 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.795    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.893 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.893    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.991 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.991    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.089 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.089    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.187 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.187    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.285 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.285    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.383 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.481 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.481    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.579 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.001    13.580    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.678 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.678    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.776 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.776    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X55Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.874 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.874    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X55Y153        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    14.064 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[2]
                         net (fo=1, routed)           0.000    14.064    u_tdc/u_FineDelay/wCarryOutputs[298]
    SLICE_X55Y153        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[298].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.287    -2.171    u_tdc/u_FineDelay/clk
    SLICE_X55Y153        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[298].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[297].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.006ns  (logic 8.634ns (61.646%)  route 5.372ns (38.354%))
  Logic Levels:           76  (CARRY4=75 IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          5.362     6.229    u_tdc/u_FineDelay/iHit
    SLICE_X55Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     6.710 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.710    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.808 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.808    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.906 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.906    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.004 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.004    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.102 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.102    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.200 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.200    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.298 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.298    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.396 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.396    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.494 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.494    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.592 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.592    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.690 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.690    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.788 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.788    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.886 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.886    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.984 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.984    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.082 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.082    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.180 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.180    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.278 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.278    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.376 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.376    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.474 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.572 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.572    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.670 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.671    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.769 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.769    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.867 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.867    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.965 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.965    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.063 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.063    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.161 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.161    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.259 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.259    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.357 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.357    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.455 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.455    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.553 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.553    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.651 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.651    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.749 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.749    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.847 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.847    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.945 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.945    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.043    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.239    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.337    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.435    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.533    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.631 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.631    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.729 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.729    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.827 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.827    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.925 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.925    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.023 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.023    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.121 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.129    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.227 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.227    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.325 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.325    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.423 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.423    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.521 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.521    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X55Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.619 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.619    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.717 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.717    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X55Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.815    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.913    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.011 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.011    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.109 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.109    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.207 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.207    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.305 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.305    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.403 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.403    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.501 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.501    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.599 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.599    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.697 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.697    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.795 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.795    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.893 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.893    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.991 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.991    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.089 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.089    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.187 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.187    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.285 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.285    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.383 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.481 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.481    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.579 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.001    13.580    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.678 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.678    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.776 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.776    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X55Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.874 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.874    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X55Y153        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.006 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[1]
                         net (fo=1, routed)           0.000    14.006    u_tdc/u_FineDelay/wCarryOutputs[297]
    SLICE_X55Y153        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[297].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.287    -2.171    u_tdc/u_FineDelay/clk
    SLICE_X55Y153        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[297].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[292].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.992ns  (logic 8.620ns (61.608%)  route 5.372ns (38.392%))
  Logic Levels:           75  (CARRY4=74 IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          5.362     6.229    u_tdc/u_FineDelay/iHit
    SLICE_X55Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     6.710 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.710    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.808 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.808    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.906 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.906    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.004 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.004    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.102 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.102    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.200 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.200    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.298 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.298    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.396 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.396    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.494 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.494    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.592 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.592    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.690 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.690    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.788 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.788    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.886 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.886    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.984 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.984    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.082 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.082    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.180 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.180    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.278 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.278    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.376 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.376    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.474 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.572 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.572    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.670 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.671    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.769 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.769    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.867 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.867    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.965 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.965    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.063 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.063    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.161 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.161    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.259 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.259    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.357 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.357    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.455 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.455    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.553 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.553    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.651 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.651    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.749 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.749    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.847 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.847    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.945 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.945    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.043    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.239    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.337    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.435    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.533    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.631 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.631    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.729 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.729    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.827 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.827    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.925 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.925    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.023 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.023    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.121 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.129    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.227 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.227    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.325 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.325    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.423 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.423    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.521 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.521    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X55Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.619 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.619    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.717 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.717    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X55Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.815    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.913    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.011 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.011    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.109 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.109    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.207 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.207    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.305 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.305    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.403 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.403    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.501 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.501    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.599 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.599    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.697 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.697    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.795 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.795    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.893 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.893    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.991 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.991    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.089 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.089    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.187 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.187    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.285 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.285    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.383 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.481 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.481    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.579 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.001    13.580    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.678 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.678    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.776 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.776    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X55Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.992 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[0]
                         net (fo=1, routed)           0.000    13.992    u_tdc/u_FineDelay/wCarryOutputs[292]
    SLICE_X55Y152        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[292].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.287    -2.171    u_tdc/u_FineDelay/clk
    SLICE_X55Y152        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[292].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[299].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.972ns  (logic 8.600ns (61.553%)  route 5.372ns (38.447%))
  Logic Levels:           76  (CARRY4=75 IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          5.362     6.229    u_tdc/u_FineDelay/iHit
    SLICE_X55Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     6.710 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.710    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.808 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.808    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.906 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.906    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.004 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.004    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.102 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.102    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.200 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.200    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.298 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.298    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.396 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.396    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.494 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.494    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.592 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.592    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.690 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.690    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.788 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.788    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.886 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.886    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.984 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.984    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.082 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.082    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.180 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.180    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.278 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.278    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.376 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.376    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.474 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.572 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.572    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.670 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.671    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.769 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.769    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.867 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.867    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.965 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.965    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.063 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.063    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.161 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.161    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.259 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.259    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.357 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.357    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.455 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.455    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.553 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.553    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.651 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.651    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.749 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.749    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.847 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.847    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.945 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.945    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.043    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.239    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.337    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.435    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.533    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.631 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.631    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.729 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.729    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.827 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.827    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.925 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.925    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.023 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.023    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.121 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.129    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.227 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.227    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.325 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.325    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.423 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.423    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.521 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.521    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X55Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.619 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.619    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.717 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.717    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X55Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.815    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.913    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.011 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.011    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.109 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.109    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.207 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.207    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.305 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.305    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.403 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.403    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.501 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.501    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.599 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.599    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.697 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.697    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.795 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.795    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.893 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.893    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.991 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.991    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.089 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.089    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.187 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.187    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.285 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.285    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.383 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.481 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.481    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.579 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.001    13.580    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.678 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.678    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.776 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.776    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X55Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.874 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.874    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X55Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.972 r  u_tdc/u_FineDelay/genblk1[74].carry_4/CO[3]
                         net (fo=1, routed)           0.000    13.972    u_tdc/u_FineDelay/wCarryOutputs[299]
    SLICE_X55Y153        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[299].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.287    -2.171    u_tdc/u_FineDelay/clk
    SLICE_X55Y153        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[299].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[294].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.966ns  (logic 8.594ns (61.537%)  route 5.372ns (38.463%))
  Logic Levels:           75  (CARRY4=74 IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          5.362     6.229    u_tdc/u_FineDelay/iHit
    SLICE_X55Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     6.710 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.710    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.808 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.808    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.906 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.906    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.004 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.004    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.102 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.102    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.200 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.200    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.298 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.298    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.396 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.396    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.494 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.494    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.592 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.592    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.690 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.690    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.788 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.788    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.886 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.886    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.984 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.984    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.082 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.082    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.180 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.180    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.278 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.278    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.376 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.376    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.474 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.572 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.572    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.670 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.671    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.769 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.769    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.867 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.867    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.965 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.965    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.063 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.063    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.161 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.161    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.259 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.259    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.357 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.357    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.455 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.455    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.553 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.553    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.651 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.651    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.749 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.749    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.847 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.847    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.945 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.945    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.043    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.239    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.337    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.435    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.533    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.631 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.631    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.729 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.729    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.827 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.827    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.925 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.925    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.023 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.023    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.121 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.129    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.227 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.227    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.325 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.325    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.423 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.423    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.521 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.521    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X55Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.619 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.619    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.717 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.717    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X55Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.815    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.913    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.011 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.011    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.109 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.109    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.207 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.207    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.305 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.305    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.403 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.403    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.501 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.501    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.599 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.599    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.697 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.697    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.795 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.795    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.893 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.893    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.991 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.991    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.089 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.089    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.187 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.187    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.285 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.285    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.383 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.481 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.481    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.579 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.001    13.580    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.678 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.678    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.776 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.776    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X55Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.966 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[2]
                         net (fo=1, routed)           0.000    13.966    u_tdc/u_FineDelay/wCarryOutputs[294]
    SLICE_X55Y152        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[294].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.287    -2.171    u_tdc/u_FineDelay/clk
    SLICE_X55Y152        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[294].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[293].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.908ns  (logic 8.536ns (61.376%)  route 5.372ns (38.624%))
  Logic Levels:           75  (CARRY4=74 IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          5.362     6.229    u_tdc/u_FineDelay/iHit
    SLICE_X55Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     6.710 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.710    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.808 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.808    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.906 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.906    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.004 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.004    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.102 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.102    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.200 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.200    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.298 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.298    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.396 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.396    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.494 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.494    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.592 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.592    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.690 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.690    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.788 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.788    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.886 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.886    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.984 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.984    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.082 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.082    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.180 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.180    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.278 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.278    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.376 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.376    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.474 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.572 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.572    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.670 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.671    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.769 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.769    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.867 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.867    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.965 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.965    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.063 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.063    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.161 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.161    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.259 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.259    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.357 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.357    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.455 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.455    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.553 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.553    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.651 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.651    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.749 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.749    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.847 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.847    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.945 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.945    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.043    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.239    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.337    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.435    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.533    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.631 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.631    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.729 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.729    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.827 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.827    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.925 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.925    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.023 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.023    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.121 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.129    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.227 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.227    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.325 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.325    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.423 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.423    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.521 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.521    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X55Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.619 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.619    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.717 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.717    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X55Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.815    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.913    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.011 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.011    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.109 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.109    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.207 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.207    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.305 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.305    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.403 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.403    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.501 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.501    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.599 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.599    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.697 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.697    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.795 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.795    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.893 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.893    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.991 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.991    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.089 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.089    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.187 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.187    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.285 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.285    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.383 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.481 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.481    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.579 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.001    13.580    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.678 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.678    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.776 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.776    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X55Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    13.908 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[1]
                         net (fo=1, routed)           0.000    13.908    u_tdc/u_FineDelay/wCarryOutputs[293]
    SLICE_X55Y152        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[293].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.287    -2.171    u_tdc/u_FineDelay/clk
    SLICE_X55Y152        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[293].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[288].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.894ns  (logic 8.522ns (61.337%)  route 5.372ns (38.663%))
  Logic Levels:           74  (CARRY4=73 IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          5.362     6.229    u_tdc/u_FineDelay/iHit
    SLICE_X55Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     6.710 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.710    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.808 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.808    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.906 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.906    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.004 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.004    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.102 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.102    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.200 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.200    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.298 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.298    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.396 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.396    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.494 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.494    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.592 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.592    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.690 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.690    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.788 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.788    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.886 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.886    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.984 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.984    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.082 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.082    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.180 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.180    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.278 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.278    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.376 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.376    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.474 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.572 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.572    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.670 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.671    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.769 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.769    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.867 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.867    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.965 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.965    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.063 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.063    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.161 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.161    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.259 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.259    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.357 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.357    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.455 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.455    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.553 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.553    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.651 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.651    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.749 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.749    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.847 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.847    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.945 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.945    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.043    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.239    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.337    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.435    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.533    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.631 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.631    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.729 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.729    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.827 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.827    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.925 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.925    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.023 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.023    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.121 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.129    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.227 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.227    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.325 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.325    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.423 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.423    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.521 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.521    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X55Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.619 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.619    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.717 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.717    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X55Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.815    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.913    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.011 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.011    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.109 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.109    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.207 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.207    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.305 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.305    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.403 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.403    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.501 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.501    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.599 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.599    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.697 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.697    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.795 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.795    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.893 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.893    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.991 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.991    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.089 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.089    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.187 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.187    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.285 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.285    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.383 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.481 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.481    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.579 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.001    13.580    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.678 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.678    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.894 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[0]
                         net (fo=1, routed)           0.000    13.894    u_tdc/u_FineDelay/wCarryOutputs[288]
    SLICE_X55Y151        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[288].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.287    -2.171    u_tdc/u_FineDelay/clk
    SLICE_X55Y151        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[288].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[295].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.874ns  (logic 8.502ns (61.281%)  route 5.372ns (38.719%))
  Logic Levels:           75  (CARRY4=74 IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          5.362     6.229    u_tdc/u_FineDelay/iHit
    SLICE_X55Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     6.710 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.710    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.808 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.808    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.906 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.906    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.004 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.004    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.102 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.102    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.200 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.200    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.298 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.298    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.396 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.396    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.494 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.494    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.592 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.592    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.690 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.690    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.788 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.788    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.886 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.886    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.984 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.984    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.082 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.082    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.180 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.180    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.278 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.278    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.376 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.376    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.474 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.572 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.572    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.670 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.671    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.769 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.769    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.867 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.867    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.965 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.965    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.063 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.063    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.161 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.161    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.259 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.259    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.357 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.357    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.455 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.455    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.553 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.553    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.651 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.651    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.749 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.749    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.847 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.847    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.945 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.945    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.043    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.239    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.337    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.435    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.533    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.631 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.631    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.729 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.729    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.827 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.827    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.925 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.925    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.023 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.023    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.121 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.129    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.227 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.227    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.325 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.325    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.423 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.423    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.521 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.521    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X55Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.619 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.619    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.717 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.717    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X55Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.815    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.913    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.011 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.011    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.109 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.109    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.207 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.207    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.305 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.305    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.403 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.403    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.501 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.501    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.599 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.599    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.697 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.697    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.795 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.795    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.893 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.893    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.991 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.991    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.089 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.089    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.187 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.187    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.285 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.285    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.383 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.481 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.481    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.579 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.001    13.580    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.678 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.678    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.776 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.776    u_tdc/u_FineDelay/wCarryOutputs[291]
    SLICE_X55Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.874 r  u_tdc/u_FineDelay/genblk1[73].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.874    u_tdc/u_FineDelay/wCarryOutputs[295]
    SLICE_X55Y152        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[295].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.287    -2.171    u_tdc/u_FineDelay/clk
    SLICE_X55Y152        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[295].Firstff/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[290].Firstff/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.868ns  (logic 8.496ns (61.265%)  route 5.372ns (38.735%))
  Logic Levels:           74  (CARRY4=73 IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          5.362     6.229    u_tdc/u_FineDelay/iHit
    SLICE_X55Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.481     6.710 r  u_tdc/u_FineDelay/carry_40/CO[3]
                         net (fo=2, routed)           0.000     6.710    u_tdc/u_FineDelay/wCarryOutputs[3]
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.808 r  u_tdc/u_FineDelay/genblk1[1].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.808    u_tdc/u_FineDelay/wCarryOutputs[7]
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.906 r  u_tdc/u_FineDelay/genblk1[2].carry_4/CO[3]
                         net (fo=2, routed)           0.000     6.906    u_tdc/u_FineDelay/wCarryOutputs[11]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.004 r  u_tdc/u_FineDelay/genblk1[3].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.004    u_tdc/u_FineDelay/wCarryOutputs[15]
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.102 r  u_tdc/u_FineDelay/genblk1[4].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.102    u_tdc/u_FineDelay/wCarryOutputs[19]
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.200 r  u_tdc/u_FineDelay/genblk1[5].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.200    u_tdc/u_FineDelay/wCarryOutputs[23]
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.298 r  u_tdc/u_FineDelay/genblk1[6].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.298    u_tdc/u_FineDelay/wCarryOutputs[27]
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.396 r  u_tdc/u_FineDelay/genblk1[7].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.396    u_tdc/u_FineDelay/wCarryOutputs[31]
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.494 r  u_tdc/u_FineDelay/genblk1[8].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.494    u_tdc/u_FineDelay/wCarryOutputs[35]
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.592 r  u_tdc/u_FineDelay/genblk1[9].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.592    u_tdc/u_FineDelay/wCarryOutputs[39]
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.690 r  u_tdc/u_FineDelay/genblk1[10].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.690    u_tdc/u_FineDelay/wCarryOutputs[43]
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.788 r  u_tdc/u_FineDelay/genblk1[11].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.788    u_tdc/u_FineDelay/wCarryOutputs[47]
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.886 r  u_tdc/u_FineDelay/genblk1[12].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.886    u_tdc/u_FineDelay/wCarryOutputs[51]
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.984 r  u_tdc/u_FineDelay/genblk1[13].carry_4/CO[3]
                         net (fo=2, routed)           0.000     7.984    u_tdc/u_FineDelay/wCarryOutputs[55]
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.082 r  u_tdc/u_FineDelay/genblk1[14].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.082    u_tdc/u_FineDelay/wCarryOutputs[59]
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.180 r  u_tdc/u_FineDelay/genblk1[15].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.180    u_tdc/u_FineDelay/wCarryOutputs[63]
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.278 r  u_tdc/u_FineDelay/genblk1[16].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.278    u_tdc/u_FineDelay/wCarryOutputs[67]
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.376 r  u_tdc/u_FineDelay/genblk1[17].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.376    u_tdc/u_FineDelay/wCarryOutputs[71]
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.474 r  u_tdc/u_FineDelay/genblk1[18].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.474    u_tdc/u_FineDelay/wCarryOutputs[75]
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.572 r  u_tdc/u_FineDelay/genblk1[19].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.572    u_tdc/u_FineDelay/wCarryOutputs[79]
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.670 r  u_tdc/u_FineDelay/genblk1[20].carry_4/CO[3]
                         net (fo=2, routed)           0.001     8.671    u_tdc/u_FineDelay/wCarryOutputs[83]
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.769 r  u_tdc/u_FineDelay/genblk1[21].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.769    u_tdc/u_FineDelay/wCarryOutputs[87]
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.867 r  u_tdc/u_FineDelay/genblk1[22].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.867    u_tdc/u_FineDelay/wCarryOutputs[91]
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.965 r  u_tdc/u_FineDelay/genblk1[23].carry_4/CO[3]
                         net (fo=2, routed)           0.000     8.965    u_tdc/u_FineDelay/wCarryOutputs[95]
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.063 r  u_tdc/u_FineDelay/genblk1[24].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.063    u_tdc/u_FineDelay/wCarryOutputs[99]
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.161 r  u_tdc/u_FineDelay/genblk1[25].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.161    u_tdc/u_FineDelay/wCarryOutputs[103]
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.259 r  u_tdc/u_FineDelay/genblk1[26].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.259    u_tdc/u_FineDelay/wCarryOutputs[107]
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.357 r  u_tdc/u_FineDelay/genblk1[27].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.357    u_tdc/u_FineDelay/wCarryOutputs[111]
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.455 r  u_tdc/u_FineDelay/genblk1[28].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.455    u_tdc/u_FineDelay/wCarryOutputs[115]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.553 r  u_tdc/u_FineDelay/genblk1[29].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.553    u_tdc/u_FineDelay/wCarryOutputs[119]
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.651 r  u_tdc/u_FineDelay/genblk1[30].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.651    u_tdc/u_FineDelay/wCarryOutputs[123]
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.749 r  u_tdc/u_FineDelay/genblk1[31].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.749    u_tdc/u_FineDelay/wCarryOutputs[127]
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.847 r  u_tdc/u_FineDelay/genblk1[32].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.847    u_tdc/u_FineDelay/wCarryOutputs[131]
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.945 r  u_tdc/u_FineDelay/genblk1[33].carry_4/CO[3]
                         net (fo=2, routed)           0.000     9.945    u_tdc/u_FineDelay/wCarryOutputs[135]
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.043 r  u_tdc/u_FineDelay/genblk1[34].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.043    u_tdc/u_FineDelay/wCarryOutputs[139]
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.141 r  u_tdc/u_FineDelay/genblk1[35].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.141    u_tdc/u_FineDelay/wCarryOutputs[143]
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.239 r  u_tdc/u_FineDelay/genblk1[36].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.239    u_tdc/u_FineDelay/wCarryOutputs[147]
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.337 r  u_tdc/u_FineDelay/genblk1[37].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.337    u_tdc/u_FineDelay/wCarryOutputs[151]
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.435 r  u_tdc/u_FineDelay/genblk1[38].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.435    u_tdc/u_FineDelay/wCarryOutputs[155]
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.533 r  u_tdc/u_FineDelay/genblk1[39].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.533    u_tdc/u_FineDelay/wCarryOutputs[159]
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.631 r  u_tdc/u_FineDelay/genblk1[40].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.631    u_tdc/u_FineDelay/wCarryOutputs[163]
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.729 r  u_tdc/u_FineDelay/genblk1[41].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.729    u_tdc/u_FineDelay/wCarryOutputs[167]
    SLICE_X55Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.827 r  u_tdc/u_FineDelay/genblk1[42].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.827    u_tdc/u_FineDelay/wCarryOutputs[171]
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.925 r  u_tdc/u_FineDelay/genblk1[43].carry_4/CO[3]
                         net (fo=2, routed)           0.000    10.925    u_tdc/u_FineDelay/wCarryOutputs[175]
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.023 r  u_tdc/u_FineDelay/genblk1[44].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.023    u_tdc/u_FineDelay/wCarryOutputs[179]
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.121 r  u_tdc/u_FineDelay/genblk1[45].carry_4/CO[3]
                         net (fo=2, routed)           0.008    11.129    u_tdc/u_FineDelay/wCarryOutputs[183]
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.227 r  u_tdc/u_FineDelay/genblk1[46].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.227    u_tdc/u_FineDelay/wCarryOutputs[187]
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.325 r  u_tdc/u_FineDelay/genblk1[47].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.325    u_tdc/u_FineDelay/wCarryOutputs[191]
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.423 r  u_tdc/u_FineDelay/genblk1[48].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.423    u_tdc/u_FineDelay/wCarryOutputs[195]
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.521 r  u_tdc/u_FineDelay/genblk1[49].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.521    u_tdc/u_FineDelay/wCarryOutputs[199]
    SLICE_X55Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.619 r  u_tdc/u_FineDelay/genblk1[50].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.619    u_tdc/u_FineDelay/wCarryOutputs[203]
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.717 r  u_tdc/u_FineDelay/genblk1[51].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.717    u_tdc/u_FineDelay/wCarryOutputs[207]
    SLICE_X55Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.815 r  u_tdc/u_FineDelay/genblk1[52].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.815    u_tdc/u_FineDelay/wCarryOutputs[211]
    SLICE_X55Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.913 r  u_tdc/u_FineDelay/genblk1[53].carry_4/CO[3]
                         net (fo=2, routed)           0.000    11.913    u_tdc/u_FineDelay/wCarryOutputs[215]
    SLICE_X55Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.011 r  u_tdc/u_FineDelay/genblk1[54].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.011    u_tdc/u_FineDelay/wCarryOutputs[219]
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.109 r  u_tdc/u_FineDelay/genblk1[55].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.109    u_tdc/u_FineDelay/wCarryOutputs[223]
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.207 r  u_tdc/u_FineDelay/genblk1[56].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.207    u_tdc/u_FineDelay/wCarryOutputs[227]
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.305 r  u_tdc/u_FineDelay/genblk1[57].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.305    u_tdc/u_FineDelay/wCarryOutputs[231]
    SLICE_X55Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.403 r  u_tdc/u_FineDelay/genblk1[58].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.403    u_tdc/u_FineDelay/wCarryOutputs[235]
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.501 r  u_tdc/u_FineDelay/genblk1[59].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.501    u_tdc/u_FineDelay/wCarryOutputs[239]
    SLICE_X55Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.599 r  u_tdc/u_FineDelay/genblk1[60].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.599    u_tdc/u_FineDelay/wCarryOutputs[243]
    SLICE_X55Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.697 r  u_tdc/u_FineDelay/genblk1[61].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.697    u_tdc/u_FineDelay/wCarryOutputs[247]
    SLICE_X55Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.795 r  u_tdc/u_FineDelay/genblk1[62].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.795    u_tdc/u_FineDelay/wCarryOutputs[251]
    SLICE_X55Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.893 r  u_tdc/u_FineDelay/genblk1[63].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.893    u_tdc/u_FineDelay/wCarryOutputs[255]
    SLICE_X55Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.991 r  u_tdc/u_FineDelay/genblk1[64].carry_4/CO[3]
                         net (fo=2, routed)           0.000    12.991    u_tdc/u_FineDelay/wCarryOutputs[259]
    SLICE_X55Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.089 r  u_tdc/u_FineDelay/genblk1[65].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.089    u_tdc/u_FineDelay/wCarryOutputs[263]
    SLICE_X55Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.187 r  u_tdc/u_FineDelay/genblk1[66].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.187    u_tdc/u_FineDelay/wCarryOutputs[267]
    SLICE_X55Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.285 r  u_tdc/u_FineDelay/genblk1[67].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.285    u_tdc/u_FineDelay/wCarryOutputs[271]
    SLICE_X55Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.383 r  u_tdc/u_FineDelay/genblk1[68].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.383    u_tdc/u_FineDelay/wCarryOutputs[275]
    SLICE_X55Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.481 r  u_tdc/u_FineDelay/genblk1[69].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.481    u_tdc/u_FineDelay/wCarryOutputs[279]
    SLICE_X55Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.579 r  u_tdc/u_FineDelay/genblk1[70].carry_4/CO[3]
                         net (fo=2, routed)           0.001    13.580    u_tdc/u_FineDelay/wCarryOutputs[283]
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.678 r  u_tdc/u_FineDelay/genblk1[71].carry_4/CO[3]
                         net (fo=2, routed)           0.000    13.678    u_tdc/u_FineDelay/wCarryOutputs[287]
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    13.868 r  u_tdc/u_FineDelay/genblk1[72].carry_4/CO[2]
                         net (fo=1, routed)           0.000    13.868    u_tdc/u_FineDelay/wCarryOutputs[290]
    SLICE_X55Y151        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[290].Firstff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     0.850 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.869    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853    -4.984 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449    -3.535    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.458 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        1.287    -2.171    u_tdc/u_FineDelay/clk
    SLICE_X55Y151        FDCE                                         r  u_tdc/u_FineDelay/PrimeraColumnaFlipFlops[290].Firstff/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            ledRE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.269ns (45.009%)  route 0.329ns (54.991%))
  Logic Levels:           1  (FIFO36E1=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X3Y21         FIFO36E1 (Prop_fifo36e1_RDCLK_RDERR)
                                                      0.269     0.269 r  u_memory/u_FIFO36E1/RDERR
                         net (fo=1, routed)           0.329     0.598    mem_readerr
    SLICE_X60Y107        FDRE                                         r  ledRE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.853    -0.450    clk
    SLICE_X60Y107        FDRE                                         r  ledRE_reg/C

Slack:                    inf
  Source:                 mem_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memory/u_FIFO36E1/RST
                            (removal check against rising-edge clock clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.164ns (21.717%)  route 0.591ns (78.283%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE                         0.000     0.000 r  mem_rst_reg/C
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  mem_rst_reg/Q
                         net (fo=2, routed)           0.591     0.755    u_memory/u_FIFO36E1_0
    RAMB36_X3Y21         FIFO36E1                                     f  u_memory/u_FIFO36E1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.890    -0.412    u_memory/CLK
    RAMB36_X3Y21         FIFO36E1                                     r  u_memory/u_FIFO36E1/WRCLK

Slack:                    inf
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            start_mem_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.209ns (24.955%)  route 0.629ns (75.045%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE                         0.000     0.000 r  finish_mem_reset_reg/C
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.629     0.793    finish_mem_reset_reg_n_0
    SLICE_X63Y106        LUT3 (Prop_lut3_I0_O)        0.045     0.838 r  start_mem_reset_i_1/O
                         net (fo=1, routed)           0.000     0.838    start_mem_reset_i_1_n_0
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.852    -0.451    clk
    SLICE_X63Y106        FDRE                                         r  start_mem_reset_reg/C

Slack:                    inf
  Source:                 u_memory/u_FIFO36E1/RDCLK
                            (rising edge-triggered cell FIFO36E1)
  Destination:            flag_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.296ns (35.217%)  route 0.545ns (64.783%))
  Logic Levels:           2  (FIFO36E1=1 LUT3=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         FIFO36E1                     0.000     0.000 r  u_memory/u_FIFO36E1/RDCLK
    RAMB36_X3Y21         FIFO36E1 (Prop_fifo36e1_RDCLK_EMPTY)
                                                      0.251     0.251 r  u_memory/u_FIFO36E1/EMPTY
                         net (fo=2, routed)           0.545     0.796    u_memory/mem_empty
    SLICE_X56Y106        LUT3 (Prop_lut3_I2_O)        0.045     0.841 r  u_memory/flag_empty_i_1/O
                         net (fo=1, routed)           0.000     0.841    u_memory_n_2
    SLICE_X56Y106        FDRE                                         r  flag_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.856    -0.447    clk
    SLICE_X56Y106        FDRE                                         r  flag_empty_reg/C

Slack:                    inf
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_TOP_SM_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.209ns (20.049%)  route 0.833ns (79.951%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE                         0.000     0.000 r  finish_mem_reset_reg/C
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.709     0.873    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X69Y106        LUT4 (Prop_lut4_I1_O)        0.045     0.918 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.124     1.042    u_coarse_debug_n_0
    SLICE_X68Y106        FDRE                                         r  FSM_onehot_TOP_SM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.849    -0.454    clk
    SLICE_X68Y106        FDRE                                         r  FSM_onehot_TOP_SM_reg[1]/C

Slack:                    inf
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_TOP_SM_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.209ns (19.049%)  route 0.888ns (80.951%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE                         0.000     0.000 r  finish_mem_reset_reg/C
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.709     0.873    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X69Y106        LUT4 (Prop_lut4_I1_O)        0.045     0.918 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.179     1.097    u_coarse_debug_n_0
    SLICE_X70Y106        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    clk
    SLICE_X70Y106        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/C

Slack:                    inf
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_TOP_SM_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.209ns (18.981%)  route 0.892ns (81.019%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE                         0.000     0.000 r  finish_mem_reset_reg/C
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.709     0.873    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X69Y106        LUT4 (Prop_lut4_I1_O)        0.045     0.918 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.183     1.101    u_coarse_debug_n_0
    SLICE_X69Y106        FDRE                                         r  FSM_onehot_TOP_SM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.849    -0.454    clk
    SLICE_X69Y106        FDRE                                         r  FSM_onehot_TOP_SM_reg[0]/C

Slack:                    inf
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_TOP_SM_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.209ns (18.981%)  route 0.892ns (81.019%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE                         0.000     0.000 r  finish_mem_reset_reg/C
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.709     0.873    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X69Y106        LUT4 (Prop_lut4_I1_O)        0.045     0.918 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.183     1.101    u_coarse_debug_n_0
    SLICE_X69Y106        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.849    -0.454    clk
    SLICE_X69Y106        FDRE                                         r  FSM_onehot_TOP_SM_reg[3]/C

Slack:                    inf
  Source:                 finish_mem_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_TOP_SM_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.209ns (18.981%)  route 0.892ns (81.019%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE                         0.000     0.000 r  finish_mem_reset_reg/C
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finish_mem_reset_reg/Q
                         net (fo=3, routed)           0.709     0.873    u_coarse_debug/FSM_onehot_TOP_SM_reg[0]
    SLICE_X69Y106        LUT4 (Prop_lut4_I1_O)        0.045     0.918 r  u_coarse_debug/FSM_onehot_TOP_SM[4]_i_1/O
                         net (fo=5, routed)           0.183     1.101    u_coarse_debug_n_0
    SLICE_X69Y106        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.849    -0.454    clk
    SLICE_X69Y106        FDRE                                         r  FSM_onehot_TOP_SM_reg[4]/C

Slack:                    inf
  Source:                 but_startWriting
                            (input port)
  Destination:            FSM_onehot_TOP_SM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_block_clock_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.242ns  (logic 0.419ns (18.696%)  route 1.823ns (81.304%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  but_startWriting (IN)
                         net (fo=0)                   0.000     0.000    but_startWriting
    U5                   IBUF (Prop_ibuf_I_O)         0.374     0.374 r  but_startWriting_IBUF_inst/O
                         net (fo=5, routed)           1.823     2.197    but_startWriting_IBUF
    SLICE_X70Y106        LUT2 (Prop_lut2_I1_O)        0.045     2.242 r  FSM_onehot_TOP_SM[2]_i_1/O
                         net (fo=1, routed)           0.000     2.242    FSM_onehot_TOP_SM[2]_i_1_n_0
    SLICE_X70Y106        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_block_clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    u_clk/block_clock_i/clk_wiz_0/inst/clk_out2_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1019, routed)        0.848    -0.455    clk
    SLICE_X70Y106        FDRE                                         r  FSM_onehot_TOP_SM_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_block_clock_clk_wiz_0_0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 0.867ns (18.172%)  route 3.904ns (81.828%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.904     4.772    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 0.867ns (18.172%)  route 3.904ns (81.828%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.904     4.772    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[6]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 0.867ns (18.172%)  route 3.904ns (81.828%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.904     4.772    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[7]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 0.867ns (18.172%)  route 3.904ns (81.828%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.904     4.772    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[8]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 0.867ns (18.624%)  route 3.789ns (81.376%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.789     4.656    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 0.867ns (18.624%)  route 3.789ns (81.376%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.789     4.656    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 0.867ns (18.624%)  route 3.789ns (81.376%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.789     4.656    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 0.867ns (18.624%)  route 3.789ns (81.376%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.789     4.656    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 0.867ns (18.624%)  route 3.789ns (81.376%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.546 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.789     4.656    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.287    -1.546    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 0.867ns (19.564%)  route 3.565ns (80.436%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( -1.545 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.565     4.432    u_tdc/u_EdgeDetector_1/iHit
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.475 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.494    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.853    -4.359 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.449    -2.910    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.833 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          1.288    -1.545    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.289ns  (logic 0.361ns (15.773%)  route 1.928ns (84.227%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          1.928     2.289    u_tdc/u_Coarse_1/iCE
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[10]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.289ns  (logic 0.361ns (15.773%)  route 1.928ns (84.227%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          1.928     2.289    u_tdc/u_Coarse_1/iCE
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[11]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.289ns  (logic 0.361ns (15.773%)  route 1.928ns (84.227%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.169 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          1.928     2.289    u_tdc/u_Coarse_1/iCE
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.847     0.169    u_tdc/u_Coarse_1/clk
    SLICE_X73Y109        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[9]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_1/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.350ns  (logic 0.361ns (15.366%)  route 1.989ns (84.634%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          1.989     2.350    u_tdc/u_EdgeDetector_1/iHit
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_EdgeDetector_1/iClk
    SLICE_X72Y110        FDCE                                         r  u_tdc/u_EdgeDetector_1/edge_detector_ffd0/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.448ns  (logic 0.361ns (14.752%)  route 2.087ns (85.248%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          2.087     2.448    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[0]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.448ns  (logic 0.361ns (14.752%)  route 2.087ns (85.248%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          2.087     2.448    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[1]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.448ns  (logic 0.361ns (14.752%)  route 2.087ns (85.248%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          2.087     2.448    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[2]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.448ns  (logic 0.361ns (14.752%)  route 2.087ns (85.248%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          2.087     2.448    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[3]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.448ns  (logic 0.361ns (14.752%)  route 2.087ns (85.248%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.168 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          2.087     2.448    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.846     0.168    u_tdc/u_Coarse_1/clk
    SLICE_X71Y111        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[4]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_1/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_block_clock_clk_wiz_0_0  {rise@0.625ns fall@3.125ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.510ns  (logic 0.361ns (14.389%)  route 2.148ns (85.611%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns = ( 0.166 - 0.625 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          2.148     2.510    u_tdc/u_Coarse_1/iCE
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_block_clock_clk_wiz_0_0 rise edge)
                                                      0.625     0.625 r  
    R3                                                0.000     0.625 r  clk_p (IN)
                         net (fo=0)                   0.000     0.625    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.046 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.527    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.828    -1.301 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595    -0.706    u_clk/block_clock_i/clk_wiz_0/inst/clk_out3_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.677 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=26, routed)          0.844     0.166    u_tdc/u_Coarse_1/clk
    SLICE_X71Y112        FDRE                                         r  u_tdc/u_Coarse_1/count_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_block_clock_clk_wiz_0_0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 0.867ns (18.624%)  route 3.789ns (81.376%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.077 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.789     4.656    u_tdc/u_Coarse_2/iCE
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.287    -1.077    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 0.867ns (18.624%)  route 3.789ns (81.376%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.077 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.789     4.656    u_tdc/u_Coarse_2/iCE
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.287    -1.077    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[2]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 0.867ns (18.624%)  route 3.789ns (81.376%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.077 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.789     4.656    u_tdc/u_Coarse_2/iCE
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.287    -1.077    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[3]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 0.867ns (18.624%)  route 3.789ns (81.376%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( -1.077 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.789     4.656    u_tdc/u_Coarse_2/iCE
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.287    -1.077    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[4]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.429ns  (logic 0.867ns (19.577%)  route 3.562ns (80.423%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.170ns = ( -1.076 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.562     4.429    u_tdc/u_EdgeDetector_2/iHit
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.288    -1.076    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.341ns  (logic 0.867ns (19.973%)  route 3.474ns (80.027%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.075 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.474     4.341    u_tdc/u_Coarse_2/iCE
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289    -1.075    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.341ns  (logic 0.867ns (19.973%)  route 3.474ns (80.027%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.075 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.474     4.341    u_tdc/u_Coarse_2/iCE
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289    -1.075    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.341ns  (logic 0.867ns (19.973%)  route 3.474ns (80.027%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.075 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.474     4.341    u_tdc/u_Coarse_2/iCE
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289    -1.075    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.341ns  (logic 0.867ns (19.973%)  route 3.474ns (80.027%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.075 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.474     4.341    u_tdc/u_Coarse_2/iCE
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289    -1.075    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C

Slack:                    inf
  Source:                 hit_n
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.341ns  (logic 0.867ns (19.973%)  route 3.474ns (80.027%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -2.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.169ns = ( -1.075 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 f  hit_n (IN)
                         net (fo=0)                   0.000     0.000    hit_n
    T8                   IBUFDS (Prop_ibufds_IB_O)    0.867     0.867 r  IBUFDS_inst/O
                         net (fo=40, routed)          3.474     4.341    u_tdc/u_Coarse_2/iCE
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     1.944 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     2.963    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.853    -3.891 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.449    -2.441    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.364 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          1.289    -1.075    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.361ns (15.787%)  route 1.926ns (84.213%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          1.926     2.287    u_tdc/u_Coarse_2/iCE
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[0]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.361ns (15.787%)  route 1.926ns (84.213%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          1.926     2.287    u_tdc/u_Coarse_2/iCE
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[10]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.361ns (15.787%)  route 1.926ns (84.213%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          1.926     2.287    u_tdc/u_Coarse_2/iCE
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[11]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.361ns (15.787%)  route 1.926ns (84.213%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          1.926     2.287    u_tdc/u_Coarse_2/iCE
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[5]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.361ns (15.787%)  route 1.926ns (84.213%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          1.926     2.287    u_tdc/u_Coarse_2/iCE
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[6]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.361ns (15.787%)  route 1.926ns (84.213%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          1.926     2.287    u_tdc/u_Coarse_2/iCE
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[7]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.361ns (15.787%)  route 1.926ns (84.213%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          1.926     2.287    u_tdc/u_Coarse_2/iCE
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[8]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.361ns (15.787%)  route 1.926ns (84.213%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 0.638 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          1.926     2.287    u_tdc/u_Coarse_2/iCE
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.847     0.638    u_tdc/u_Coarse_2/clk
    SLICE_X73Y108        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[9]/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.335ns  (logic 0.361ns (15.464%)  route 1.974ns (84.536%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          1.974     2.335    u_tdc/u_EdgeDetector_2/iHit
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_EdgeDetector_2/iClk
    SLICE_X71Y110        FDCE                                         r  u_tdc/u_EdgeDetector_2/edge_detector_ffd0/C

Slack:                    inf
  Source:                 hit_p
                            (input port)
  Destination:            u_tdc/u_Coarse_2/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_block_clock_clk_wiz_0_0  {rise@1.094ns fall@3.594ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.448ns  (logic 0.361ns (14.752%)  route 2.087ns (85.248%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 0.637 - 1.094 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  hit_p (IN)
                         net (fo=0)                   0.000     0.000    hit_p
    T8                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  IBUFDS_inst/O
                         net (fo=40, routed)          2.087     2.448    u_tdc/u_Coarse_2/iCE
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_block_clock_clk_wiz_0_0 rise edge)
                                                      1.094     1.094 r  
    R3                                                0.000     1.094 r  clk_p (IN)
                         net (fo=0)                   0.000     1.094    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     1.515 r  u_clk/block_clock_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     1.996    u_clk/block_clock_i/clk_wiz_0/inst/clk_in1_block_clock_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.828    -0.832 r  u_clk/block_clock_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.595    -0.238    u_clk/block_clock_i/clk_wiz_0/inst/clk_out4_block_clock_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.209 r  u_clk/block_clock_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=26, routed)          0.846     0.637    u_tdc/u_Coarse_2/clk
    SLICE_X70Y111        FDRE                                         r  u_tdc/u_Coarse_2/count_reg[1]/C





