/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:8.1-18.10" *)
module helloworldfpga(Q, R, S, led);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:9.16-9.17" *)
  input Q;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.16-10.17" *)
  input R;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:11.16-11.17" *)
  input S;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:12.17-12.20" *)
  output led;
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X6Y3"),
    .IO_PAD("5"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .P(Q),
    .Q(_0_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X8Y3"),
    .IO_PAD("6"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .P(R),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X10Y3"),
    .IO_PAD("2"),
    .IO_TYPE("BIDIR")
  ) _6_ (
    .P(S),
    .Q(_2_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _7_ (
    .A(_3_),
    .P(led)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) led_LUT3_O (
    .I0(_2_),
    .I1(_0_),
    .I2(_1_),
    .O(_3_)
  );
endmodule
