{"vcs1":{"timestamp_begin":1682278374.012951249, "rt":0.78, "ut":0.23, "st":0.15}}
{"vcselab":{"timestamp_begin":1682278374.861463265, "rt":1.32, "ut":0.21, "st":0.25}}
{"link":{"timestamp_begin":1682278376.238637359, "rt":1.66, "ut":0.07, "st":1.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682278373.726937956}
{"VCS_COMP_START_TIME": 1682278373.726937956}
{"VCS_COMP_END_TIME": 1682278378.716517866}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340856}}
{"stitch_vcselab": {"peak_mem": 238988}}
