sch2vhdl -intstyle ise -family virtex2 -flat -suppress -w machine.sch machine.vhf
sch2vhdl -intstyle ise -family virtex2 -flat -suppress -w machine.sch machine.vhf
sch2vhdl -intstyle ise -family virtex2 -flat -suppress -w machine.sch machine.vhf
sch2vhdl -intstyle ise -family virtex2 -flat -suppress -w machine.sch machine.vhf
xst -intstyle ise -ifn __projnav/machine.xst -ofn machine.syr
ngdbuild -intstyle ise -dd "g:\xilinx\projects\lab4/_ngo" -nt timestamp -i  -p xc2v80-cs144-5 machine.ngc machine.ngd
map -intstyle ise -p xc2v80-cs144-5 -cm area -pr b -k 4 -c 100 -tx off -o machine_map.ncd machine.ngd machine.pcf
par -w -intstyle ise -ol std -t 1 machine_map.ncd machine.ncd machine.pcf
trce -intstyle ise -e 3 -l 3 -s 5 -xml machine machine.ncd -o machine.twr machine.pcf
netgen -intstyle ise -s 5   -pcf machine.pcf -rpw 100 -tpw 0 -ar Structure -xon true -w -ofmt vhdl -sim machine.ncd machine_timesim.vhd
sch2vhdl -intstyle ise -family virtex2 -flat -suppress -w machine.sch machine.vhf
xst -intstyle ise -ifn __projnav/machine.xst -ofn machine.syr
ngdbuild -intstyle ise -dd "g:\xilinx\projects\lab4/_ngo" -nt timestamp -i  -p xc2v80-cs144-5 machine.ngc machine.ngd
map -intstyle ise -p xc2v80-cs144-5 -cm area -pr b -k 4 -c 100 -tx off -o machine_map.ncd machine.ngd machine.pcf
par -w -intstyle ise -ol std -t 1 machine_map.ncd machine.ncd machine.pcf
trce -intstyle ise -e 3 -l 3 -s 5 -xml machine machine.ncd -o machine.twr machine.pcf
netgen -intstyle ise -s 5   -pcf machine.pcf -rpw 100 -tpw 0 -ar Structure -xon true -w -ofmt vhdl -sim machine.ncd machine_timesim.vhd
xst -intstyle ise -ifn __projnav/machine.xst -ofn machine.syr
ngdbuild -intstyle ise -dd "g:\xilinx\projects\lab4/_ngo" -nt timestamp -i  -p xc2v80-cs144-5 machine.ngc machine.ngd
map -intstyle ise -p xc2v80-cs144-5 -cm area -pr b -k 4 -c 100 -tx off -o machine_map.ncd machine.ngd machine.pcf
par -w -intstyle ise -ol std -t 1 machine_map.ncd machine.ncd machine.pcf
trce -intstyle ise -e 3 -l 3 -s 5 -xml machine machine.ncd -o machine.twr machine.pcf
netgen -intstyle ise -s 5   -pcf machine.pcf -rpw 100 -tpw 0 -ar Structure -xon true -w -ofmt vhdl -sim machine.ncd machine_timesim.vhd
xst -intstyle ise -ifn __projnav/machine.xst -ofn machine.syr
ngdbuild -intstyle ise -dd "g:\xilinx\projects\lab4/_ngo" -nt timestamp -i  -p xc2v80-cs144-5 machine.ngc machine.ngd
map -intstyle ise -p xc2v80-cs144-5 -cm area -pr b -k 4 -c 100 -tx off -o machine_map.ncd machine.ngd machine.pcf
par -w -intstyle ise -ol std -t 1 machine_map.ncd machine.ncd machine.pcf
trce -intstyle ise -e 3 -l 3 -s 5 -xml machine machine.ncd -o machine.twr machine.pcf
netgen -intstyle ise -s 5   -pcf machine.pcf -rpw 100 -tpw 0 -ar Structure -xon true -w -ofmt vhdl -sim machine.ncd machine_timesim.vhd
xst -intstyle ise -ifn __projnav/machine.xst -ofn machine.syr
ngdbuild -intstyle ise -dd "g:\xilinx\projects\lab4/_ngo" -nt timestamp -i  -p xc2v80-cs144-5 machine.ngc machine.ngd
map -intstyle ise -p xc2v80-cs144-5 -cm area -pr b -k 4 -c 100 -tx off -o machine_map.ncd machine.ngd machine.pcf
par -w -intstyle ise -ol std -t 1 machine_map.ncd machine.ncd machine.pcf
trce -intstyle ise -e 3 -l 3 -s 5 -xml machine machine.ncd -o machine.twr machine.pcf
netgen -intstyle ise -s 5   -pcf machine.pcf -rpw 100 -tpw 0 -ar Structure -xon true -w -ofmt vhdl -sim machine.ncd machine_timesim.vhd
xst -intstyle ise -ifn __projnav/machine.xst -ofn machine.syr
ngdbuild -intstyle ise -dd "g:\xilinx\projects\lab4/_ngo" -nt timestamp -i  -p xc2v80-cs144-5 machine.ngc machine.ngd
map -intstyle ise -p xc2v80-cs144-5 -cm area -pr b -k 4 -c 100 -tx off -o machine_map.ncd machine.ngd machine.pcf
par -w -intstyle ise -ol std -t 1 machine_map.ncd machine.ncd machine.pcf
trce -intstyle ise -e 3 -l 3 -s 5 -xml machine machine.ncd -o machine.twr machine.pcf
netgen -intstyle ise -s 5   -pcf machine.pcf -rpw 100 -tpw 0 -ar Structure -xon true -w -ofmt vhdl -sim machine.ncd machine_timesim.vhd
xst -intstyle ise -ifn __projnav/machine.xst -ofn machine.syr
ngdbuild -intstyle ise -dd "g:\xilinx\projects\lab4/_ngo" -nt timestamp -i  -p xc2v80-cs144-5 machine.ngc machine.ngd
map -intstyle ise -p xc2v80-cs144-5 -cm area -pr b -k 4 -c 100 -tx off -o machine_map.ncd machine.ngd machine.pcf
par -w -intstyle ise -ol std -t 1 machine_map.ncd machine.ncd machine.pcf
trce -intstyle ise -e 3 -l 3 -s 5 -xml machine machine.ncd -o machine.twr machine.pcf
netgen -intstyle ise -s 5   -pcf machine.pcf -rpw 100 -tpw 0 -ar Structure -xon true -w -ofmt vhdl -sim machine.ncd machine_timesim.vhd
xst -intstyle ise -ifn __projnav/machine.xst -ofn machine.syr
ngdbuild -intstyle ise -dd "g:\xilinx\projects\lab4/_ngo" -nt timestamp -i  -p xc2v80-cs144-5 machine.ngc machine.ngd
map -intstyle ise -p xc2v80-cs144-5 -cm area -pr b -k 4 -c 100 -tx off -o machine_map.ncd machine.ngd machine.pcf
par -w -intstyle ise -ol std -t 1 machine_map.ncd machine.ncd machine.pcf
trce -intstyle ise -e 3 -l 3 -s 5 -xml machine machine.ncd -o machine.twr machine.pcf
netgen -intstyle ise -s 5   -pcf machine.pcf -rpw 100 -tpw 0 -ar Structure -xon true -w -ofmt vhdl -sim machine.ncd machine_timesim.vhd
sch2vhdl -intstyle ise -family virtex2 -flat -suppress -w machine.sch machine.vhf
xst -intstyle ise -ifn __projnav/machine.xst -ofn machine.syr
ngdbuild -intstyle ise -dd "g:\xilinx\projects\lab4/_ngo" -nt timestamp -i  -p xc2v80-cs144-5 machine.ngc machine.ngd
map -intstyle ise -p xc2v80-cs144-5 -cm area -pr b -k 4 -c 100 -tx off -o machine_map.ncd machine.ngd machine.pcf
par -w -intstyle ise -ol std -t 1 machine_map.ncd machine.ncd machine.pcf
trce -intstyle ise -e 3 -l 3 -s 5 -xml machine machine.ncd -o machine.twr machine.pcf
trce -intstyle ise -e 3 -l 3 -s 5 -xml machine machine.ncd -o machine.twr machine.pcf
