This is a digital hardware design of UART communication protocol using VHDL as the HDL. 
Description of the design files are documented as Markdown source files that have ".md" file extension. Testbenches are also provided. 
Testbenches are also provided.
