Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Thu Oct 29 08:53:50 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -file ./report/DCT_timing_synth.rpt
| Design       : DCT
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.937ns (36.262%)  route 1.647ns (63.738%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.737     1.737    DCT_Loop_1_proc_U0/ap_clk
                         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.255 f  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]/Q
                         net (fo=8, unplaced)         0.349     2.604    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.899 f  DCT_Loop_1_proc_U0/Y_write_INST_0/O
                         net (fo=12, unplaced)        0.497     3.396    DCT_Loop_1_proc_U0/Y_write
                         LUT6 (Prop_lut6_I5_O)        0.124     3.520 r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58[3]_i_1/O
                         net (fo=4, unplaced)         0.801     4.321    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58[3]_i_1_n_0
                         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=29, unset)           1.563    11.563    DCT_Loop_1_proc_U0/ap_clk
                         FDRE                                         r  DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.035    11.528    
                         FDRE (Setup_fdre_C_R)       -0.524    11.004    DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58_reg[0]
  -------------------------------------------------------------------
                         required time                         11.004    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  6.683    




