// Seed: 1446426244
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_5 = id_5;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4
);
  tri id_6;
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  id_7(
      .id_0(id_3), .id_1(1), .id_2(id_6 !=? 1), .id_3(id_1), .id_4()
  );
endmodule
