dict set slaves control {ports {led_reg {type i_ap_none width 32} sw_reg {type o_ap_vld width 32}} mems {} has_ctrl 0}
set datawidth 32
set addrwidth 64
set intr_clr_mode TOW
