{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615214737570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615214737581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 08 15:45:37 2021 " "Processing started: Mon Mar 08 15:45:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615214737581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615214737581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hello_World_VHDL -c Hello_World_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hello_World_VHDL -c Hello_World_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615214737582 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1615214738367 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1615214738367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generated/uart_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generated/uart_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Interface-BEHAVIORAL " "Found design unit 1: UART_Interface-BEHAVIORAL" {  } { { "Generated/UART_Interface.vhd" "" { Text "C:/Users/LeonB/Documents/VHDPlus/Projects/Hello_World_VHDL/Generated/UART_Interface.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615214753796 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Interface " "Found entity 1: UART_Interface" {  } { { "Generated/UART_Interface.vhd" "" { Text "C:/Users/LeonB/Documents/VHDPlus/Projects/Hello_World_VHDL/Generated/UART_Interface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615214753796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615214753796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hello_world_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hello_World_VHDL-rtl " "Found design unit 1: Hello_World_VHDL-rtl" {  } { { "Hello_World_VHDL.vhd" "" { Text "C:/Users/LeonB/Documents/VHDPlus/Projects/Hello_World_VHDL/Hello_World_VHDL.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615214753802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hello_World_VHDL " "Found entity 1: Hello_World_VHDL" {  } { { "Hello_World_VHDL.vhd" "" { Text "C:/Users/LeonB/Documents/VHDPlus/Projects/Hello_World_VHDL/Hello_World_VHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615214753802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615214753802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hello_World_VHDL " "Elaborating entity \"Hello_World_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615214753853 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MyString Hello_World_VHDL.vhd(13) " "VHDL Signal Declaration warning at Hello_World_VHDL.vhd(13): used explicit default value for signal \"MyString\" because signal was never assigned a value" {  } { { "Hello_World_VHDL.vhd" "" { Text "C:/Users/LeonB/Documents/VHDPlus/Projects/Hello_World_VHDL/Hello_World_VHDL.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1615214753855 "|Hello_World_VHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Interface UART_Interface:UART_0 " "Elaborating entity \"UART_Interface\" for hierarchy \"UART_Interface:UART_0\"" {  } { { "Hello_World_VHDL.vhd" "UART_0" { Text "C:/Users/LeonB/Documents/VHDPlus/Projects/Hello_World_VHDL/Hello_World_VHDL.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615214753898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615214754671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615214755300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615214755300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615214755400 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615214755400 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615214755400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615214755400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615214755450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 08 15:45:55 2021 " "Processing ended: Mon Mar 08 15:45:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615214755450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615214755450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615214755450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615214755450 ""}
