// Seed: 2042823008
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    input id_6,
    input logic id_7
);
  reg id_8;
  always @(posedge id_7) begin
    id_8 <= id_1 - id_3;
  end
endmodule
