{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 1.5109,
	"cts__clock__skew__setup__pre_repair": 0.373234,
	"cts__clock__skew__hold__pre_repair": 0.373234,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0864669,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.0621405,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 164,
	"cts__power__internal__total__pre_repair": 0.00537628,
	"cts__power__switching__total__pre_repair": 0.00369902,
	"cts__power__leakage__total__pre_repair": 1.67917e-08,
	"cts__power__total__pre_repair": 0.00907532,
	"cts__design__io__pre_repair": 145,
	"cts__design__die__area__pre_repair": 1.02784e+07,
	"cts__design__core__area__pre_repair": 1.001e+07,
	"cts__design__instance__count__pre_repair": 61230,
	"cts__design__instance__area__pre_repair": 5.68504e+06,
	"cts__design__instance__count__stdcell__pre_repair": 61224,
	"cts__design__instance__area__stdcell__pre_repair": 110249,
	"cts__design__instance__count__macros__pre_repair": 6,
	"cts__design__instance__area__macros__pre_repair": 5.57479e+06,
	"cts__design__instance__utilization__pre_repair": 0.567939,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.0248581,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 1.5109,
	"cts__clock__skew__setup__post_repair": 0.373234,
	"cts__clock__skew__hold__post_repair": 0.373234,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0864669,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.0621405,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 164,
	"cts__power__internal__total__post_repair": 0.00537628,
	"cts__power__switching__total__post_repair": 0.00369902,
	"cts__power__leakage__total__post_repair": 1.67917e-08,
	"cts__power__total__post_repair": 0.00907532,
	"cts__design__io__post_repair": 145,
	"cts__design__die__area__post_repair": 1.02784e+07,
	"cts__design__core__area__post_repair": 1.001e+07,
	"cts__design__instance__count__post_repair": 61230,
	"cts__design__instance__area__post_repair": 5.68504e+06,
	"cts__design__instance__count__stdcell__post_repair": 61224,
	"cts__design__instance__area__stdcell__post_repair": 110249,
	"cts__design__instance__count__macros__post_repair": 6,
	"cts__design__instance__area__macros__post_repair": 5.57479e+06,
	"cts__design__instance__utilization__post_repair": 0.567939,
	"cts__design__instance__utilization__stdcell__post_repair": 0.0248581,
	"cts__design__instance__displacement__total": 876.866,
	"cts__design__instance__displacement__mean": 0.014,
	"cts__design__instance__displacement__max": 176.657,
	"cts__route__wirelength__estimated": 709836,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 9,
	"cts__design__instance__displacement__total": 8.709,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 1.285,
	"cts__route__wirelength__estimated": 710287,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.709002,
	"cts__clock__skew__setup": 0.395002,
	"cts__clock__skew__hold": 0.395002,
	"cts__timing__drv__max_slew_limit": 0.0841269,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0595135,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00537684,
	"cts__power__switching__total": 0.00369097,
	"cts__power__leakage__total": 1.68722e-08,
	"cts__power__total": 0.00906783,
	"cts__design__io": 145,
	"cts__design__die__area": 1.02784e+07,
	"cts__design__core__area": 1.001e+07,
	"cts__design__instance__count": 61239,
	"cts__design__instance__area": 5.6852e+06,
	"cts__design__instance__count__stdcell": 61233,
	"cts__design__instance__area__stdcell": 110410,
	"cts__design__instance__count__macros": 6,
	"cts__design__instance__area__macros": 5.57479e+06,
	"cts__design__instance__utilization": 0.567955,
	"cts__design__instance__utilization__stdcell": 0.0248942
}