<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='tv80.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: tv80
    <br/>
    Created: May 14, 2004
    <br/>
    Updated: Oct 17, 2012
    <br/>
    SVN Updated: Feb  2, 2012
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Mature
    
    <br/>
    Additional info:
    
     ASIC proven
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: BSD
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The TV80 is an 8-bit Z80-compatible microprocessor core, written in Verilog.  It is based on Daniel Wallner's VHDL T80 core.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - executes 8080/Z80 instruction set
     <br/>
     - cycle timing is similar to original Z80
     <br/>
     - small die area
     <br/>
     - sample peripheral with GMII interface
     <br/>
     - Optional Wishbone wrapper for TV80 core now available
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - taped out in TSMC 130nm (250 Mhz, ~20k gates)
     <br/>
     - taped out in TSMC 65nm process (125 Mhz)
     <br/>
     - Microprocessor-controlled verification environment
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
