INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/audio_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_tb
