{"vcs1":{"timestamp_begin":1677631718.622295226, "rt":0.38, "ut":0.15, "st":0.10}}
{"vcselab":{"timestamp_begin":1677631719.067919303, "rt":0.45, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1677631719.571938652, "rt":0.21, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677631718.304368719}
{"VCS_COMP_START_TIME": 1677631718.304368719}
{"VCS_COMP_END_TIME": 1677631719.851532595}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338128}}
{"stitch_vcselab": {"peak_mem": 238980}}
