<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="269" />
   <clocksource preferredWidth="269" />
   <frequency preferredWidth="250" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Project,Library/Embedded Processors,Library/Memories and Memory Controllers/On-Chip,Library/Memories and Memory Controllers,Library" />
 <window width="1100" height="800" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation
   synthesis="VHDL"
   testbench_system="STANDARD"
   simulation="VHDL"
   testbench_simulation="VHDL" />
</preferences>
