// Seed: 799252202
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri   id_3
);
  wire id_5;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output wand id_2,
    input wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    input uwire id_7
);
  genvar id_9, id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_2
  );
  wand id_11 = id_6;
  wire id_12;
  assign id_9 = 1;
  or primCall (id_2, id_3, id_10, id_7);
  wire id_13;
endmodule
module module_2;
  assign id_1 = 1;
  wire id_3;
endmodule
