
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001243                       # Number of seconds simulated
sim_ticks                                  1243057500                       # Number of ticks simulated
final_tick                               4803290366000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              130408203                       # Simulator instruction rate (inst/s)
host_op_rate                                304887026                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110821423                       # Simulator tick rate (ticks/s)
host_mem_usage                                1545852                       # Number of bytes of host memory used
host_seconds                                    11.22                       # Real time elapsed on the host
sim_insts                                  1462754895                       # Number of instructions simulated
sim_ops                                    3419842194                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        17272                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          312                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           32576                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           43456                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              93616                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        32576                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         32576                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        36224                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           36224                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2159                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           39                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              509                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              679                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3386                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           566                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                566                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13894772                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       250994                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           26206350                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           34958962                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              75311078                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      26206350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         26206350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        29141049                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             29141049                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        29141049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13894772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       250994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          26206350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          34958962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total            104452127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3386                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        566                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      566                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 216448                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   36928                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   93616                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                36224                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                50                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                58                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                23                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                21                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               301                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               326                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               871                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               764                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               161                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              147                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11               48                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               58                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               67                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              188                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              119                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                26                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                29                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                36                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                56                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                16                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                62                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                77                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               72                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               67                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1240898500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2198                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1188                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  566                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    3147                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     213                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1172                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    216.354949                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   134.349972                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   258.341310                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          572     48.81%     48.81% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          296     25.26%     74.06% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          107      9.13%     83.19% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           53      4.52%     87.71% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           28      2.39%     90.10% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           25      2.13%     92.24% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           13      1.11%     93.34% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           20      1.71%     95.05% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           58      4.95%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1172                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     105.828571                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     69.361497                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    109.481797                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             7     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             6     17.14%     37.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             7     20.00%     57.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3      8.57%     65.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             1      2.86%     68.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            2      5.71%     74.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            1      2.86%     77.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            1      2.86%     80.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-207            1      2.86%     82.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      2.86%     85.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::240-255            1      2.86%     88.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::272-287            1      2.86%     91.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::304-319            1      2.86%     94.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::400-415            2      5.71%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.485714                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.462011                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.919444                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               27     77.14%     77.14% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                7     20.00%     97.14% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::19                1      2.86%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     69577000                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               132989500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   16910000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20572.74                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39322.74                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       174.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        29.71                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     75.31                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     29.14                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.59                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2509                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     280                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.19                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                49.47                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     313992.54                       # Average gap between requests
system.mem_cntrl.pageHitRate                    70.64                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4412520                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2345310                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                13080480                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 991800                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         92196000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             55714080                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              3013440                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       315619830                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy        99648960                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         45901680                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              632924100                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            509.167195                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1114526250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3894000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      39084000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    163646000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    259501500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      86973000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    692122000                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3969840                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2102430                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                11109840                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                2020140                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         90352080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             45782400                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3923520                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       276426060                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       110638080                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         69366900                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              615691290                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            495.303950                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1128601750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      5982000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      38340000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    243004750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    287481500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      66255750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    602254750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  449969                       # Number of BP lookups
system.cpu.branchPred.condPredicted            449969                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             52799                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               375927                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   44710                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10649                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.266081                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          375927                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             101515                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           274412                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        37331                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      360528                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      226699                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8858                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1946                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      282568                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1451                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2509306000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2486115                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             578938                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2034818                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      449969                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             146225                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1608138                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  115048                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      49852                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1822                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         39440                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    276318                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20788                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     738                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2335745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.721498                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.084725                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1693490     72.50%     72.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57756      2.47%     74.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30774      1.32%     76.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    37478      1.60%     77.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36276      1.55%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33555      1.44%     80.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    32174      1.38%     82.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30616      1.31%     83.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   383626     16.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2335745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.180993                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.818473                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   545123                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1205356                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    460346                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 67396                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  57524                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3600205                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  57524                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   588863                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  553627                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         360662                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    479674                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                295395                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3368446                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3241                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  24412                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16995                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 233956                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3699838                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8448934                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5202391                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11988                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1960363                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1739521                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14397                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14433                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    282373                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               441414                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              278271                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             33310                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            32435                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2981448                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16957                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2568573                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             20431                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1241056                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1813532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5286                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2335745                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.099680                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.984564                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1578915     67.60%     67.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              194173      8.31%     75.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              127557      5.46%     81.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              103911      4.45%     85.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               95303      4.08%     89.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               86528      3.70%     93.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               77404      3.31%     96.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               46355      1.98%     98.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25599      1.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2335745                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25533     66.88%     66.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    45      0.12%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9006     23.59%     90.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3559      9.32%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                12      0.03%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               25      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35335      1.38%      1.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1907232     74.25%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1480      0.06%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1783      0.07%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3069      0.12%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               380174     14.80%     90.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              237959      9.26%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1417      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            120      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2568573                       # Type of FU issued
system.cpu.iq.rate                           1.033167                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       38180                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014864                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7521619                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4229396                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2398788                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9883                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              11298                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4172                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2566556                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4862                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            31608                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       183641                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          668                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1269                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        88113                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1385                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2137                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  57524                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  295817                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                147237                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2998408                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5094                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                441414                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               278271                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15444                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1227                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                145558                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1269                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16184                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        54860                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                71044                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2450125                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                351639                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            107764                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_refs                       576387                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   243357                       # Number of branches executed
system.cpu.iew.exec_stores                     224748                       # Number of stores executed
system.cpu.iew.exec_rate                     0.985524                       # Inst execution rate
system.cpu.iew.wb_sent                        2420820                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2402960                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1581865                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2540383                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.966552                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.622688                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1239772                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11671                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             54958                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2131735                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.824391                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.906691                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1600060     75.06%     75.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       190398      8.93%     83.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        76892      3.61%     87.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        78466      3.68%     91.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        44841      2.10%     93.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27688      1.30%     94.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17332      0.81%     95.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12457      0.58%     96.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        83601      3.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2131735                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               938834                       # Number of instructions committed
system.cpu.commit.committedOps                1757383                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         447944                       # Number of memory references committed
system.cpu.commit.loads                        257784                       # Number of loads committed
system.cpu.commit.membars                        1114                       # Number of memory barriers committed
system.cpu.commit.branches                     188118                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1739645                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19882                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14771      0.84%      0.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1289924     73.40%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1270      0.07%     74.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1652      0.09%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          257330     14.64%     89.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         190160     10.82%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1757383                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 83601                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5039708                       # The number of ROB reads
system.cpu.rob.rob_writes                     6202223                       # The number of ROB writes
system.cpu.timesIdled                            7317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          150370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      938834                       # Number of Instructions Simulated
system.cpu.committedOps                       1757383                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.648088                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.648088                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.377631                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.377631                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3617782                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1916711                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6623                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3499                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1094930                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   707666                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1110593                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13123                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21161                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              459413                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21161                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.710363                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1033603                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1033603                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       290024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          290024                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       181117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         181117                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          549                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           549                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        471141                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           471141                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       471690                       # number of overall hits
system.cpu.dcache.overall_hits::total          471690                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        22599                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         22599                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8986                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8986                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2946                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2946                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        31585                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31585                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        34531                       # number of overall misses
system.cpu.dcache.overall_misses::total         34531                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    293923000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    293923000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    159886995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    159886995                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    453809995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    453809995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    453809995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    453809995                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       312623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       312623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       190103                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       190103                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3495                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3495                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       502726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       502726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       506221                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       506221                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.072288                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072288                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047269                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.842918                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.842918                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.062827                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062827                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.068213                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.068213                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13006.017965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13006.017965                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17792.899510                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17792.899510                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14367.895995                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14367.895995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13142.104051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13142.104051                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2802                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               274                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.226277                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17445                       # number of writebacks
system.cpu.dcache.writebacks::total             17445                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        12718                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12718                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12799                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12799                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12799                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12799                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9881                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9881                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8905                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        18786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21732                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21732                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    138649500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    138649500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    149813495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    149813495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     37146000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     37146000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    288462995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    288462995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    325608995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    325608995                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.046843                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046843                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.842918                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.842918                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037368                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037368                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042930                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042930                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14031.929967                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14031.929967                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16823.525547                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16823.525547                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12608.961303                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12608.961303                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15355.211061                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15355.211061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14982.928170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14982.928170                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             20591                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.785148                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              253760                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20591                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.323831                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.785148                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            573249                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           573249                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       253121                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          253121                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        253121                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           253121                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       253121                       # number of overall hits
system.cpu.icache.overall_hits::total          253121                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        23197                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         23197                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        23197                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          23197                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        23197                       # number of overall misses
system.cpu.icache.overall_misses::total         23197                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    332813500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    332813500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    332813500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    332813500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    332813500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    332813500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       276318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       276318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       276318                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       276318                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       276318                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       276318                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083950                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083950                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083950                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083950                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083950                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083950                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14347.264733                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14347.264733                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14347.264733                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14347.264733                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14347.264733                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14347.264733                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          313                       # number of writebacks
system.cpu.icache.writebacks::total               313                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2585                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2585                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2585                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2585                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2585                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2585                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20612                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20612                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20612                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20612                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20612                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    287035500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    287035500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    287035500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    287035500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    287035500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    287035500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074595                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074595                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074595                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074595                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13925.650107                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13925.650107                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13925.650107                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13925.650107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13925.650107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13925.650107                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          84096                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        42284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          457                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            14047                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        13330                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          717                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                21541                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               39322                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18324                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24552                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               571                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              571                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8334                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8334                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          33439                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        61785                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        71112                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  132897                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1337280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2515564                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3852844                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             27884                       # Total snoops (count)
system.l2bus.snoopTraffic                       82488                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              65138                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.233612                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.448392                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    50638     77.74%     77.74% # Request fanout histogram
system.l2bus.snoop_fanout::1                    13783     21.16%     98.90% # Request fanout histogram
system.l2bus.snoop_fanout::2                      717      1.10%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                65138                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             60108500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.8                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            5535000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            30949939                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32442492                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1124                       # number of replacements
system.l2cache.tags.tagsinuse            32330.142152                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14001                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1124                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                12.456406                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9520.200316                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22799.941836                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.290533                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.695799                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.986638                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32343                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          690                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6883                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24758                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.987030                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               673380                       # Number of tag accesses
system.l2cache.tags.data_accesses              673380                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17758                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17758                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           26                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              26                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7757                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7757                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        20072                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12642                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32714                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            20072                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20399                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               40471                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           20072                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20399                       # number of overall hits
system.l2cache.overall_hits::total              40471                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          545                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           545                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          577                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            577                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          509                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          185                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          694                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            509                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            762                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1271                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           509                       # number of overall misses
system.l2cache.overall_misses::cpu.data           762                       # number of overall misses
system.l2cache.overall_misses::total             1271                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13366000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13366000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     41101000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     41101000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     44865000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     22084500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     66949500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     44865000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     63185500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    108050500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     44865000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     63185500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    108050500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17758                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17758                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          571                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          571                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8334                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8334                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        20581                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12827                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        33408                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        20581                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21161                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41742                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        20581                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21161                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41742                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.954466                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.954466                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.069234                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.069234                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.024732                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.014423                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.020773                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.024732                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.036010                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.030449                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.024732                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.036010                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.030449                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24524.770642                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24524.770642                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 71232.235702                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71232.235702                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 88143.418468                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 119375.675676                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 96469.020173                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 88143.418468                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 82920.603675                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 85012.195122                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 88143.418468                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 82920.603675                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 85012.195122                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             566                       # number of writebacks
system.l2cache.writebacks::total                  566                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          545                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          545                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          577                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          577                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          509                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          185                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          694                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          509                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          762                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1271                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          509                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          762                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1271                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7916000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7916000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     35331000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     35331000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     39775000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     20234500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     60009500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     39775000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     55565500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     95340500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     39775000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     55565500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     95340500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.954466                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.954466                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.069234                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.069234                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.024732                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.014423                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020773                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.024732                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.036010                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.030449                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.024732                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.036010                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.030449                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14524.770642                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14524.770642                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61232.235702                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61232.235702                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 78143.418468                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 109375.675676                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86469.020173                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 78143.418468                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 72920.603675                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 75012.195122                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 78143.418468                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 72920.603675                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 75012.195122                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         24134                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23708                       # Transaction distribution
system.membus.trans_dist::ReadResp              24402                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          566                       # Transaction distribution
system.membus.trans_dist::CleanEvict              558                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              628                       # Transaction distribution
system.membus.trans_dist::ReadExReq               494                       # Transaction distribution
system.membus.trans_dist::ReadExResp              494                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           694                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        20009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        20009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       112256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       112756                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        17272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        17272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  130808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            21163                       # Total snoops (count)
system.membus.snoopTraffic                     169304                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25770                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.822429                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.382158                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4576     17.76%     17.76% # Request fanout histogram
system.membus.snoop_fanout::1                   21194     82.24%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25770                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14282999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3605249                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5601330                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer5.occupancy           18327692                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4803290366000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001878                       # Number of seconds simulated
sim_ticks                                  1877713000                       # Number of ticks simulated
final_tick                               4803925021500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               84206224                       # Simulator instruction rate (inst/s)
host_op_rate                                196854127                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              108053337                       # Simulator tick rate (ticks/s)
host_mem_usage                                1568380                       # Number of bytes of host memory used
host_seconds                                    17.38                       # Real time elapsed on the host
sim_insts                                  1463304419                       # Number of instructions simulated
sim_ops                                    3420860059                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        26544                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          456                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           33984                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           56064                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             117048                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        33984                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         33984                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        41344                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           41344                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3318                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           57                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              531                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              876                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4782                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           646                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                646                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     14136346                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       242849                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           18098613                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           29857598                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              62335405                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      18098613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         18098613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        22018274                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             22018274                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        22018274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     14136346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       242849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          18098613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          29857598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             84353679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4782                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        646                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4782                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      646                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 305728                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   41152                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  117048                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                41344                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                51                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                63                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                24                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                26                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               441                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               546                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1300                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               312                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8              1109                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               164                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              150                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11               53                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               60                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               75                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              270                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              133                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                27                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                16                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                54                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                56                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                20                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                67                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                78                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               38                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               91                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               74                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1875812500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3375                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1407                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  646                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4508                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     244                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     40                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     41                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1515                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    229.048185                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   141.191527                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   267.156245                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          707     46.67%     46.67% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          381     25.15%     71.82% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          148      9.77%     81.58% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           73      4.82%     86.40% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           37      2.44%     88.84% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           35      2.31%     91.16% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           27      1.78%     92.94% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           25      1.65%     94.59% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           82      5.41%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1515                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           39                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     113.564103                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     73.558154                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    112.570398                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             8     20.51%     20.51% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             6     15.38%     35.90% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             7     17.95%     53.85% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             1      2.56%     64.10% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            2      5.13%     69.23% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            2      5.13%     74.36% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::176-191            1      2.56%     76.92% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-207            1      2.56%     79.49% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      2.56%     82.05% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::240-255            2      5.13%     87.18% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::272-287            1      2.56%     89.74% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::304-319            1      2.56%     92.31% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::320-335            1      2.56%     94.87% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::400-415            2      5.13%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            39                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           39                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.487179                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.463664                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.913979                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               30     76.92%     76.92% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                8     20.51%     97.44% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::19                1      2.56%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            39                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     99011500                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               188580250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   23885000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20726.71                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39476.71                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       162.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        21.92                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     62.34                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     22.02                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.27                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      26.28                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3592                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     314                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 75.19                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                48.61                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     345580.78                       # Average gap between requests
system.mem_cntrl.pageHitRate                    72.03                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  5976180                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3168825                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                19742100                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1148400                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         141981840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             77677890                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4791840                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       480369780                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       161400000                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         64660800                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              960917655                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            511.748949                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1694182750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      6408000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      60192000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    223401250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    420302750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     116202000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1053370000                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4862340                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2580600                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                14408520                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                2208060                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         138294000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             61084050                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              5918400                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       418878180                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       177940320                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy        101420040                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              927700680                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            494.058826                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1720416250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      9264000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      58698000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    351011750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    462741250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      81618500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    914640750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  720045                       # Number of BP lookups
system.cpu.branchPred.condPredicted            720045                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             84522                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602967                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   70100                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              17043                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.261567                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          602967                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             162149                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           440818                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        59623                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      571961                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      358377                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14240                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3258                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      447164                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2158                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3143961500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3755426                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             918702                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3254736                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      720045                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             232249                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2396861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  183530                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      73869                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2826                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         61827                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           37                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    437648                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 33119                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                    1119                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3545904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.811216                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.141467                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2524141     71.18%     71.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89561      2.53%     73.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    49143      1.39%     75.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    58099      1.64%     76.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    57640      1.63%     78.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    52877      1.49%     79.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    51090      1.44%     81.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    48054      1.36%     82.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   615299     17.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3545904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.191735                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.866676                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   863530                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1749876                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    732212                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                108521                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  91765                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5748491                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  91765                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   933310                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  798857                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         488063                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    763879                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                470030                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5376634                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5054                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  41181                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  34141                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 364462                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5924355                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13542101                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8327892                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             15302                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3109130                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2815182                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21987                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          22044                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    451091                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               706885                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              441176                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             49879                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            47583                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4752077                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               25212                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4073962                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             33039                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2002004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2967315                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           8164                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3545904                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.148921                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.013461                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2344596     66.12%     66.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              308122      8.69%     74.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              202818      5.72%     80.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              165288      4.66%     85.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              151639      4.28%     89.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              137284      3.87%     93.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              122427      3.45%     96.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               73038      2.06%     98.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               40692      1.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3545904                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39925     67.53%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    62      0.10%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13704     23.18%     90.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5369      9.08%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                20      0.03%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               38      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             57399      1.41%      1.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3024480     74.24%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2399      0.06%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3234      0.08%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3981      0.10%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               603981     14.83%     90.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              376514      9.24%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1794      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            176      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4073962                       # Type of FU issued
system.cpu.iq.rate                           1.084820                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       59118                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014511                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11773232                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6766615                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3802316                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12753                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              14457                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5386                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4069387                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6294                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49546                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       300117                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1023                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1839                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       141510                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2097                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3209                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  91765                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  406728                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                221499                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4777295                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8057                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                706885                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               441176                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23378                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1899                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                218962                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1839                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26060                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        87519                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               113579                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3883040                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                557522                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            173609                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             6                       # number of nop insts executed
system.cpu.iew.exec_refs                       912575                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   385362                       # Number of branches executed
system.cpu.iew.exec_stores                     355053                       # Number of stores executed
system.cpu.iew.exec_rate                     1.033981                       # Inst execution rate
system.cpu.iew.wb_sent                        3836242                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3807702                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2513189                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4046333                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.013920                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621103                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2000683                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             87892                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3218131                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.862379                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.935728                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2373068     73.74%     73.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       304836      9.47%     83.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       122319      3.80%     87.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       124982      3.88%     90.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        71059      2.21%     93.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        44432      1.38%     94.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27485      0.85%     95.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        20078      0.62%     95.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       129872      4.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3218131                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1488358                       # Number of instructions committed
system.cpu.commit.committedOps                2775248                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         706423                       # Number of memory references committed
system.cpu.commit.loads                        406760                       # Number of loads committed
system.cpu.commit.membars                        1214                       # Number of memory barriers committed
system.cpu.commit.branches                     297953                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2746981                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30524                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24579      0.89%      0.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2036855     73.39%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2046      0.07%     74.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3011      0.11%     74.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          406178     14.64%     89.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         299663     10.80%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2775248                       # Class of committed instruction
system.cpu.commit.bw_lim_events                129872                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7855572                       # The number of ROB reads
system.cpu.rob.rob_writes                     9885807                       # The number of ROB writes
system.cpu.timesIdled                           11543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          209522                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1488358                       # Number of Instructions Simulated
system.cpu.committedOps                       2775248                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.523201                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.523201                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.396322                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.396322                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5740178                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3041451                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8577                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4509                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1754885                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1133337                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1758421                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20046                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             33722                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              810832                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34746                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.335981                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          777                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1637520                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1637520                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       459639                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          459639                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       285283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         285283                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          843                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           843                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        744922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           744922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       745765                       # number of overall hits
system.cpu.dcache.overall_hits::total          745765                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        37291                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37291                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14366                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14366                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4477                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4477                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        51657                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51657                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        56134                       # number of overall misses
system.cpu.dcache.overall_misses::total         56134                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    468626000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    468626000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    245398490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    245398490                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    714024490                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    714024490                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    714024490                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    714024490                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       496930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       496930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       299649                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       299649                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5320                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5320                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       796579                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       796579                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       801899                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       801899                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.075043                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075043                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047943                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047943                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.841541                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.841541                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064849                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064849                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.070001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.070001                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12566.731919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12566.731919                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17081.894055                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17081.894055                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13822.414968                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13822.414968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12720.000178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12720.000178                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4230                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               428                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.883178                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27167                       # number of writebacks
system.cpu.dcache.writebacks::total             27167                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        21384                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21384                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          136                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21520                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21520                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21520                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21520                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        15907                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15907                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14230                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14230                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4477                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4477                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34614                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34614                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    217074500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    217074500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    228341990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    228341990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     57259500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     57259500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    445416490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    445416490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    502675990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    502675990                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047489                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047489                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.841541                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.841541                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037833                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037833                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043165                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043165                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13646.476394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13646.476394                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16046.520731                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16046.520731                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12789.702926                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12789.702926                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14779.722268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14779.722268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14522.331715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14522.331715                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32816                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.786766                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              410453                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33325                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.316669                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.786766                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            908151                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           908151                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       400719                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          400719                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        400719                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           400719                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       400719                       # number of overall hits
system.cpu.icache.overall_hits::total          400719                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        36929                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36929                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        36929                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36929                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        36929                       # number of overall misses
system.cpu.icache.overall_misses::total         36929                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    504146500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    504146500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    504146500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    504146500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    504146500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    504146500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       437648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       437648                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       437648                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       437648                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       437648                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       437648                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.084381                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.084381                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.084381                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.084381                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.084381                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.084381                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13651.777736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13651.777736                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13651.777736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13651.777736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13651.777736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13651.777736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          240                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.631579                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          525                       # number of writebacks
system.cpu.icache.writebacks::total               525                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4075                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4075                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4075                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4075                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4075                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4075                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32854                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32854                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32854                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32854                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32854                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32854                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    436431000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    436431000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    436431000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    436431000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    436431000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    436431000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.075069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.075069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.075069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.075069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.075069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.075069                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13283.953248                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13283.953248                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13283.953248                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13283.953248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13283.953248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13283.953248                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         134005                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        67370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          731                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            21360                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        20597                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          763                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                33414                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               62289                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28338                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             39492                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               892                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              892                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13339                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13339                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          53237                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        98471                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       112606                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  211077                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2132928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3967028                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6099956                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             43117                       # Total snoops (count)
system.l2bus.snoopTraffic                      114368                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             102304                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.223413                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.434071                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    80211     78.40%     78.40% # Request fanout histogram
system.l2bus.snoop_fanout::1                    21330     20.85%     99.25% # Request fanout histogram
system.l2bus.snoop_fanout::2                      763      0.75%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               102304                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             94997000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.1                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            8704000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            49329905                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            51449981                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1293                       # number of replacements
system.l2cache.tags.tagsinuse            32344.716185                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3241690                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33686                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                96.232560                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9511.037027                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22823.679158                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.290254                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.696523                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.987082                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32393                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7484                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24600                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.988556                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1072311                       # Number of tag accesses
system.l2cache.tags.data_accesses             1072311                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        27692                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        27692                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           44                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              44                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12573                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12573                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        32270                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20145                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        52415                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            32270                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            32718                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               64988                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           32270                       # number of overall hits
system.l2cache.overall_hits::cpu.data           32718                       # number of overall hits
system.l2cache.overall_hits::total              64988                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          848                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           848                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          766                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            766                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          531                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          238                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          769                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            531                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1004                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1535                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           531                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1004                       # number of overall misses
system.l2cache.overall_misses::total             1535                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     20799000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     20799000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     53334000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     53334000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     47505000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     29596000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     77101000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     47505000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     82930000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    130435000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     47505000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     82930000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    130435000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        27692                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        27692                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          892                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          892                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13339                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13339                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        32801                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20383                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        53184                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        32801                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        33722                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66523                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        32801                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        33722                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66523                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.950673                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.950673                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.057426                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.057426                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.016189                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.011676                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014459                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.016189                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.029773                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.023075                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.016189                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.029773                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.023075                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24527.122642                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24527.122642                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 69626.631854                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69626.631854                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 89463.276836                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 124352.941176                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 100261.378414                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 89463.276836                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 82599.601594                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84973.941368                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 89463.276836                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 82599.601594                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84973.941368                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             646                       # number of writebacks
system.l2cache.writebacks::total                  646                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          848                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          848                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          766                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          766                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          531                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          238                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          769                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          531                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1004                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1535                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          531                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1004                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1535                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12319000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12319000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     45674000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     45674000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     42195000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     27216000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     69411000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     42195000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     72890000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    115085000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     42195000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     72890000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    115085000                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.950673                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.950673                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.057426                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.057426                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.016189                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.011676                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014459                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.016189                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.029773                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.023075                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.016189                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.029773                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.023075                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14527.122642                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14527.122642                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59626.631854                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59626.631854                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 79463.276836                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 114352.941176                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90261.378414                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 79463.276836                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 72599.601594                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74973.941368                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 79463.276836                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 72599.601594                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74973.941368                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         36743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               36741                       # Transaction distribution
system.membus.trans_dist::ReadResp              37510                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          646                       # Transaction distribution
system.membus.trans_dist::CleanEvict              647                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              976                       # Transaction distribution
system.membus.trans_dist::ReadExReq               638                       # Transaction distribution
system.membus.trans_dist::ReadExResp              638                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           769                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         5083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         6035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         8229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         8229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        31540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        31540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       131392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       131892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        26544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        26544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  159360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            33019                       # Total snoops (count)
system.membus.snoopTraffic                     264152                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39370                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.839903                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.366700                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6303     16.01%     16.01% # Request fanout histogram
system.membus.snoop_fanout::1                   33067     83.99%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               39370                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21327499                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4189249                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            8335191                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           28951419                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4803925021500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
