{
  "totalCount" : 5504,
  "totalCountFiltered" : 5504,
  "duration" : 665,
  "indexDuration" : 263,
  "requestDuration" : 516,
  "searchUid" : "0452f2f9-2617-4915-aca5-70266c06a879",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-1-uzhp5fv6fiqzeaaxmeia3qko2i",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTEtdXpocDVmdjZmaXF6ZWFheG1laWEzcWtvMmk=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "ARM9TDMI Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
    "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
    "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Debug signals",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "excerpt" : "EXTERN1 Input External Input 1. ... IEBKPT Input Instruction Breakpoint. ... This signal is independent of the state of the watchpoint's enable control bit. ... TBE Input Test Bus Enable.",
      "firstSentences" : "Debug signals Name Direction Description COMMRX Output Communications Channel Receive. When HIGH, this signal denotes that the comms channel receive buffer contains data waiting to be read by the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Debug signals ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "BeDsIWvnjGA6Hhtv",
        "urihash" : "BeDsIWvnjGA6Hhtv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "comms channel ; ARM9TDMI ; Output Communications ; buffer ; EmbeddedICE macrocell ; watchpoint unit ; instruction ; control buses ; request cycle ; breakpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "comms channel ; ARM9TDMI ; Output Communications ; buffer ; EmbeddedICE macrocell ; watchpoint unit ; instruction ; control buses ; request cycle ; breakpoints",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "6f19b789721c080a001242382b9e97c1bd038e37c84b78a9c4ed7bc50e87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a6560",
        "transactionid" : 861215,
        "title" : "Debug signals ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431162515205,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 3129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417401,
        "syssize" : 3129,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 166,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431162515205,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
        "syscollection" : "default"
      },
      "Title" : "Debug signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "Excerpt" : "EXTERN1 Input External Input 1. ... IEBKPT Input Instruction Breakpoint. ... This signal is independent of the state of the watchpoint's enable control bit. ... TBE Input Test Bus Enable.",
      "FirstSentences" : "Debug signals Name Direction Description COMMRX Output Communications Channel Receive. When HIGH, this signal denotes that the comms channel receive buffer contains data waiting to be read by the ..."
    }, {
      "title" : "ARM9TDMI AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ... ARM9TDMI timing parameters. ARM9TDMI AC Characteristics Arm9",
      "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams. ARM9TDMI timing parameters. ARM9TDMI AC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM9TDMI AC Characteristics ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "6m71WOZZNAU81YIJ",
        "urihash" : "6m71WOZZNAU81YIJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "timing diagrams ; ARM9TDMI ; AC Characteristics",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "timing diagrams ; ARM9TDMI ; AC Characteristics",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "2945061de207a86c464919befbd6709c6abb5f53f4cf59b81ac15e1b3edd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a6558",
        "transactionid" : 861215,
        "title" : "ARM9TDMI AC Characteristics ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431132830945,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 204,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417433,
        "syssize" : 204,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431132830945,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "Excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ... ARM9TDMI timing parameters. ARM9TDMI AC Characteristics Arm9",
      "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams. ARM9TDMI timing parameters. ARM9TDMI AC ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Please refer to this standard for an explanation of the terms used in this chapter ...",
      "firstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Please refer to this standard for an explanation of the terms ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "L8Lñgr9nD78mk6AB",
        "urihash" : "L8Lñgr9nD78mk6AB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "942d8578b8ab7bea1cf81b66539695b2c41f030776ec5eaca1a0501ec46a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a651d",
        "transactionid" : 861215,
        "title" : "About debug ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431078623204,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 1692,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417391,
        "syssize" : 1692,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/debug-support/about-debug?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431078623204,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "Excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Please refer to this standard for an explanation of the terms used in this chapter ...",
      "FirstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Please refer to this standard for an explanation of the terms ..."
    } ],
    "totalNumberOfChildResults" : 98,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM9TDMI Technical Reference Manual ",
      "document_number" : "ddi0145",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3494277",
      "sysurihash" : "THGGUyevuO76aSN8",
      "urihash" : "THGGUyevuO76aSN8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
      "systransactionid" : 861215,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176306888000,
      "topparentid" : 3494277,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374782000,
      "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715431000,
      "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e287efd977155116a64f5",
      "transactionid" : 861215,
      "title" : "ARM9TDMI Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1648715431000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0145:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715431253038249,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1642,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715417433,
      "syssize" : 1642,
      "sysdate" : 1648715431000,
      "haslayout" : "1",
      "topparent" : "3494277",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494277,
      "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
      "wordcount" : 133,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715431000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0145/b/?lang=en",
      "modified" : 1638973986000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715431253038249,
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
    "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
    "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
  }, {
    "title" : "Arm Cortex-A76 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "excerpt" : "Change ... First release for r3p1 ... First release for r4p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "firstSentences" : "Arm® Cortex®-A76 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100798_0401_00_en Arm® Cortex®-A76 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "document_number" : "100798",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874104",
        "sysurihash" : "6Y3yñk9jh3scqwsB",
        "urihash" : "6Y3yñk9jh3scqwsB",
        "sysuri" : "https://developer.arm.com/documentation/100798/0401/en",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599479651000,
        "topparentid" : 3874104,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479939000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715426000,
        "permanentid" : "42c6083d58fcba64d5d743aef403847b8797fff678e6ba65ad602411157e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f562083235b3560a01e03ba",
        "transactionid" : 861215,
        "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715426000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100798:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715426136357359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715422276,
        "syssize" : 178,
        "sysdate" : 1648715426000,
        "haslayout" : "1",
        "topparent" : "3874104",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874104,
        "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715426000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100798/0401/?lang=en",
        "modified" : 1636391940000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715426136357359,
        "uri" : "https://developer.arm.com/documentation/100798/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "Excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76"
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "document_number" : "100798",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874104",
        "sysurihash" : "6Y3yñk9jh3scqwsB",
        "urihash" : "6Y3yñk9jh3scqwsB",
        "sysuri" : "https://developer.arm.com/documentation/100798/0401/en",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599479651000,
        "topparentid" : 3874104,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479939000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715426000,
        "permanentid" : "42c6083d58fcba64d5d743aef403847b8797fff678e6ba65ad602411157e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f562083235b3560a01e03ba",
        "transactionid" : 861215,
        "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715426000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100798:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715426136357359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715422276,
        "syssize" : 178,
        "sysdate" : 1648715426000,
        "haslayout" : "1",
        "topparent" : "3874104",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874104,
        "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715426000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100798/0401/?lang=en",
        "modified" : 1636391940000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715426136357359,
        "uri" : "https://developer.arm.com/documentation/100798/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "Excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
      "document_number" : "100798",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3874104",
      "sysauthor" : "ARM",
      "sysurihash" : "bcegoðnbZNKYTbIQ",
      "urihash" : "bcegoðnbZNKYTbIQ",
      "sysuri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A76",
      "systransactionid" : 861215,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1599479651000,
      "topparentid" : 3874104,
      "numberofpages" : 620,
      "sysconcepts" : "instructions ; registers ; configuration notes ; functional groups ; EL1 ; architecture profile ; A76 cores ; Arm ; reset ; translations ; Exception levels ; Manual Armv8 ; assignments ; Cortex ; interfaces ; Specification ETMv4",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
      "attachmentparentid" : 3874104,
      "parentitem" : "5f562083235b3560a01e03ba",
      "concepts" : "instructions ; registers ; configuration notes ; functional groups ; EL1 ; architecture profile ; A76 cores ; Arm ; reset ; translations ; Exception levels ; Manual Armv8 ; assignments ; Cortex ; interfaces ; Specification ETMv4",
      "documenttype" : "pdf",
      "isattachment" : "3874104",
      "sysindexeddate" : 1648715430000,
      "permanentid" : "42540a37c5bf5bff3fba0dfa50378f07ae2a4b0edb86e49c896a87d8299f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f562083235b3560a01e03bc",
      "transactionid" : 861215,
      "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®‑A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1648715429000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100798:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715429760471574,
      "sysisattachment" : "3874104",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3874104,
      "size" : 2527677,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715424315,
      "syssubject" : "This Technical Reference Manual is for the Cortex®‑A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2527677,
      "sysdate" : 1648715429000,
      "topparent" : "3874104",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3874104,
      "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5121,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715430000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715429760471574,
      "uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "Excerpt" : "Change ... First release for r3p1 ... First release for r4p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "FirstSentences" : "Arm® Cortex®-A76 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100798_0401_00_en Arm® Cortex®-A76 Core Technical ..."
  }, {
    "title" : "Functional Description",
    "uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "excerpt" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "firstSentences" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional Description ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "CvUk9mdFfjl11NLE",
        "urihash" : "CvUk9mdFfjl11NLE",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734acf",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681098201052,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 4391,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681098201052,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "CvUk9mdFfjl11NLE",
        "urihash" : "CvUk9mdFfjl11NLE",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734acf",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681098201052,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 4391,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681098201052,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented. ... [3:0] Reserved, res0. ... Register access is encoded as follows: Table 2-2 ID_AA64ISAR0_EL1 access encoding op0 op1 ...",
      "firstSentences" : "AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100237",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439483",
          "sysurihash" : "CvUk9mdFfjl11NLE",
          "urihash" : "CvUk9mdFfjl11NLE",
          "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549006552000,
          "topparentid" : 3439483,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300535000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150681000,
          "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc43799dba00e4b734acf",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150681000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100237:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150681098201052,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4391,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150330809,
          "syssize" : 4391,
          "sysdate" : 1649150681000,
          "haslayout" : "1",
          "topparent" : "3439483",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439483,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150681000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100237/0100/?lang=en",
          "modified" : 1636099413000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150681098201052,
          "uri" : "https://developer.arm.com/documentation/100237/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "5xKRamH9ñVGQNxgF",
        "urihash" : "5xKRamH9ñVGQNxgF",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "Cryptographic Extension ; base product ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU0 ; SHA1M ; licensees",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439483,
        "parentitem" : "5e7dc43799dba00e4b734acf",
        "concepts" : "Cryptographic Extension ; base product ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU0 ; SHA1M ; licensees",
        "documenttype" : "html",
        "isattachment" : "3439483",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "61649ee3916eda3ac76ba239f3042a11a23e0e5196a26773f2f62abbf09c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734adb",
        "transactionid" : 864299,
        "title" : "AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680884277169,
        "sysisattachment" : "3439483",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439483,
        "size" : 2500,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 2500,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680884277169,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
        "syscollection" : "default"
      },
      "Title" : "AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented. ... [3:0] Reserved, res0. ... Register access is encoded as follows: Table 2-2 ID_AA64ISAR0_EL1 access encoding op0 op1 ...",
      "FirstSentences" : "AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch64 state, including the ..."
    }, {
      "title" : "AArch32 Instruction Set Attribute Register 5, EL1",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "excerpt" : "The possible values are: 0x0 Cryptographic Extensions are not implemented or are disabled. ... To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt Register access is ...",
      "firstSentences" : "AArch32 Instruction Set Attribute Register 5, EL1 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch32 state, including the instructions ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100237",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439483",
          "sysurihash" : "CvUk9mdFfjl11NLE",
          "urihash" : "CvUk9mdFfjl11NLE",
          "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549006552000,
          "topparentid" : 3439483,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300535000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150681000,
          "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc43799dba00e4b734acf",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150681000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100237:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150681098201052,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4391,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150330809,
          "syssize" : 4391,
          "sysdate" : 1649150681000,
          "haslayout" : "1",
          "topparent" : "3439483",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439483,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150681000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100237/0100/?lang=en",
          "modified" : 1636099413000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150681098201052,
          "uri" : "https://developer.arm.com/documentation/100237/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AArch32 Instruction Set Attribute Register 5, EL1 ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "HðvnwP5yHp1omLcI",
        "urihash" : "HðvnwP5yHp1omLcI",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "Cryptographic Extensions ; EL1 ; EL3 ; register ; RO RO ; instructions ; SEVL ; SHA2 ; event local ; AArch32 state ; Usage constraints ; base product ; licensees",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439483,
        "parentitem" : "5e7dc43799dba00e4b734acf",
        "concepts" : "Cryptographic Extensions ; EL1 ; EL3 ; register ; RO RO ; instructions ; SEVL ; SHA2 ; event local ; AArch32 state ; Usage constraints ; base product ; licensees",
        "documenttype" : "html",
        "isattachment" : "3439483",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "7bfef71fb82978396dc3f2c7381bc5ab17683659b102d867e4a9a3558e48",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734adc",
        "transactionid" : 864299,
        "title" : "AArch32 Instruction Set Attribute Register 5, EL1 ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680806309996,
        "sysisattachment" : "3439483",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439483,
        "size" : 2116,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 2116,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680806309996,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
        "syscollection" : "default"
      },
      "Title" : "AArch32 Instruction Set Attribute Register 5, EL1",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "Excerpt" : "The possible values are: 0x0 Cryptographic Extensions are not implemented or are disabled. ... To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt Register access is ...",
      "FirstSentences" : "AArch32 Instruction Set Attribute Register 5, EL1 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch32 state, including the instructions ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Functional Description ",
      "document_number" : "100237",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3439483",
      "sysurihash" : "sFfcKjKMU47ñGyXR",
      "urihash" : "sFfcKjKMU47ñGyXR",
      "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
      "systransactionid" : 864299,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1549006552000,
      "topparentid" : 3439483,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585300535000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439483,
      "parentitem" : "5e7dc43799dba00e4b734acf",
      "documenttype" : "html",
      "isattachment" : "3439483",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150681000,
      "permanentid" : "bcb46f9b00cc0bc017c22daa7edc3b71883c5830e03971b3ee2573c05ecb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dc43799dba00e4b734ad4",
      "transactionid" : 864299,
      "title" : "Functional Description ",
      "products" : [ "Cortex-A35" ],
      "date" : 1649150681000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100237:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150681144457571,
      "sysisattachment" : "3439483",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439483,
      "size" : 201,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150330809,
      "syssize" : 201,
      "sysdate" : 1649150681000,
      "haslayout" : "1",
      "topparent" : "3439483",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439483,
      "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 16,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150681000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100237/0100/functional-description?lang=en",
      "modified" : 1636099413000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150681144457571,
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional Description",
    "Uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "Excerpt" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "FirstSentences" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional Description ..."
  }, {
    "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
    "firstSentences" : "Cortex-A9 MBIST Controller Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0414I (ID091612) ARM DDI 0414I ID091612 Cortex-A9 MBIST Controller",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "m1AUqtkVZum4Chcp",
        "urihash" : "m1AUqtkVZum4Chcp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150651000,
        "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360de",
        "transactionid" : 864298,
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150651000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150651584979023,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450358,
        "syssize" : 2201,
        "sysdate" : 1649150651000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150651000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150651584979023,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "m1AUqtkVZum4Chcp",
        "urihash" : "m1AUqtkVZum4Chcp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150651000,
        "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360de",
        "transactionid" : 864298,
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150651000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150651584979023,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450358,
        "syssize" : 2201,
        "sysdate" : 1649150651000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150651000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150651584979023,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller ... It includes timing sequences for loading instructions, starting the MBIST engine, ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller example design, and a description of its functional operation. It includes timing sequences ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0414",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480003",
          "sysurihash" : "m1AUqtkVZum4Chcp",
          "urihash" : "m1AUqtkVZum4Chcp",
          "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "systransactionid" : 864298,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822815000,
          "topparentid" : 3480003,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371781000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150651000,
          "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc588295d1e18d360de",
          "transactionid" : 864298,
          "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649150651000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0414:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150651584979023,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150450358,
          "syssize" : 2201,
          "sysdate" : 1649150651000,
          "haslayout" : "1",
          "topparent" : "3480003",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480003,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150651000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0414/i/?lang=en",
          "modified" : 1639128621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150651584979023,
          "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "DjpOa72g2ua0zH4H",
        "urihash" : "DjpOa72g2ua0zH4H",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; design",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3480003,
        "parentitem" : "5e8e1cc588295d1e18d360de",
        "concepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; design",
        "documenttype" : "html",
        "isattachment" : "3480003",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150641000,
        "permanentid" : "46ad5cb5c9af964385f48a2a1fc5f818eb5b6c82181134c5bf0d59308342",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360f0",
        "transactionid" : 864298,
        "title" : "Functional Description ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150641000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150641202887815,
        "sysisattachment" : "3480003",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480003,
        "size" : 406,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450342,
        "syssize" : 406,
        "sysdate" : 1649150641000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/functional-description?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150641202887815,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller ... It includes timing sequences for loading instructions, starting the MBIST engine, ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller example design, and a description of its functional operation. It includes timing sequences ..."
    }, {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "excerpt" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9",
      "firstSentences" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0414",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480003",
          "sysurihash" : "m1AUqtkVZum4Chcp",
          "urihash" : "m1AUqtkVZum4Chcp",
          "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "systransactionid" : 864298,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822815000,
          "topparentid" : 3480003,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371781000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150651000,
          "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc588295d1e18d360de",
          "transactionid" : 864298,
          "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649150651000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0414:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150651584979023,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150450358,
          "syssize" : 2201,
          "sysdate" : 1649150651000,
          "haslayout" : "1",
          "topparent" : "3480003",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480003,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150651000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0414/i/?lang=en",
          "modified" : 1639128621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150651584979023,
          "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "CjkOi5GPpRUYuCcB",
        "urihash" : "CjkOi5GPpRUYuCcB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "feedback ; documentation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3480003,
        "parentitem" : "5e8e1cc588295d1e18d360de",
        "concepts" : "feedback ; documentation",
        "documenttype" : "html",
        "isattachment" : "3480003",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150641000,
        "permanentid" : "8033528dd59e71383a6864863fa2ba12273cdd7822c2ed09b1f2840dee5d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360e8",
        "transactionid" : 864298,
        "title" : "Feedback ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150640990000008,
        "sysisattachment" : "3480003",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480003,
        "size" : 88,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450311,
        "syssize" : 88,
        "sysdate" : 1649150640000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/preface/feedback?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150640990000008,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "Excerpt" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9",
      "FirstSentences" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9"
    } ],
    "totalNumberOfChildResults" : 40,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
      "document_number" : "ddi0414",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3480003",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "vOw1BSCBN0pKtocf",
      "urihash" : "vOw1BSCBN0pKtocf",
      "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
      "keywords" : "Cortex-A9, Cortex-A",
      "systransactionid" : 864299,
      "copyright" : "Copyright ©€2008-2012 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1347822815000,
      "topparentid" : 3480003,
      "numberofpages" : 54,
      "sysconcepts" : "MBIST controller ; configurations ; A9 processor ; RAM arrays ; select inputs ; Cortex ; multiplexors ; signals ; arrays ; shows ; diagram conventions ; documentation ; operating frequency ; test algorithms ; traditional method ; sequences of reads",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3480003,
      "parentitem" : "5e8e1cc588295d1e18d360de",
      "concepts" : "MBIST controller ; configurations ; A9 processor ; RAM arrays ; select inputs ; Cortex ; multiplexors ; signals ; arrays ; shows ; diagram conventions ; documentation ; operating frequency ; test algorithms ; traditional method ; sequences of reads",
      "documenttype" : "pdf",
      "isattachment" : "3480003",
      "sysindexeddate" : 1649150679000,
      "permanentid" : "3e58fb0ccf74db79edff79c57ef3e469634e32bdea9ea0f3a6c643d90d0e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1cc688295d1e18d3612b",
      "transactionid" : 864299,
      "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
      "subject" : "MBIST tests embedded memories in ARM-based products. MBIST performs sequences of reads and writes to memory according to a test algorithm. This book is for engineers who want to use the MBIST controller to test the RAM blocks in Cortex-A9 processors. Some knowledge of the AXI protocol is required.",
      "date" : 1649150679000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0414:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150679609878120,
      "sysisattachment" : "3480003",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3480003,
      "size" : 631614,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150452551,
      "syssubject" : "MBIST tests embedded memories in ARM-based products. MBIST performs sequences of reads and writes to memory according to a test algorithm. This book is for engineers who want to use the MBIST controller to test the RAM blocks in Cortex-A9 processors. Some knowledge of the AXI protocol is required.",
      "syssize" : 631614,
      "sysdate" : 1649150679000,
      "topparent" : "3480003",
      "author" : "ARM Limited",
      "label_version" : "r4p1",
      "systopparentid" : 3480003,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
      "wordcount" : 1263,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150679000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150679609878120,
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "Excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
    "FirstSentences" : "Cortex-A9 MBIST Controller Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0414I (ID091612) ARM DDI 0414I ID091612 Cortex-A9 MBIST Controller"
  }, {
    "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ...",
    "firstSentences" : "ARM® CoreLink™ CCN-502 Cache Coherent Network Revision: r0p1 Technical Reference Manual Copyright © 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100052_0001_00_en ARM® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "RñS0Uq00z2zvFpOa",
        "urihash" : "RñS0Uq00z2zvFpOa",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715399000,
        "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5916d2907d59404109",
        "transactionid" : 861214,
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398992497976,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 4337,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398992497976,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Debug and Trace Bus",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "excerpt" : "This is XP6 in the CCN-502. ... The PMU also uses the DTB to transmit performance events from each of the components to centralized performance monitor ... Debug and Trace Bus CoreLink CCN-502",
      "firstSentences" : "Debug and Trace Bus The Debug and Trace Bus (DTB) is an 8-bit ring-bus. The DTB: Originates at the XP clockwise-adjacent to the XP to which the MN is connected. This is XP6 in the CCN-502. Travels ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100052",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3436005",
          "sysurihash" : "RñS0Uq00z2zvFpOa",
          "urihash" : "RñS0Uq00z2zvFpOa",
          "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504021151000,
          "topparentid" : 3436005,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147481000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715399000,
          "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6e5916d2907d59404109",
          "transactionid" : 861214,
          "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-502" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100052:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398992497976,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715390922,
          "syssize" : 4337,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3436005",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3436005,
          "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715399000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100052/0001/?lang=en",
          "modified" : 1635935346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398992497976,
          "uri" : "https://developer.arm.com/documentation/100052/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Debug and Trace Bus ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "5HVifOCFpHOhy2RZ",
        "urihash" : "5HVifOCFpHOhy2RZ",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "clockwise direction ; Travels ; PMU events ; watchpoint compare ; bus ; pass-through ; config ; separate ; flexibility ; originating ; register effectively ; required visibility ; logic means ; concurrently active ; neighboring ; clockwise-adjacent",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "attachmentparentid" : 3436005,
        "parentitem" : "5e7b6e5916d2907d59404109",
        "concepts" : "clockwise direction ; Travels ; PMU events ; watchpoint compare ; bus ; pass-through ; config ; separate ; flexibility ; originating ; register effectively ; required visibility ; logic means ; concurrently active ; neighboring ; clockwise-adjacent",
        "documenttype" : "html",
        "isattachment" : "3436005",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "3b611fc8ccce60c136f1ef7daf18bee863f6d2830f2777bcab44de2de326",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5b16d2907d59404243",
        "transactionid" : 861214,
        "title" : "Debug and Trace Bus ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400607202132,
        "sysisattachment" : "3436005",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3436005,
        "size" : 3456,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 3456,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 195,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/debug/debug-and-trace-bus?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400607202132,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
        "syscollection" : "default"
      },
      "Title" : "Debug and Trace Bus",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "Excerpt" : "This is XP6 in the CCN-502. ... The PMU also uses the DTB to transmit performance events from each of the components to centralized performance monitor ... Debug and Trace Bus CoreLink CCN-502",
      "FirstSentences" : "Debug and Trace Bus The Debug and Trace Bus (DTB) is an 8-bit ring-bus. The DTB: Originates at the XP clockwise-adjacent to the XP to which the MN is connected. This is XP6 in the CCN-502. Travels ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "excerpt" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "firstSentences" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100052",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3436005",
          "sysurihash" : "RñS0Uq00z2zvFpOa",
          "urihash" : "RñS0Uq00z2zvFpOa",
          "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504021151000,
          "topparentid" : 3436005,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147481000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715399000,
          "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6e5916d2907d59404109",
          "transactionid" : 861214,
          "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-502" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100052:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398992497976,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715390922,
          "syssize" : 4337,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3436005",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3436005,
          "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715399000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100052/0001/?lang=en",
          "modified" : 1635935346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398992497976,
          "uri" : "https://developer.arm.com/documentation/100052/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "mVSGORHðb2xTkzfN",
        "urihash" : "mVSGORHðb2xTkzfN",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "trace ; at-speed self-hosted",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "attachmentparentid" : 3436005,
        "parentitem" : "5e7b6e5916d2907d59404109",
        "concepts" : "trace ; at-speed self-hosted",
        "documenttype" : "html",
        "isattachment" : "3436005",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "cfc4ebe026161a2f83f20eeeae42f0e49cf86858411298bdfa3b1bdd8178",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5b16d2907d59404241",
        "transactionid" : 861214,
        "title" : "About debug ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400022839274,
        "sysisattachment" : "3436005",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3436005,
        "size" : 250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 250,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/debug/about-debug?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400022839274,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "Excerpt" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "FirstSentences" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ..."
    }, {
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "RñS0Uq00z2zvFpOa",
        "urihash" : "RñS0Uq00z2zvFpOa",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715399000,
        "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5916d2907d59404109",
        "transactionid" : 861214,
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398992497976,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 4337,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398992497976,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    } ],
    "totalNumberOfChildResults" : 105,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
      "document_number" : "100052",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3436005",
      "sysauthor" : "ARM",
      "sysurihash" : "0B0xZw7aBðlOw2S4",
      "urihash" : "0B0xZw7aBðlOw2S4",
      "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
      "keywords" : "Interconnect, AXI Interconnect, ACE, AMBA 5 CHI",
      "systransactionid" : 861214,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1504021151000,
      "topparentid" : 3436005,
      "numberofpages" : 295,
      "sysconcepts" : "assignments ; configurations ; usage constraints ; registers ; transactions ; signals ; interfacing ; control register ; capabilities ; qos ; requests ; memory controllers ; identification information ; functionality ; Related references ; power states",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
      "attachmentparentid" : 3436005,
      "parentitem" : "5e7b6e5916d2907d59404109",
      "concepts" : "assignments ; configurations ; usage constraints ; registers ; transactions ; signals ; interfacing ; control register ; capabilities ; qos ; requests ; memory controllers ; identification information ; functionality ; Related references ; power states",
      "documenttype" : "pdf",
      "isattachment" : "3436005",
      "sysindexeddate" : 1648715402000,
      "permanentid" : "cebd889c472f50b7f5381855ad0de186c5cc2985e28129d93c2cf6eeeb02",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6e5b16d2907d59404282",
      "transactionid" : 861214,
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink CCN-502 Cache Coherent Network.",
      "date" : 1648715402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100052:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715402117982882,
      "sysisattachment" : "3436005",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3436005,
      "size" : 1885885,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715393818,
      "syssubject" : "This book is for the ARM® CoreLink CCN-502 Cache Coherent Network.",
      "syssize" : 1885885,
      "sysdate" : 1648715402000,
      "topparent" : "3436005",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 3436005,
      "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
      "wordcount" : 3447,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715402000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715402117982882,
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ...",
    "FirstSentences" : "ARM® CoreLink™ CCN-502 Cache Coherent Network Revision: r0p1 Technical Reference Manual Copyright © 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100052_0001_00_en ARM® ..."
  }, {
    "title" : "ARM7TDMI-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "excerpt" : "Chapter 2 ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... 1.2 ... 1.3 ... 1.4 ... About the ARM7TDMI-S ... 1-2 ARM7TDMI-S architecture",
    "firstSentences" : "ARM7TDMI-S (Rev 3) Technical Reference Manual Copyright © ARM Limited 1998-2000. All rights reserved. ARM DDI 0084F ii ARM7TDMI-S Technical Reference Manual Copyright © ARM Limited 1998-2000. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
      "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM7TDMI-S Technical Reference Manual ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "OUL37XcgglpuZAJH",
        "urihash" : "OUL37XcgglpuZAJH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715398000,
        "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf7fd977155116a457f",
        "transactionid" : 861214,
        "title" : "ARM7TDMI-S Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398491308955,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1808,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 1808,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715398000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398491308955,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
      "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "The ARM7TDMI-S",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "excerpt" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor ... A coprocessor instruction is executed if the following are true: The coprocessor ...",
      "firstSentences" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor pipeline. A coprocessor instruction is executed if the following are true: The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "The ARM7TDMI-S ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "8Nn9gxULKfðvY4el",
        "urihash" : "8Nn9gxULKfðvY4el",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "coprocessor instruction ; pipeline ; ARM7TDMI ; execution ; CPnCPI LOW ; met ; CPA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "coprocessor instruction ; pipeline ; ARM7TDMI ; execution ; CPnCPI LOW ; met ; CPA",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "3b0f6cf74f1b0f18024222cb805099d23b9346f3806fc6e0176aacc1de3f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a45d8",
        "transactionid" : 861214,
        "title" : "The ARM7TDMI-S ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400130151533,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 643,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400130151533,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
        "syscollection" : "default"
      },
      "Title" : "The ARM7TDMI-S",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "Excerpt" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor ... A coprocessor instruction is executed if the following are true: The coprocessor ...",
      "FirstSentences" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor pipeline. A coprocessor instruction is executed if the following are true: The ..."
    }, {
      "title" : "Timing diagrams",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "excerpt" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7 ... Timing parameters Note The timing for both read and write data access are ... Figure 7.5.",
      "firstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7.4 Figure 7.5. Figure 7.1. Timing parameters Note The timing for both read and write data access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Timing diagrams ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "ws4MkBe5n07YTKqy",
        "urihash" : "ws4MkBe5n07YTKqy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "timing ; data access ; cycle ; transaction ; data-dependent breakpoints ; rising clock ; Note DBGBREAK ; WDATA port ; watchpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "timing ; data access ; cycle ; transaction ; data-dependent breakpoints ; rising clock ; Note DBGBREAK ; WDATA port ; watchpoints",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "7e8aecd7f9209e1fc66467d5089f22508ba58b9f091e7d93e7682760fe4e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a460b",
        "transactionid" : 861214,
        "title" : "Timing diagrams ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400082610878,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 873,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 873,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400082610878,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
        "syscollection" : "default"
      },
      "Title" : "Timing diagrams",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "Excerpt" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7 ... Timing parameters Note The timing for both read and write data access are ... Figure 7.5.",
      "FirstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7.4 Figure 7.5. Figure 7.1. Timing parameters Note The timing for both read and write data access ..."
    }, {
      "title" : "Connecting multiple coprocessors",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "excerpt" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake ... Signal Connection CPnCPI Connect this signal to all coprocessors present in the ...",
      "firstSentences" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake signals as listed in Table 4.3. Signal Connection CPnCPI Connect this signal to all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Connecting multiple coprocessors ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "OMDbyn07BrewrUFS",
        "urihash" : "OMDbyn07BrewrUFS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "multiple coprocessors ; CPA ; signals ; ARM7TDMI ; ANDed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "multiple coprocessors ; CPA ; signals ; ARM7TDMI ; ANDed",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "e4cfee23be1e40dee9a60482d01858f262589a50a9102685dca714c9aeaf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a45e0",
        "transactionid" : 861214,
        "title" : "Connecting multiple coprocessors ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715399000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715399988916155,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 481,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 481,
        "sysdate" : 1648715399000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715399988916155,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
        "syscollection" : "default"
      },
      "Title" : "Connecting multiple coprocessors",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "Excerpt" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake ... Signal Connection CPnCPI Connect this signal to all coprocessors present in the ...",
      "FirstSentences" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake signals as listed in Table 4.3. Signal Connection CPnCPI Connect this signal to all ..."
    } ],
    "totalNumberOfChildResults" : 177,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM7TDMI-S Technical Reference Manual ",
      "document_number" : "ddi0084",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3481045",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "3PP9PTtMoppH9IEs",
      "urihash" : "3PP9PTtMoppH9IEs",
      "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
      "systransactionid" : 861214,
      "copyright" : "Copyright © ARM Limited 1998-2000. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1176381829000,
      "topparentid" : 3481045,
      "numberofpages" : 216,
      "sysconcepts" : "ARM7TDMI ; instructions ; coprocessors ; execution ; exceptions ; registers ; signals ; cores ; debugging ; EmbeddedICE ; rising edge ; memory ; ARM state ; cycles ; busy-waiting ; scan chains",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3481045,
      "parentitem" : "5e8e1bf7fd977155116a457f",
      "concepts" : "ARM7TDMI ; instructions ; coprocessors ; execution ; exceptions ; registers ; signals ; cores ; debugging ; EmbeddedICE ; rising edge ; memory ; ARM state ; cycles ; busy-waiting ; scan chains",
      "documenttype" : "pdf",
      "isattachment" : "3481045",
      "sysindexeddate" : 1648715400000,
      "permanentid" : "7655b5570015e5824b747648b9dbfa347144653f43b144c7ded6b9861bfd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1bf9fd977155116a4658",
      "transactionid" : 861214,
      "title" : "ARM7TDMI-S Technical Reference Manual ",
      "date" : 1648715400000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0084:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715400546670568,
      "sysisattachment" : "3481045",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3481045,
      "size" : 1125789,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715391962,
      "syssize" : 1125789,
      "sysdate" : 1648715400000,
      "topparent" : "3481045",
      "author" : "ARM Limited",
      "label_version" : "3.0",
      "systopparentid" : 3481045,
      "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
      "wordcount" : 2415,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715400000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715400546670568,
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM7TDMI-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "Excerpt" : "Chapter 2 ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... 1.2 ... 1.3 ... 1.4 ... About the ARM7TDMI-S ... 1-2 ARM7TDMI-S architecture",
    "FirstSentences" : "ARM7TDMI-S (Rev 3) Technical Reference Manual Copyright © ARM Limited 1998-2000. All rights reserved. ARM DDI 0084F ii ARM7TDMI-S Technical Reference Manual Copyright © ARM Limited 1998-2000. All ..."
  }, {
    "title" : "Page table walk cache",
    "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "excerpt" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the ...",
    "firstSentences" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the PTW cache.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
      "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "R8dU3ffo4vw1Epcb",
        "urihash" : "R8dU3ffo4vw1Epcb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715371000,
        "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a52",
        "transactionid" : 861214,
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715371000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715371257434733,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3988,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 3988,
        "sysdate" : 1648715371000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 275,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715371000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715371257434733,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
      "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "excerpt" : "No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... ARM Limited.",
      "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Revision: r2p4 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI 0517F (ID041216) ARM DDI 0517F ID041216",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "E390Ib0M7MdKIU37",
        "urihash" : "E390Ib0M7MdKIU37",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
        "keywords" : "CoreLink 500, Controllers",
        "systransactionid" : 861214,
        "copyright" : "Copyright ©€2013, 2014, 2016 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "numberofpages" : 105,
        "sysconcepts" : "MMU ; transactions ; registers ; shows ; signals ; integration ; TBU ; configurations ; assignments ; address translations ; documentation ; security states ; clocks ; translations ; slave interface ; TCU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "MMU ; transactions ; registers ; shows ; signals ; integration ; TBU ; configurations ; assignments ; address translations ; documentation ; security states ; clocks ; translations ; slave interface ; TCU",
        "documenttype" : "pdf",
        "isattachment" : "4374535",
        "sysindexeddate" : 1648715377000,
        "permanentid" : "0f8e5771f22bebcfd54d55d96a11673cd5d050bb4f48206ac618c6810c32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca6c8052b1608761ab4",
        "transactionid" : 861214,
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "subject" : "CoreLink System Memory Management Unit MMU-500 Technical Reference Manual. This manual describes the operation of the MMU-500 and provides the register information in the programmers guide section. Includes the AMBA and non-AMBA signals. PDF format.",
        "date" : 1648715377000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715377504460737,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 929056,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715369619,
        "syssubject" : "CoreLink System Memory Management Unit MMU-500 Technical Reference Manual. This manual describes the operation of the MMU-500 and provides the register information in the programmers guide section. Includes the AMBA and non-AMBA signals. PDF format.",
        "syssize" : 929056,
        "sysdate" : 1648715377000,
        "topparent" : "4374535",
        "author" : "ARM Limited",
        "label_version" : "r2p4",
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 1939,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715377000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715377504460737,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "Excerpt" : "No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Revision: r2p4 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI 0517F (ID041216) ARM DDI 0517F ID041216"
    }, {
      "title" : "Micro TLB",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "excerpt" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing ...",
      "firstSentences" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing a TCU PTW.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Micro TLB ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "Gd5gpMHorrR7GzMI",
        "urihash" : "Gd5gpMHorrR7GzMI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "micro ; TBU ; TCU ; caches ; incoming transactions ; entries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "micro ; TBU ; TCU ; caches ; incoming transactions ; entries",
        "documenttype" : "html",
        "isattachment" : "4374535",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715377000,
        "permanentid" : "f2e7b3c4f9c6da6dc61ed566a11626618cade3de022a573149c2b17b7cc7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a78",
        "transactionid" : 861214,
        "title" : "Micro TLB ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715377000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715377868737646,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 484,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 484,
        "sysdate" : 1648715377000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715377000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715377868737646,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
        "syscollection" : "default"
      },
      "Title" : "Micro TLB",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "Excerpt" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing ...",
      "FirstSentences" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing a TCU PTW."
    }, {
      "title" : "About the functions",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "excerpt" : "The best-case hit latency of this caching is two clocks when the TBU address slave ... Applies the required fault handling for every transaction. ... About the functions CoreLink MMU-500",
      "firstSentences" : "About the functions The TBU and TCU are the major functional blocks of the MMU-500. The TBU caches frequently used address ranges and the TCU performs the page table walk. Figure 2.1 shows the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "About the functions ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "bHSCNkdFcl33BLHu",
        "urihash" : "bHSCNkdFcl33BLHu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "security state ; block diagram ; frequently used ; MMU ; transaction ; TBU ; TCU ; determination ; register slices ; reports statistics ; required fault ; maximum efficiency ; best-case hit ; incoming StreamID ; logical processing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "security state ; block diagram ; frequently used ; MMU ; transaction ; TBU ; TCU ; determination ; register slices ; reports statistics ; required fault ; maximum efficiency ; best-case hit ; incoming StreamID ; logical processing",
        "documenttype" : "html",
        "isattachment" : "4374535",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715376000,
        "permanentid" : "8e4dceacc2877f591a5724e856c1ba156ee0a59e682a978121a64442fabb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a6c",
        "transactionid" : 861214,
        "title" : "About the functions ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715376000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715376267519592,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 1718,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 1718,
        "sysdate" : 1648715376000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715376000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/functional-description/about-the-functions?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715376267519592,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
        "syscollection" : "default"
      },
      "Title" : "About the functions",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "Excerpt" : "The best-case hit latency of this caching is two clocks when the TBU address slave ... Applies the required fault handling for every transaction. ... About the functions CoreLink MMU-500",
      "FirstSentences" : "About the functions The TBU and TCU are the major functional blocks of the MMU-500. The TBU caches frequently used address ranges and the TCU performs the page table walk. Figure 2.1 shows the ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Page table walk cache ",
      "document_number" : "ddi0517",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4374535",
      "sysurihash" : "EH5uV1iDY0hUzhaq",
      "urihash" : "EH5uV1iDY0hUzhaq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
      "systransactionid" : 861214,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1460490449000,
      "topparentid" : 4374535,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531493000,
      "sysconcepts" : "caches ; TCU",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
      "attachmentparentid" : 4374535,
      "parentitem" : "5e908ca5c8052b1608761a52",
      "concepts" : "caches ; TCU",
      "documenttype" : "html",
      "isattachment" : "4374535",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715377000,
      "permanentid" : "4eb30e5fa32254ed1ec93f624eb8a19c8992579ab892870ccaa4f3b65058",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908ca5c8052b1608761a7b",
      "transactionid" : 861214,
      "title" : "Page table walk cache ",
      "products" : [ "CoreLink MMU-500" ],
      "date" : 1648715377000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0517:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715377934583246,
      "sysisattachment" : "4374535",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4374535,
      "size" : 235,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715367514,
      "syssize" : 235,
      "sysdate" : 1648715377000,
      "haslayout" : "1",
      "topparent" : "4374535",
      "label_version" : "r2p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4374535,
      "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
      "wordcount" : 30,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715377000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "modified" : 1639139088000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715377934583246,
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
      "syscollection" : "default"
    },
    "Title" : "Page table walk cache",
    "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "Excerpt" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the ...",
    "FirstSentences" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the PTW cache."
  }, {
    "title" : "Armv6-M Architecture Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "excerpt" : "Issue ... PURPOSE WITH RESPECT TO THE DOCUMENT. ... This document consists solely of commercial items. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ...",
    "firstSentences" : "ARMv6-M Architecture Reference Manual Copyright © 2007-2008, 2010, 2017, 2018 ARM Limited or its affiliates. All rights reserved. ARM DDI 0419E (ID070218) ii ARMv6-M Architecture Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Armv6-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Armv6-M Architecture Reference Manual ",
        "document_number" : "ddi0419",
        "document_version" : "e",
        "content_type" : "archDoc",
        "systopparent" : "3838879",
        "sysurihash" : "rY4LñODwXJpesQr5",
        "urihash" : "rY4LñODwXJpesQr5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "systransactionid" : 863776,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1596466754000,
        "topparentid" : 3838879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603268702000,
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085494000,
        "permanentid" : "ac265e71f297babf73b6a3e3d44165dc1d0c11a0b3434b904ed330e2e0bb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff05ef86e16515cdbf824",
        "transactionid" : 863776,
        "title" : "Armv6-M Architecture Reference Manual ",
        "products" : [ "Armv6-M" ],
        "date" : 1649085494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0419:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085494613869252,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085369166,
        "syssize" : 157,
        "sysdate" : 1649085494000,
        "haslayout" : "1",
        "topparent" : "3838879",
        "label_version" : "E",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838879,
        "content_description" : "This manual documents a substantially reduced version of the ARMv7 Microcontroller profile. This architecture variant aligns strongly with the ARMv6 Thumb instruction set and is known as ARMv6-M.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0419/e/?lang=en",
        "modified" : 1639129037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085494613869252,
        "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "syscollection" : "default"
      },
      "Title" : "Armv6-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "Excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M"
    },
    "childResults" : [ {
      "title" : "Armv6-M Architecture Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Armv6-M Architecture Reference Manual ",
        "document_number" : "ddi0419",
        "document_version" : "e",
        "content_type" : "archDoc",
        "systopparent" : "3838879",
        "sysurihash" : "rY4LñODwXJpesQr5",
        "urihash" : "rY4LñODwXJpesQr5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "systransactionid" : 863776,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1596466754000,
        "topparentid" : 3838879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603268702000,
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085494000,
        "permanentid" : "ac265e71f297babf73b6a3e3d44165dc1d0c11a0b3434b904ed330e2e0bb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ff05ef86e16515cdbf824",
        "transactionid" : 863776,
        "title" : "Armv6-M Architecture Reference Manual ",
        "products" : [ "Armv6-M" ],
        "date" : 1649085494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0419:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085494613869252,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 157,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085369166,
        "syssize" : 157,
        "sysdate" : 1649085494000,
        "haslayout" : "1",
        "topparent" : "3838879",
        "label_version" : "E",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838879,
        "content_description" : "This manual documents a substantially reduced version of the ARMv7 Microcontroller profile. This architecture variant aligns strongly with the ARMv6 Thumb instruction set and is known as ARMv6-M.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0419/e/?lang=en",
        "modified" : 1639129037000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085494613869252,
        "uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
        "syscollection" : "default"
      },
      "Title" : "Armv6-M Architecture Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0419/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0419/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en",
      "Excerpt" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Armv6-M Architecture Reference Manual This document is only available in a PDF version. Click Download to view. Armv6-M Architecture Reference Manual Armv6-M"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Armv6-M Architecture Reference Manual ",
      "document_number" : "ddi0419",
      "document_version" : "e",
      "content_type" : "archDoc",
      "systopparent" : "3838879",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "bnkGP5sdCeNñMjJd",
      "urihash" : "bnkGP5sdCeNñMjJd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
      "keywords" : "Cortex-M, Cortex-M0, Cortex-M1",
      "systransactionid" : 863776,
      "copyright" : "Copyright ©€2007-2008, 2010, 2017, 2018 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1596466754000,
      "topparentid" : 3838879,
      "numberofpages" : 374,
      "sysconcepts" : "instructions ; registers ; architectures ; implementations ; ARMv6 ; pseudocode ; exceptions ; condition flags ; memory ; supervisor call ; breakpoints ; execution ; encodings ; encodings T1 ; memory accesses ; priority",
      "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
      "attachmentparentid" : 3838879,
      "parentitem" : "5f8ff05ef86e16515cdbf824",
      "concepts" : "instructions ; registers ; architectures ; implementations ; ARMv6 ; pseudocode ; exceptions ; condition flags ; memory ; supervisor call ; breakpoints ; execution ; encodings ; encodings T1 ; memory accesses ; priority",
      "documenttype" : "pdf",
      "isattachment" : "3838879",
      "sysindexeddate" : 1649085497000,
      "permanentid" : "3ae30ea25e58a6ad1db55ff26f7151c1190bae5dc3e3480e5f6356537d31",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8ff05ef86e16515cdbf826",
      "transactionid" : 863776,
      "title" : "Armv6-M Architecture Reference Manual ",
      "subject" : "ARMv6-M Architecture Reference€Manual. This documentation defines the ARMv6-M Microcontroller architecture.",
      "date" : 1649085496000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0419:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085496469449113,
      "sysisattachment" : "3838879",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3838879,
      "size" : 2265970,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085370876,
      "syssubject" : "ARMv6-M Architecture Reference€Manual. This documentation defines the ARMv6-M Microcontroller architecture.",
      "syssize" : 2265970,
      "sysdate" : 1649085496000,
      "topparent" : "3838879",
      "author" : "ARM Limited",
      "label_version" : "E",
      "systopparentid" : 3838879,
      "content_description" : "This manual documents a substantially reduced version of the ARMv7 Microcontroller profile. This architecture variant aligns strongly with the ARMv6 Thumb instruction set and is known as ARMv6-M.",
      "wordcount" : 3815,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085497000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085496469449113,
      "uri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Armv6-M Architecture Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8ff05ef86e16515cdbf826",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0419/e/en/pdf/DDI0419E_armv6m_arm.pdf",
    "Excerpt" : "Issue ... PURPOSE WITH RESPECT TO THE DOCUMENT. ... This document consists solely of commercial items. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ...",
    "FirstSentences" : "ARMv6-M Architecture Reference Manual Copyright © 2007-2008, 2010, 2017, 2018 ARM Limited or its affiliates. All rights reserved. ARM DDI 0419E (ID070218) ii ARMv6-M Architecture Reference Manual"
  }, {
    "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
    "uri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "excerpt" : "5.2.1 PE Level 1 ... 6.1 Introduction ... 6.2 Trace Generation (STG) 6.2.1 STG Level 1 ... 6.3 Trace Capture (STC) ... 6.3.2 STC Level 2 ... Permitted Level Combinations ... Page 2 of 29",
    "firstSentences" : "Arm® CoreSight Base System Architecture 1.0 Arm Platform Design Document Copyright © 2016-2018 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM-DEN-0068 Non-conﬁdential",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "printableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "clickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "document_number" : "den0068",
        "document_version" : "v",
        "content_type" : "archDoc",
        "systopparent" : "3724082",
        "sysurihash" : "o4lbRvrNOxsF5OqH",
        "urihash" : "o4lbRvrNOxsF5OqH",
        "sysuri" : "https://developer.arm.com/documentation/den0068/v/en",
        "systransactionid" : 863775,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594030819000,
        "topparentid" : 3724082,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602692603000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085459000,
        "permanentid" : "89128bedccb39d868cc4dd20a28794087bce03b7c1d27adbaff4a01b8b23",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8725fbf86e16515cdb6c4f",
        "transactionid" : 863775,
        "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "products" : [ "CoreSight Architecture" ],
        "date" : 1649085459000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0068:v:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085459192580922,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085457581,
        "syssize" : 236,
        "sysdate" : 1649085459000,
        "haslayout" : "1",
        "topparent" : "3724082",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724082,
        "content_description" : "This document specifies a hardware architecture for a system designed around one or more Armv8-A PEs, where debug functionality running on an Operating System can rely on the hardware resources.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "v1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085459000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0068/v/?lang=en",
        "modified" : 1640014972000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085459192580922,
        "uri" : "https://developer.arm.com/documentation/den0068/v/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "Uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "Excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "printableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "clickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "document_number" : "den0068",
        "document_version" : "v",
        "content_type" : "archDoc",
        "systopparent" : "3724082",
        "sysurihash" : "o4lbRvrNOxsF5OqH",
        "urihash" : "o4lbRvrNOxsF5OqH",
        "sysuri" : "https://developer.arm.com/documentation/den0068/v/en",
        "systransactionid" : 863775,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594030819000,
        "topparentid" : 3724082,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602692603000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085459000,
        "permanentid" : "89128bedccb39d868cc4dd20a28794087bce03b7c1d27adbaff4a01b8b23",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8725fbf86e16515cdb6c4f",
        "transactionid" : 863775,
        "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "products" : [ "CoreSight Architecture" ],
        "date" : 1649085459000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0068:v:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085459192580922,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085457581,
        "syssize" : 236,
        "sysdate" : 1649085459000,
        "haslayout" : "1",
        "topparent" : "3724082",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724082,
        "content_description" : "This document specifies a hardware architecture for a system designed around one or more Armv8-A PEs, where debug functionality running on an Operating System can rely on the hardware resources.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "v1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085459000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0068/v/?lang=en",
        "modified" : 1640014972000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085459192580922,
        "uri" : "https://developer.arm.com/documentation/den0068/v/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "Uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "Excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
      "document_number" : "den0068",
      "document_version" : "v",
      "content_type" : "archDoc",
      "systopparent" : "3724082",
      "sysurihash" : "n4YKpFgMHPSHzlKm",
      "urihash" : "n4YKpFgMHPSHzlKm",
      "sysuri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
      "systransactionid" : 863775,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594030819000,
      "topparentid" : 3724082,
      "numberofpages" : 29,
      "sysconcepts" : "PE ; compliant ; trace buffers ; CoreSight ETR ; system memory ; scattering mechanism ; address space ; source ID ; Arm Limited ; system architecture ; rationale statements ; arm ; implementation notes ; hardware ; features ; specifications",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3724082,
      "parentitem" : "5f8725fbf86e16515cdb6c4f",
      "concepts" : "PE ; compliant ; trace buffers ; CoreSight ETR ; system memory ; scattering mechanism ; address space ; source ID ; Arm Limited ; system architecture ; rationale statements ; arm ; implementation notes ; hardware ; features ; specifications",
      "documenttype" : "pdf",
      "isattachment" : "3724082",
      "sysindexeddate" : 1649085460000,
      "permanentid" : "3080b93f1e27f36eb45f1dfe287b2cce37d5e1017cec139bf1a4776c0557",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8725fbf86e16515cdb6c51",
      "transactionid" : 863775,
      "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
      "date" : 1649085460000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0068:v:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085460294607209,
      "sysisattachment" : "3724082",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3724082,
      "size" : 165891,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085458565,
      "syssize" : 165891,
      "sysdate" : 1649085460000,
      "topparent" : "3724082",
      "label_version" : "1.0",
      "systopparentid" : 3724082,
      "content_description" : "This document specifies a hardware architecture for a system designed around one or more Armv8-A PEs, where debug functionality running on an Operating System can rely on the hardware resources.",
      "wordcount" : 1203,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085460000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085460294607209,
      "uri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
    "Uri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "Excerpt" : "5.2.1 PE Level 1 ... 6.1 Introduction ... 6.2 Trace Generation (STG) 6.2.1 STG Level 1 ... 6.3 Trace Capture (STC) ... 6.3.2 STC Level 2 ... Permitted Level Combinations ... Page 2 of 29",
    "FirstSentences" : "Arm® CoreSight Base System Architecture 1.0 Arm Platform Design Document Copyright © 2016-2018 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM-DEN-0068 Non-conﬁdential"
  }, {
    "title" : "DC parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "excerpt" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "firstSentences" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "sBcMaZf6RxFQLusG",
        "urihash" : "sBcMaZf6RxFQLusG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "systransactionid" : 863773,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085336000,
        "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f47869e79ff4c392c0ff6dc",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085336000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085336569676404,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 2099,
        "sysdate" : 1649085336000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085336000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085336569676404,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
    },
    "childResults" : [ {
      "title" : "AC and DC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "excerpt" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters.",
      "firstSentences" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters. AC and DC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0210",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506474",
          "sysurihash" : "sBcMaZf6RxFQLusG",
          "urihash" : "sBcMaZf6RxFQLusG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "systransactionid" : 863773,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158928918000,
          "topparentid" : 3506474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598523038000,
          "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085336000,
          "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
          "syslanguage" : [ "English" ],
          "itemid" : "5f47869e79ff4c392c0ff6dc",
          "transactionid" : 863773,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649085336000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0210:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085336569676404,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2099,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085303275,
          "syssize" : 2099,
          "sysdate" : 1649085336000,
          "haslayout" : "1",
          "topparent" : "3506474",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506474,
          "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085336000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0210/c/?lang=en",
          "modified" : 1645013596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085336569676404,
          "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AC and DC Parameters ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "VCEbMR1XN7Bd5ZF5",
        "urihash" : "VCEbMR1XN7Bd5ZF5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "AC ; timing ; diagrams Notes ; ARM7TDMI core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3506474,
        "parentitem" : "5f47869e79ff4c392c0ff6dc",
        "concepts" : "AC ; timing ; diagrams Notes ; ARM7TDMI core",
        "documenttype" : "html",
        "isattachment" : "3506474",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085423000,
        "permanentid" : "688e65fbc1b1c4aaf1a204e80d170def74ed92a2b2e9bcb0f2cfebace003",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4786a079ff4c392c0ff772",
        "transactionid" : 863774,
        "title" : "AC and DC Parameters ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085423000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085423036956192,
        "sysisattachment" : "3506474",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506474,
        "size" : 206,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 206,
        "sysdate" : 1649085423000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085423000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085423036956192,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
        "syscollection" : "default"
      },
      "Title" : "AC and DC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "Excerpt" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters.",
      "FirstSentences" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters. AC and DC ..."
    }, {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "excerpt" : "B ... ARM DDI 0210C Contents ... ARM7TDMI Technical Reference Manual ... Chapter 2 ... ARM DDI 0210C ... Preface ... About this manual ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
      "firstSentences" : "ARM7TDMI Revision: r4p1 Technical Reference Manual Copyright © 2001, 2004 ARM Limited. All rights reserved. ARM DDI 0210C ii ARM7TDMI Technical Reference Manual Copyright © 2001, 2004 ARM Limited.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0210",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506474",
          "sysurihash" : "sBcMaZf6RxFQLusG",
          "urihash" : "sBcMaZf6RxFQLusG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "systransactionid" : 863773,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158928918000,
          "topparentid" : 3506474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598523038000,
          "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085336000,
          "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
          "syslanguage" : [ "English" ],
          "itemid" : "5f47869e79ff4c392c0ff6dc",
          "transactionid" : 863773,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649085336000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0210:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085336569676404,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2099,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085303275,
          "syssize" : 2099,
          "sysdate" : 1649085336000,
          "haslayout" : "1",
          "topparent" : "3506474",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506474,
          "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085336000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0210/c/?lang=en",
          "modified" : 1645013596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085336569676404,
          "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "VFb5jqOkM3APagUn",
        "urihash" : "VFb5jqOkM3APagUn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
        "systransactionid" : 863773,
        "copyright" : "Copyright © 2001, 2004 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "numberofpages" : 286,
        "sysconcepts" : "instructions ; ARM7TDMI processor ; ARM Limited ; exceptions ; registers ; coprocessors ; EmbeddedICE-RT logic ; memory ; ARM7TDMI core ; breakpoints ; execution ; programming ; Thumb state ; accesses ; falling edge ; core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3506474,
        "parentitem" : "5f47869e79ff4c392c0ff6dc",
        "concepts" : "instructions ; ARM7TDMI processor ; ARM Limited ; exceptions ; registers ; coprocessors ; EmbeddedICE-RT logic ; memory ; ARM7TDMI core ; breakpoints ; execution ; programming ; Thumb state ; accesses ; falling edge ; core",
        "documenttype" : "pdf",
        "isattachment" : "3506474",
        "sysindexeddate" : 1649085340000,
        "permanentid" : "0fe72a4ecb978fe562101447910823ddccc7857bf71b08c2152b590f858a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4786a179ff4c392c0ff819",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "date" : 1649085339000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085339662416180,
        "sysisattachment" : "3506474",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506474,
        "size" : 1669749,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085306706,
        "syssize" : 1669749,
        "sysdate" : 1649085339000,
        "topparent" : "3506474",
        "author" : "ARM Limited",
        "label_version" : "r4p1",
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 2847,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085340000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085339662416180,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "Excerpt" : "B ... ARM DDI 0210C Contents ... ARM7TDMI Technical Reference Manual ... Chapter 2 ... ARM DDI 0210C ... Preface ... About this manual ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
      "FirstSentences" : "ARM7TDMI Revision: r4p1 Technical Reference Manual Copyright © 2001, 2004 ARM Limited. All rights reserved. ARM DDI 0210C ii ARM7TDMI Technical Reference Manual Copyright © 2001, 2004 ARM Limited."
    }, {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "sBcMaZf6RxFQLusG",
        "urihash" : "sBcMaZf6RxFQLusG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "systransactionid" : 863773,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085336000,
        "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f47869e79ff4c392c0ff6dc",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085336000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085336569676404,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 2099,
        "sysdate" : 1649085336000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085336000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085336569676404,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
    } ],
    "totalNumberOfChildResults" : 202,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "DC parameters ",
      "document_number" : "ddi0210",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3506474",
      "sysurihash" : "m4ux4ðr8jGTRECkL",
      "urihash" : "m4ux4ðr8jGTRECkL",
      "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
      "systransactionid" : 863774,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1158928918000,
      "topparentid" : 3506474,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598523038000,
      "sysconcepts" : "maximum ratings ; supplier",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3506474,
      "parentitem" : "5f47869e79ff4c392c0ff6dc",
      "concepts" : "maximum ratings ; supplier",
      "documenttype" : "html",
      "isattachment" : "3506474",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085423000,
      "permanentid" : "0d790a141a4d7e7bc22d5e5615772449bb43ed4510479ce44c04a8abd321",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4786a079ff4c392c0ff775",
      "transactionid" : 863774,
      "title" : "DC parameters ",
      "products" : [ "ARM7TDMI" ],
      "date" : 1649085423000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0210:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085423095202409,
      "sysisattachment" : "3506474",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3506474,
      "size" : 116,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085303275,
      "syssize" : 116,
      "sysdate" : 1649085423000,
      "haslayout" : "1",
      "topparent" : "3506474",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3506474,
      "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
      "wordcount" : 13,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085423000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "modified" : 1645013596000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085423095202409,
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
      "syscollection" : "default"
    },
    "Title" : "DC parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "Excerpt" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "FirstSentences" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI"
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "excerpt" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation.",
    "firstSentences" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation. Functional description Cortex ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
      "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "hTmrk12nc0oelp2x",
        "urihash" : "hTmrk12nc0oelp2x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715317000,
        "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b1608762031",
        "transactionid" : 861213,
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715317000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715317281388229,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4026,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 4026,
        "sysdate" : 1648715317000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 266,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715317000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715317281388229,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
      "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
    },
    "childResults" : [ {
      "title" : "Example Programming Sequences",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "firstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Example Programming Sequences ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "Z5onyT1XSrTFfSVS",
        "urihash" : "Z5onyT1XSrTFfSVS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "documenttype" : "html",
        "isattachment" : "3527814",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715318000,
        "permanentid" : "186d34191250622635449192b88e8343054530a7d98bf1258e02de087758",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b1608762106",
        "transactionid" : 861213,
        "title" : "Example Programming Sequences ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715318867571583,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 272,
        "sysdate" : 1648715318000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715318000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/example-programming-sequences?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715318867571583,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
        "syscollection" : "default"
      },
      "Title" : "Example Programming Sequences",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "Excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "FirstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence."
    }, {
      "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... EU and/or elsewhere. All rights reserved. ... Please follow ARM’s trademark usage guidelines at ,",
      "firstSentences" : "ARM CoreSight MTB-M23 Revision: r0p0 Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM DDI 0564C (ID112116) ARM DDI 0564C ID112116 ARM CoreSight MTB-M23 Technical Reference ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "XYfFHEARoKCjKlG2",
        "urihash" : "XYfFHEARoKCjKlG2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
        "keywords" : "CoreSight for Cortex-M, Micro Trace Buffer (MTB), CoreSight, On-chip Debug & Trace",
        "systransactionid" : 861213,
        "copyright" : "Copyright ©€2016 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "numberofpages" : 58,
        "sysconcepts" : "SRAM ; tracing ; registers ; future use ; base address ; memory map ; authentication interface ; documentation ; books ; design flow ; execution trace ; ARM ; implementations ; reference manuals ; test features ; typographical conventions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "concepts" : "SRAM ; tracing ; registers ; future use ; base address ; memory map ; authentication interface ; documentation ; books ; design flow ; execution trace ; ARM ; implementations ; reference manuals ; test features ; typographical conventions",
        "documenttype" : "pdf",
        "isattachment" : "3527814",
        "sysindexeddate" : 1648715318000,
        "permanentid" : "dc72db3d1f931b37906ccdcbdd81de6bfbef18a0bb60c902f5b2f0aa9a1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b1608762125",
        "transactionid" : 861213,
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "subject" : "ARM CoreSight MTB-M23 Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M23 processor. It has very low area, and incorporates power reduction features.",
        "date" : 1648715318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715318779472326,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 560711,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715268961,
        "syssubject" : "ARM CoreSight MTB-M23 Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M23 processor. It has very low area, and incorporates power reduction features.",
        "syssize" : 560711,
        "sysdate" : 1648715318000,
        "topparent" : "3527814",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 1273,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715318000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715318779472326,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... EU and/or elsewhere. All rights reserved. ... Please follow ARM’s trademark usage guidelines at ,",
      "FirstSentences" : "ARM CoreSight MTB-M23 Revision: r0p0 Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM DDI 0564C (ID112116) ARM DDI 0564C ID112116 ARM CoreSight MTB-M23 Technical Reference ..."
    }, {
      "title" : "Operation",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "excerpt" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23",
      "firstSentences" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Operation ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "GQoxFPVYe4LilMcg",
        "urihash" : "GQoxFPVYe4LilMcg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "packet format",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "concepts" : "packet format",
        "documenttype" : "html",
        "isattachment" : "3527814",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715317000,
        "permanentid" : "89767494ca589d6bb7c9a742d2b414455125d549ed8bb6353c9cbf3b832c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b16087620b4",
        "transactionid" : 861213,
        "title" : "Operation ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715317000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715317568325171,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 172,
        "sysdate" : 1648715317000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715317000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/functional-description/operation?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715317568325171,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
        "syscollection" : "default"
      },
      "Title" : "Operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "Excerpt" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23",
      "FirstSentences" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23"
    } ],
    "totalNumberOfChildResults" : 58,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "ddi0564",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3527814",
      "sysurihash" : "rzqBhcZUErjtzgfb",
      "urihash" : "rzqBhcZUErjtzgfb",
      "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
      "systransactionid" : 861213,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1479763413000,
      "topparentid" : 3527814,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586533230000,
      "sysconcepts" : "functionality ; Interfaces",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "attachmentparentid" : 3527814,
      "parentitem" : "5e90936ec8052b1608762031",
      "concepts" : "functionality ; Interfaces",
      "documenttype" : "html",
      "isattachment" : "3527814",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715321000,
      "permanentid" : "5333f730ff4618cfed0430bd9f7de1e31685c97557356ca43e2a8832ad27",
      "syslanguage" : [ "English" ],
      "itemid" : "5e90936ec8052b1608762077",
      "transactionid" : 861213,
      "title" : "Functional description ",
      "products" : [ "Cortex-M23" ],
      "date" : 1648715320000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0564:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715320473758892,
      "sysisattachment" : "3527814",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3527814,
      "size" : 200,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715267305,
      "syssize" : 200,
      "sysdate" : 1648715320000,
      "haslayout" : "1",
      "topparent" : "3527814",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3527814,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715321000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0564/c/functional-description?lang=en",
      "modified" : 1639141004000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715320473758892,
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "Excerpt" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation.",
    "FirstSentences" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation. Functional description Cortex ..."
  }, {
    "title" : "ARM v8-M Supplement - CDE Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en",
    "excerpt" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
    "firstSentences" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM v8-M Supplement - CDE Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f8feb5ff86e16515cdbea2a",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "excerpt" : "document may be the trademarks of their respective owners. ... Company 02557590 registered in England. ... LES-PRE-20349 ... Conﬁdentiality Status ... Other brands and names mentioned in this",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Custom Datapath Extension for Copyright © 2015 - 2020 Arm Limited or its afﬁliates. All rights reserved. DDI0607A.b ID31032020 Armv8-M Release ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM v8-M Supplement - CDE Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en",
        "excerpt" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
        "firstSentences" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM v8-M Supplement - CDE Reference Manual ",
          "document_number" : "ddi0607",
          "document_version" : "ab",
          "content_type" : "archDoc",
          "systopparent" : "5034755",
          "sysurihash" : "uVCñYHMynsWxxhPe",
          "urihash" : "uVCñYHMynsWxxhPe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
          "systransactionid" : 863772,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.0,
          "published" : 1586134861000,
          "topparentid" : 5034755,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1603267423000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649085260000,
          "permanentid" : "94b4e4806d86dbab807dcbc77e7f221645649893ac01f0ea8a42f031e623",
          "syslanguage" : [ "English" ],
          "itemid" : "5f8feb5ff86e16515cdbea28",
          "transactionid" : 863772,
          "title" : "ARM v8-M Supplement - CDE Reference Manual ",
          "products" : [ "Armv8-M", "CDE" ],
          "date" : 1649085260000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0607:ab:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085260414719841,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 170,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085171317,
          "syssize" : 170,
          "sysdate" : 1649085260000,
          "haslayout" : "1",
          "topparent" : "5034755",
          "label_version" : "A.b",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5034755,
          "content_description" : "Custom Datapath Extension for the Armv8-M architecture.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085260000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0607/ab/?lang=en",
          "modified" : 1645019443000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085260414719841,
          "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
          "syscollection" : "default"
        },
        "Title" : "ARM v8-M Supplement - CDE Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en",
        "Excerpt" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
        "FirstSentences" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM v8-M Supplement - CDE Reference Manual ",
        "document_number" : "ddi0607",
        "document_version" : "ab",
        "content_type" : "archDoc",
        "systopparent" : "5034755",
        "sysurihash" : "G2i1pl301sGS1MOq",
        "urihash" : "G2i1pl301sGS1MOq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1586134861000,
        "topparentid" : 5034755,
        "numberofpages" : 74,
        "sysconcepts" : "instructions ; coprocessors ; Encoded asA ; code check ; implementation of the architecture ; Armv8 ; registers ; coprocessor-specific opcode ; condition codes ; functionality ; UsageFault exception ; general-purpose ; destination registers ; Custom extension ; execution ; immediate",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 5034755,
        "parentitem" : "5f8feb5ff86e16515cdbea28",
        "concepts" : "instructions ; coprocessors ; Encoded asA ; code check ; implementation of the architecture ; Armv8 ; registers ; coprocessor-specific opcode ; condition codes ; functionality ; UsageFault exception ; general-purpose ; destination registers ; Custom extension ; execution ; immediate",
        "documenttype" : "pdf",
        "isattachment" : "5034755",
        "sysindexeddate" : 1649085256000,
        "permanentid" : "8c322d0081302f3958cb8bb5f0f75fc58e970997f0c9b87c9b5a4f2ce9d2",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8feb5ff86e16515cdbea2a",
        "transactionid" : 863771,
        "title" : "ARM v8-M Supplement - CDE Reference Manual ",
        "date" : 1649085255000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0607:ab:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085255919493606,
        "sysisattachment" : "5034755",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5034755,
        "size" : 588677,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f8feb5ff86e16515cdbea2a",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085172479,
        "syssize" : 588677,
        "sysdate" : 1649085255000,
        "topparent" : "5034755",
        "label_version" : "A.b",
        "systopparentid" : 5034755,
        "content_description" : "Custom Datapath Extension for the Armv8-M architecture.",
        "wordcount" : 1228,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085256000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f8feb5ff86e16515cdbea2a",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085255919493606,
        "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM v8-M Supplement - CDE Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f8feb5ff86e16515cdbea2a",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en/pdf/DDI0607A_b_CDE_supp_armv8m.pdf",
      "Excerpt" : "document may be the trademarks of their respective owners. ... Company 02557590 registered in England. ... LES-PRE-20349 ... Conﬁdentiality Status ... Other brands and names mentioned in this",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Custom Datapath Extension for Copyright © 2015 - 2020 Arm Limited or its afﬁliates. All rights reserved. DDI0607A.b ID31032020 Armv8-M Release ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM v8-M Supplement - CDE Reference Manual ",
      "document_number" : "ddi0607",
      "document_version" : "ab",
      "content_type" : "archDoc",
      "systopparent" : "5034755",
      "sysurihash" : "uVCñYHMynsWxxhPe",
      "urihash" : "uVCñYHMynsWxxhPe",
      "sysuri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
      "systransactionid" : 863772,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.0,
      "published" : 1586134861000,
      "topparentid" : 5034755,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1603267423000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649085260000,
      "permanentid" : "94b4e4806d86dbab807dcbc77e7f221645649893ac01f0ea8a42f031e623",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8feb5ff86e16515cdbea28",
      "transactionid" : 863772,
      "title" : "ARM v8-M Supplement - CDE Reference Manual ",
      "products" : [ "Armv8-M", "CDE" ],
      "date" : 1649085260000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0607:ab:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085260414719841,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 170,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085171317,
      "syssize" : 170,
      "sysdate" : 1649085260000,
      "haslayout" : "1",
      "topparent" : "5034755",
      "label_version" : "A.b",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5034755,
      "content_description" : "Custom Datapath Extension for the Armv8-M architecture.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085260000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0607/ab/?lang=en",
      "modified" : 1645019443000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085260414719841,
      "uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
      "syscollection" : "default"
    },
    "Title" : "ARM v8-M Supplement - CDE Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0607/ab/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0607/ab/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0607/ab/en",
    "Excerpt" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE",
    "FirstSentences" : "ARM v8-M Supplement - CDE Reference Manual This document is only available in a PDF version. Click Download to view. ARM v8-M Supplement - CDE Reference Manual Armv8-MCDE"
  }, {
    "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
    "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Glossary",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "excerpt" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for ... The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "firstSentences" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Glossary ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "MSg2n8PSuKxv9zqz",
        "urihash" : "MSg2n8PSuKxv9zqz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "ARM Glossary ; meaning ; industry standard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "ARM Glossary ; meaning ; industry standard",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "2cc2c46449ad63553b171a6bf300452ef9a1faed545a22fdf17d66d5d479",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a886db15673561aa9db",
        "transactionid" : 863771,
        "title" : "Glossary ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244552729414,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996739,
        "syssize" : 298,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244552729414,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
        "syscollection" : "default"
      },
      "Title" : "Glossary",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "Excerpt" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for ... The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "FirstSentences" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM ..."
    }, {
      "title" : "Integration Test Input Register",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "excerpt" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose ... Configuration Available in all MMU-400 configurations. ... Figure 3.13 shows the bit assignments.",
      "firstSentences" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose Enables the MMU-400 to read the status of the spniden signal. Configuration Available in all MMU-400 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Integration Test Input Register ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "QDDkECHtSiVe5TVQ",
        "urihash" : "QDDkECHtSiVe5TVQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "ITIP Register ; usage constraints ; assignments ; Reserved Reserved ; shows ; Integration Test Input ; spniden signal ; MMU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "ITIP Register ; usage constraints ; assignments ; Reserved Reserved ; shows ; Integration Test Input ; spniden signal ; MMU",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "fa4fba9a37a250d42daa93987957bd0ccd326b45faf536ba35b78ac43328",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a896db15673561aaa37",
        "transactionid" : 863771,
        "title" : "Integration Test Input Register ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244516783038,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 640,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996707,
        "syssize" : 640,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244516783038,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
        "syscollection" : "default"
      },
      "Title" : "Integration Test Input Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "Excerpt" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose ... Configuration Available in all MMU-400 configurations. ... Figure 3.13 shows the bit assignments.",
      "FirstSentences" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose Enables the MMU-400 to read the status of the spniden signal. Configuration Available in all MMU-400 ..."
    }, {
      "title" : "Performance Monitor Authentication Status register",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "excerpt" : "Table 3.33. ... [6] SNE 0 This bit is RAZ, because Secure non-invasive debug features cannot be ... This bit is RAO. ... Performance Monitor Authentication Status register CoreLink MMU-400",
      "firstSentences" : "Performance Monitor Authentication Status register The characteristics of the Performance Monitor Authentication Status register are: Purpose The Performance Monitor Authentication Status ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Performance Monitor Authentication Status register ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "pLjnTmxV8JbmFP1Q",
        "urihash" : "pLjnTmxV8JbmFP1Q",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "performance monitor ; usage constraints ; features ; configurations ; registers ; security ; RAZ ; Non-secure ; assignments ; permission",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "performance monitor ; usage constraints ; features ; configurations ; registers ; security ; RAZ ; Non-secure ; assignments ; permission",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "a4eeb65b846e43e3343d4c77f3e21cf4d4be3315432112b44f3efc2fda21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a896db15673561aaa47",
        "transactionid" : 863771,
        "title" : "Performance Monitor Authentication Status register ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244484442001,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 1675,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996694,
        "syssize" : 1675,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 98,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244484442001,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
        "syscollection" : "default"
      },
      "Title" : "Performance Monitor Authentication Status register",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "Excerpt" : "Table 3.33. ... [6] SNE 0 This bit is RAZ, because Secure non-invasive debug features cannot be ... This bit is RAO. ... Performance Monitor Authentication Status register CoreLink MMU-400",
      "FirstSentences" : "Performance Monitor Authentication Status register The characteristics of the Performance Monitor Authentication Status register are: Purpose The Performance Monitor Authentication Status ..."
    } ],
    "totalNumberOfChildResults" : 89,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "ddi0472",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4992074",
      "sysurihash" : "5xS3eðDcAbiOooC0",
      "urihash" : "5xS3eðDcAbiOooC0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
      "systransactionid" : 863771,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1395320951000,
      "topparentid" : 4992074,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586436744000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085244000,
      "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f1a886db15673561aa9c5",
      "transactionid" : 863771,
      "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
      "products" : [ "CoreLink MMU-400" ],
      "date" : 1649085244000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0472:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085244590962068,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1835,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084996754,
      "syssize" : 1835,
      "sysdate" : 1649085244000,
      "haslayout" : "1",
      "topparent" : "4992074",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4992074,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
      "wordcount" : 139,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085244000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0472/b/?lang=en",
      "modified" : 1639133676000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085244590962068,
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
    "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
  }, {
    "title" : "AMBA DTI Protocol Specification",
    "uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
    "printableUri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
    "clickUri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0088/e-b/en",
    "excerpt" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA DTI Protocol Specification AMBA",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "AMBA DTI Protocol Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/60ddf3840320e92fa40b6010",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
      "excerpt" : "ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... PURPOSE WITH RESPECT TO THE DOCUMENT. ... DAMAGES. This document consists solely of commercial items.",
      "firstSentences" : "AMBA DTI Protocol Specification Copyright © 2016-2021 Arm Limited or its affiliates. All rights reserved. ARM IHI 0088E.b (ID061721) ii AMBA DTI Protocol Specification Copyright © 2016-2021 Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA DTI Protocol Specification",
        "uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
        "printableUri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
        "clickUri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0088/e-b/en",
        "excerpt" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA DTI Protocol Specification AMBA",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "AMBA DTI Protocol Specification ",
          "document_number" : "ihi0088",
          "document_version" : "e-b",
          "content_type" : "archDoc",
          "systopparent" : "4916530",
          "sysurihash" : "WeCkyPuC3Nk9xAhe",
          "urihash" : "WeCkyPuC3Nk9xAhe",
          "sysuri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
          "systransactionid" : 861212,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1623801660000,
          "topparentid" : 4916530,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1625158532000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1648715285000,
          "permanentid" : "105d4978a4e624df4d37628f9f130671f3b237c2a2efec7ffd5a361e3516",
          "syslanguage" : [ "English" ],
          "itemid" : "60ddf3840320e92fa40b600e",
          "transactionid" : 861212,
          "title" : "AMBA DTI Protocol Specification ",
          "products" : [ "AMBA" ],
          "date" : 1648715285000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ihi0088:e-b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715285297804035,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 142,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715240185,
          "syssize" : 142,
          "sysdate" : 1648715285000,
          "haslayout" : "1",
          "topparent" : "4916530",
          "label_version" : "E.b",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4916530,
          "content_description" : "The AMBA DTI (Distributed Translation Interface) specification aligns with the Arm System MMU architecture, to define a scalable, distributed messaging protocol for translation services.",
          "wordcount" : 17,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715285000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ihi0088/e-b/?lang=en",
          "modified" : 1645025542000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715285297804035,
          "uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA DTI Protocol Specification",
        "Uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0088/e-b/en",
        "Excerpt" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA DTI Protocol Specification AMBA"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AMBA DTI Protocol Specification ",
        "document_number" : "ihi0088",
        "document_version" : "e-b",
        "content_type" : "archDoc",
        "systopparent" : "4916530",
        "sysauthor" : "Arm Limited",
        "sysurihash" : "tnWI8WfebMfZWSQ8",
        "urihash" : "tnWI8WfebMfZWSQ8",
        "sysuri" : "https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
        "keywords" : "AMBA, AXI Interconnect, AXI Peripherals",
        "systransactionid" : 861212,
        "copyright" : "Copyright ©2016-2021 Arm Limited or its affiliates. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1623801660000,
        "topparentid" : 4916530,
        "numberofpages" : 128,
        "sysconcepts" : "transactions ; DTI ; TBU ; list of encodings ; invalidations ; flow control ; translation requests ; encodings ; translations ; DTI protocol ; SubstreamID ; TCU ; outstanding ; subsections ; permissions ; GlobalDisabled",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4916530,
        "parentitem" : "60ddf3840320e92fa40b600e",
        "concepts" : "transactions ; DTI ; TBU ; list of encodings ; invalidations ; flow control ; translation requests ; encodings ; translations ; DTI protocol ; SubstreamID ; TCU ; outstanding ; subsections ; permissions ; GlobalDisabled",
        "documenttype" : "pdf",
        "isattachment" : "4916530",
        "sysindexeddate" : 1648715283000,
        "permanentid" : "4e58fdfb7200410cca654a49fa5bb9e9c5bc79df6003108f1a01092dd928",
        "syslanguage" : [ "English" ],
        "itemid" : "60ddf3840320e92fa40b6010",
        "transactionid" : 861212,
        "title" : "AMBA DTI Protocol Specification ",
        "date" : 1648715283000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0088:e-b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715283649477689,
        "sysisattachment" : "4916530",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4916530,
        "size" : 1299666,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/60ddf3840320e92fa40b6010",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715241322,
        "syssize" : 1299666,
        "sysdate" : 1648715283000,
        "topparent" : "4916530",
        "author" : "Arm Limited",
        "label_version" : "E.b",
        "systopparentid" : 4916530,
        "content_description" : "The AMBA DTI (Distributed Translation Interface) specification aligns with the Arm System MMU architecture, to define a scalable, distributed messaging protocol for translation services.",
        "wordcount" : 1900,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715283000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/60ddf3840320e92fa40b6010",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715283649477689,
        "uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
        "syscollection" : "default"
      },
      "Title" : "AMBA DTI Protocol Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/60ddf3840320e92fa40b6010",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0088/e-b/en/pdf/IHI0088E_b_amba_dti_protocol_spec.pdf",
      "Excerpt" : "ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... PURPOSE WITH RESPECT TO THE DOCUMENT. ... DAMAGES. This document consists solely of commercial items.",
      "FirstSentences" : "AMBA DTI Protocol Specification Copyright © 2016-2021 Arm Limited or its affiliates. All rights reserved. ARM IHI 0088E.b (ID061721) ii AMBA DTI Protocol Specification Copyright © 2016-2021 Arm ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "AMBA DTI Protocol Specification ",
      "document_number" : "ihi0088",
      "document_version" : "e-b",
      "content_type" : "archDoc",
      "systopparent" : "4916530",
      "sysurihash" : "WeCkyPuC3Nk9xAhe",
      "urihash" : "WeCkyPuC3Nk9xAhe",
      "sysuri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
      "systransactionid" : 861212,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1623801660000,
      "topparentid" : 4916530,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1625158532000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1648715285000,
      "permanentid" : "105d4978a4e624df4d37628f9f130671f3b237c2a2efec7ffd5a361e3516",
      "syslanguage" : [ "English" ],
      "itemid" : "60ddf3840320e92fa40b600e",
      "transactionid" : 861212,
      "title" : "AMBA DTI Protocol Specification ",
      "products" : [ "AMBA" ],
      "date" : 1648715285000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0088:e-b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715285297804035,
      "navigationhierarchiescontenttype" : "Architecture Document",
      "size" : 142,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715240185,
      "syssize" : 142,
      "sysdate" : 1648715285000,
      "haslayout" : "1",
      "topparent" : "4916530",
      "label_version" : "E.b",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4916530,
      "content_description" : "The AMBA DTI (Distributed Translation Interface) specification aligns with the Arm System MMU architecture, to define a scalable, distributed messaging protocol for translation services.",
      "wordcount" : 17,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "0",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715285000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ihi0088/e-b/?lang=en",
      "modified" : 1645025542000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715285297804035,
      "uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
      "syscollection" : "default"
    },
    "Title" : "AMBA DTI Protocol Specification",
    "Uri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0088/e-b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ihi0088/e-b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0088/e-b/en",
    "Excerpt" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "AMBA DTI Protocol Specification This document is only available in a PDF version. Click Download to view. AMBA DTI Protocol Specification AMBA"
  }, {
    "title" : "Resource identification",
    "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
    "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
    "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/resource-identification?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
    "excerpt" : "Resource identification To identify a resource requires seven bits: three bits for the resource type four bits ... Table 2.3 describes the resource encoding. ... Resource identification AMBA",
    "firstSentences" : "Resource identification To identify a resource requires seven bits: three bits for the resource type four bits for the index. Table 2.3 describes the resource encoding. Bit Description [6:4] ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
      "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
      "firstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
        "document_number" : "ddi0328",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987354",
        "sysurihash" : "PVpsxfIðW2eBBoTR",
        "urihash" : "PVpsxfIðW2eBBoTR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1209413175000,
        "topparentid" : 4987354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377050000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085072000,
        "permanentid" : "194e86700394e723af7780ddcbc00eb9d7ab5d9ba96aa118d2f3a36330dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e315afd977155116a81b2",
        "transactionid" : 863768,
        "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
        "products" : [ "AMBA" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0328:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072595876781,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2059,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084936391,
        "syssize" : 2059,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "4987354",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987354,
        "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
        "wordcount" : 165,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0328/e/?lang=en",
        "modified" : 1639043196000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072595876781,
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
      "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
      "FirstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e315cfd977155116a8273",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... ARM delivered this document to. ... Web Address ... http://www.arm.com ... Copyright © 2004-2008 ARM Limited.",
      "firstSentences" : "AMBA AHB Trace Macrocell (HTM) Revision: r0p4 Technical Reference Manual Copyright © 2004-2008 ARM Limited. All rights reserved. ARM DDI 0328E ii AMBA AHB Trace Macrocell (HTM) Technical Reference ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
        "firstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
          "document_number" : "ddi0328",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987354",
          "sysurihash" : "PVpsxfIðW2eBBoTR",
          "urihash" : "PVpsxfIðW2eBBoTR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1209413175000,
          "topparentid" : 4987354,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377050000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085072000,
          "permanentid" : "194e86700394e723af7780ddcbc00eb9d7ab5d9ba96aa118d2f3a36330dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e315afd977155116a81b2",
          "transactionid" : 863768,
          "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649085072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0328:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085072595876781,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2059,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084936391,
          "syssize" : 2059,
          "sysdate" : 1649085072000,
          "haslayout" : "1",
          "topparent" : "4987354",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987354,
          "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0328/e/?lang=en",
          "modified" : 1639043196000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085072595876781,
          "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
        "FirstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
        "document_number" : "ddi0328",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987354",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "YvlTsbU3tdswGHK3",
        "urihash" : "YvlTsbU3tdswGHK3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
        "systransactionid" : 863769,
        "copyright" : "Copyright ©€2004-2008 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1209413175000,
        "topparentid" : 4987354,
        "numberofpages" : 198,
        "sysconcepts" : "registers ; shows ; transfers ; assignments ; signals ; wait states ; FIFOs ; resources ; controllers ; triggering ; functionality ; ATB ; accesses ; clamping logic ; tracing ; clock",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4987354,
        "parentitem" : "5e8e315afd977155116a81b2",
        "concepts" : "registers ; shows ; transfers ; assignments ; signals ; wait states ; FIFOs ; resources ; controllers ; triggering ; functionality ; ATB ; accesses ; clamping logic ; tracing ; clock",
        "documenttype" : "pdf",
        "isattachment" : "4987354",
        "sysindexeddate" : 1649085135000,
        "permanentid" : "37e943d1143452ebdca1fea7a8853c49bdf9583329bdae0652ef57a1f5f2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e315cfd977155116a8273",
        "transactionid" : 863769,
        "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
        "date" : 1649085135000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0328:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085135430566483,
        "sysisattachment" : "4987354",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987354,
        "size" : 1522258,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e315cfd977155116a8273",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084938961,
        "syssize" : 1522258,
        "sysdate" : 1649085135000,
        "topparent" : "4987354",
        "author" : "ARM Limited",
        "label_version" : "r0p4",
        "systopparentid" : 4987354,
        "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
        "wordcount" : 2227,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085135000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e315cfd977155116a8273",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085135430566483,
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e315cfd977155116a8273",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/pdf/DDI0328E_amba_htm_r0p4_trm.pdf",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... ARM delivered this document to. ... Web Address ... http://www.arm.com ... Copyright © 2004-2008 ARM Limited.",
      "FirstSentences" : "AMBA AHB Trace Macrocell (HTM) Revision: r0p4 Technical Reference Manual Copyright © 2004-2008 ARM Limited. All rights reserved. ARM DDI 0328E ii AMBA AHB Trace Macrocell (HTM) Technical Reference ..."
    }, {
      "title" : "Internal event bus",
      "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
      "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
      "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/internal-event-bus?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
      "excerpt" : "Internal event bus Some of the resources only require signals from AHB or control ... Other resources require outputs from other resources, and are called derived ... Internal event bus AMBA",
      "firstSentences" : "Internal event bus Some of the resources only require signals from AHB or control registers to generate output, and are called primary resources. Other resources require outputs from other ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
        "firstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
          "document_number" : "ddi0328",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987354",
          "sysurihash" : "PVpsxfIðW2eBBoTR",
          "urihash" : "PVpsxfIðW2eBBoTR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1209413175000,
          "topparentid" : 4987354,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377050000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085072000,
          "permanentid" : "194e86700394e723af7780ddcbc00eb9d7ab5d9ba96aa118d2f3a36330dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e315afd977155116a81b2",
          "transactionid" : 863768,
          "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649085072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0328:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085072595876781,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2059,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084936391,
          "syssize" : 2059,
          "sysdate" : 1649085072000,
          "haslayout" : "1",
          "topparent" : "4987354",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987354,
          "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0328/e/?lang=en",
          "modified" : 1639043196000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085072595876781,
          "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
        "FirstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Internal event bus ",
        "document_number" : "ddi0328",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987354",
        "sysurihash" : "cAaFg830zlYz66ñF",
        "urihash" : "cAaFg830zlYz66ñF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1209413175000,
        "topparentid" : 4987354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377050000,
        "sysconcepts" : "derived resources ; event bus ; register ; control ; signals ; Boolean function ; design ; AHB",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4987354,
        "parentitem" : "5e8e315afd977155116a81b2",
        "concepts" : "derived resources ; event bus ; register ; control ; signals ; Boolean function ; design ; AHB",
        "documenttype" : "html",
        "isattachment" : "4987354",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085133000,
        "permanentid" : "cb6f61920c2f3c0018c9a504f0d31c5406eebad16739c1c1faaef067be91",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e315afd977155116a81d7",
        "transactionid" : 863769,
        "title" : "Internal event bus ",
        "products" : [ "AMBA" ],
        "date" : 1649085133000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0328:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085133232876861,
        "sysisattachment" : "4987354",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987354,
        "size" : 711,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/internal-event-bus?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084936391,
        "syssize" : 711,
        "sysdate" : 1649085133000,
        "haslayout" : "1",
        "topparent" : "4987354",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987354,
        "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085133000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/internal-event-bus?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0328/e/functional-description/htm-resources/internal-event-bus?lang=en",
        "modified" : 1639043196000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085133232876861,
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
        "syscollection" : "default"
      },
      "Title" : "Internal event bus",
      "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/internal-event-bus?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/internal-event-bus",
      "Excerpt" : "Internal event bus Some of the resources only require signals from AHB or control ... Other resources require outputs from other resources, and are called derived ... Internal event bus AMBA",
      "FirstSentences" : "Internal event bus Some of the resources only require signals from AHB or control registers to generate output, and are called primary resources. Other resources require outputs from other ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description The HTM is a real-time trace module capable of address and data ... This chapter contains the following sections: HTM structure HTM trace control block ...",
      "firstSentences" : "Chapter 2. Functional Description The HTM is a real-time trace module capable of address and data tracing of the AHB bus. This chapter contains the following sections: HTM structure HTM trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
        "firstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
          "document_number" : "ddi0328",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987354",
          "sysurihash" : "PVpsxfIðW2eBBoTR",
          "urihash" : "PVpsxfIðW2eBBoTR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1209413175000,
          "topparentid" : 4987354,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377050000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085072000,
          "permanentid" : "194e86700394e723af7780ddcbc00eb9d7ab5d9ba96aa118d2f3a36330dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e315afd977155116a81b2",
          "transactionid" : 863768,
          "title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual ",
          "products" : [ "AMBA" ],
          "date" : 1649085072000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0328:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085072595876781,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2059,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084936391,
          "syssize" : 2059,
          "sysdate" : 1649085072000,
          "haslayout" : "1",
          "topparent" : "4987354",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987354,
          "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085072000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0328/e/?lang=en",
          "modified" : 1639043196000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085072595876781,
          "uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... Idle status added. ... AMBA AHB Trace Macrocell (HTM) Technical Reference Manual AMBA",
        "FirstSentences" : "AMBA AHB Trace Macrocell (HTM) Technical Reference Manual Copyright 2004-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0328",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987354",
        "sysurihash" : "jSexuAOZMw4XJaES",
        "urihash" : "jSexuAOZMw4XJaES",
        "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1209413175000,
        "topparentid" : 4987354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377050000,
        "sysconcepts" : "resources ; bus ; trace ; unit Endianness ; module capable ; idle ; Functional",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4987354,
        "parentitem" : "5e8e315afd977155116a81b2",
        "concepts" : "resources ; bus ; trace ; unit Endianness ; module capable ; idle ; Functional",
        "documenttype" : "html",
        "isattachment" : "4987354",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085073000,
        "permanentid" : "c9e2e008a2b59073595e3065afb21fcc0e69c3cb18c2c63ba2f881703161",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e315afd977155116a81d1",
        "transactionid" : 863768,
        "title" : "Functional Description ",
        "products" : [ "AMBA" ],
        "date" : 1649085073000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0328:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085073796207471,
        "sysisattachment" : "4987354",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987354,
        "size" : 414,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084936391,
        "syssize" : 414,
        "sysdate" : 1649085073000,
        "haslayout" : "1",
        "topparent" : "4987354",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987354,
        "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0328/e/functional-description?lang=en",
        "modified" : 1639043196000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085073796207471,
        "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description The HTM is a real-time trace module capable of address and data ... This chapter contains the following sections: HTM structure HTM trace control block ...",
      "FirstSentences" : "Chapter 2. Functional Description The HTM is a real-time trace module capable of address and data tracing of the AHB bus. This chapter contains the following sections: HTM structure HTM trace ..."
    } ],
    "totalNumberOfChildResults" : 170,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Resource identification ",
      "document_number" : "ddi0328",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4987354",
      "sysurihash" : "xmñgLCAOA0r9BTcT",
      "urihash" : "xmñgLCAOA0r9BTcT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
      "systransactionid" : 863769,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1209413175000,
      "topparentid" : 4987354,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377050000,
      "sysconcepts" : "resource types ; address comparators ; encodings ; hard-wired input ; Reserved Trace ; AMBA Control ; b111 ; start ; Sequencer",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4987354,
      "parentitem" : "5e8e315afd977155116a81b2",
      "concepts" : "resource types ; address comparators ; encodings ; hard-wired input ; Reserved Trace ; AMBA Control ; b111 ; start ; Sequencer",
      "documenttype" : "html",
      "isattachment" : "4987354",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085135000,
      "permanentid" : "4fe75d45d330b94580270afe7d0bf6546df276fbe42bcc46283b4a86a044",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e315afd977155116a81d9",
      "transactionid" : 863769,
      "title" : "Resource identification ",
      "products" : [ "AMBA" ],
      "date" : 1649085135000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0328:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085135687191434,
      "sysisattachment" : "4987354",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4987354,
      "size" : 1184,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/resource-identification?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084936391,
      "syssize" : 1184,
      "sysdate" : 1649085135000,
      "haslayout" : "1",
      "topparent" : "4987354",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4987354,
      "content_description" : "This is the TRM for the AMBA AHB Trace Macrocell (HTM). This book is intended to be read in conjunction with the AMBA AHB Specification (Rev 2.0), the CoreSight Architecture Specification, and the CoreSight System Design Guide.",
      "wordcount" : 95,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085135000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/resource-identification?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0328/e/functional-description/htm-resources/resource-identification?lang=en",
      "modified" : 1639043196000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085135687191434,
      "uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
      "syscollection" : "default"
    },
    "Title" : "Resource identification",
    "Uri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0328/e/functional-description/htm-resources/resource-identification?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0328/e/en/functional-description/htm-resources/resource-identification",
    "Excerpt" : "Resource identification To identify a resource requires seven bits: three bits for the resource type four bits ... Table 2.3 describes the resource encoding. ... Resource identification AMBA",
    "FirstSentences" : "Resource identification To identify a resource requires seven bits: three bits for the resource type four bits for the index. Table 2.3 describes the resource encoding. Bit Description [6:4] ..."
  }, {
    "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "excerpt" : "ARM delivered this document to. ... ARM DDI 0203F ARM DDI 0203F ... Web Address ... http://www.arm.com ... Copyright © 2001-2003 ARM Limited. All rights reserved. iii ... iv ... 1.5",
    "firstSentences" : "PrimeCell Static Memory Controller (PL092) Revision: r1p3 Technical Reference Manual Copyright © 2001-2003 ARM Limited. All rights reserved. ARM DDI 0203F ii PrimeCell Static Memory Controller ( ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "D5gdTLR6hhZ2yZP7",
        "urihash" : "D5gdTLR6hhZ2yZP7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa391",
        "transactionid" : 863769,
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121056448500,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 2154,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121056448500,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "Byte lane control",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "excerpt" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation ... Word transfers are the largest size transfers supported by the SMC.",
      "firstSentences" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation AMBA transfer width (indicated by HSIZE[2:0]) external memory bank data bus ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "document_number" : "ddi0203",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508206",
          "sysurihash" : "D5gdTLR6hhZ2yZP7",
          "urihash" : "D5gdTLR6hhZ2yZP7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260557000,
          "topparentid" : 3508206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380697000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3f99fd977155116aa391",
          "transactionid" : 863769,
          "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0203:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121056448500,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2154,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084994310,
          "syssize" : 2154,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "3508206",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508206,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0203/f/?lang=en",
          "modified" : 1638975746000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121056448500,
          "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Byte lane control ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "OGñ94ðXa0fWB4BCX",
        "urihash" : "OGñ94ðXa0fWB4BCX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "memory bank ; accesses ; transfers ; halfword ; Register ; signals ; control ; lane ; error response ; decoded HADDR ; connections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3508206,
        "parentitem" : "5e8e3f99fd977155116aa391",
        "concepts" : "memory bank ; accesses ; transfers ; halfword ; Register ; signals ; control ; lane ; error response ; decoded HADDR ; connections",
        "documenttype" : "html",
        "isattachment" : "3508206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085124000,
        "permanentid" : "af007a40e362fd17490423a1cf1198252ef3026b3cc087cb3f17cf600aa3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa3f5",
        "transactionid" : 863769,
        "title" : "Byte lane control ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085124000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085124319588321,
        "sysisattachment" : "3508206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508206,
        "size" : 1097,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 1097,
        "sysdate" : 1649085124000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085124000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085124319588321,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
        "syscollection" : "default"
      },
      "Title" : "Byte lane control",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "Excerpt" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation ... Word transfers are the largest size transfers supported by the SMC.",
      "FirstSentences" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation AMBA transfer width (indicated by HSIZE[2:0]) external memory bank data bus ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller ( ... It contains the following sections: ARM PrimeCell SMC overview SMC core Memory bank ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller (PL092) operation. It contains the following sections: ARM PrimeCell SMC overview SMC core Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "document_number" : "ddi0203",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508206",
          "sysurihash" : "D5gdTLR6hhZ2yZP7",
          "urihash" : "D5gdTLR6hhZ2yZP7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260557000,
          "topparentid" : 3508206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380697000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3f99fd977155116aa391",
          "transactionid" : 863769,
          "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0203:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121056448500,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2154,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084994310,
          "syssize" : 2154,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "3508206",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508206,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0203/f/?lang=en",
          "modified" : 1638975746000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121056448500,
          "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "5ADmNpgsKVZSqZoT",
        "urihash" : "5ADmNpgsKVZSqZoT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "controller ; Static memory ; bus ; interface ; shadowing Test ; ARM PrimeCell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3508206,
        "parentitem" : "5e8e3f99fd977155116aa391",
        "concepts" : "controller ; Static memory ; bus ; interface ; shadowing Test ; ARM PrimeCell",
        "documenttype" : "html",
        "isattachment" : "3508206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "bf3ffd0b410e4c513a8bbb60cf503841b99882887c3a7ad93e4bb27d867f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa3c5",
        "transactionid" : 863769,
        "title" : "Functional Overview ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121462995995,
        "sysisattachment" : "3508206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508206,
        "size" : 541,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 541,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/functional-overview?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121462995995,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller ( ... It contains the following sections: ARM PrimeCell SMC overview SMC core Memory bank ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller (PL092) operation. It contains the following sections: ARM PrimeCell SMC overview SMC core Memory ..."
    }, {
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "D5gdTLR6hhZ2yZP7",
        "urihash" : "D5gdTLR6hhZ2yZP7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa391",
        "transactionid" : 863769,
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121056448500,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 2154,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121056448500,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    } ],
    "totalNumberOfChildResults" : 56,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
      "document_number" : "ddi0203",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508206",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "hYcqJebtgXIyukqi",
      "urihash" : "hYcqJebtgXIyukqi",
      "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
      "systransactionid" : 863769,
      "copyright" : "Copyright © 2001-2003 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1158260557000,
      "topparentid" : 3508206,
      "numberofpages" : 120,
      "sysconcepts" : "transfers ; PrimeCell ; external memory ; signals ; wait states ; timing diagrams ; configurations ; registers ; chip select ; reads ; data bus ; incrementor ; ARM ; SMWAIT input ; read accesses ; connections",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3508206,
      "parentitem" : "5e8e3f99fd977155116aa391",
      "concepts" : "transfers ; PrimeCell ; external memory ; signals ; wait states ; timing diagrams ; configurations ; registers ; chip select ; reads ; data bus ; incrementor ; ARM ; SMWAIT input ; read accesses ; connections",
      "documenttype" : "pdf",
      "isattachment" : "3508206",
      "sysindexeddate" : 1649085126000,
      "permanentid" : "9df9625d5679bd612b56d39c90a8ac1086197661fa8bd047f0defccbf7a7",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3f9afd977155116aa461",
      "transactionid" : 863769,
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
      "date" : 1649085126000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0203:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085126719014149,
      "sysisattachment" : "3508206",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508206,
      "size" : 862934,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084995897,
      "syssize" : 862934,
      "sysdate" : 1649085126000,
      "topparent" : "3508206",
      "author" : "ARM Limited",
      "label_version" : "r1p3",
      "systopparentid" : 3508206,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
      "wordcount" : 1757,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085126000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085126719014149,
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "Excerpt" : "ARM delivered this document to. ... ARM DDI 0203F ARM DDI 0203F ... Web Address ... http://www.arm.com ... Copyright © 2001-2003 ARM Limited. All rights reserved. iii ... iv ... 1.5",
    "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Revision: r1p3 Technical Reference Manual Copyright © 2001-2003 ARM Limited. All rights reserved. ARM DDI 0203F ii PrimeCell Static Memory Controller ( ..."
  }, {
    "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
    "uri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8eabbcf86e16515cdbe3e7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "excerpt" : "LES-PRE-20349 ... Abstract ... The document describes the set of features required for a boot process to be ... Profile 1.2 0, and outlines certificate and cryptography standardization and ...",
    "firstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: ARM DEN0006D Non-Confidential ARM DEN0006D Beta 1 Non-Confidential 20/09/2018 Trusted Board Boot Requirements",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
      "uri" : "https://developer.arm.com/documentation/den0006/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0006/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en",
      "excerpt" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
        "document_number" : "den0006",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "5034181",
        "sysurihash" : "t8u35M1YW1EA3Vc2",
        "urihash" : "t8u35M1YW1EA3Vc2",
        "sysuri" : "https://developer.arm.com/documentation/den0006/d/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593506118000,
        "topparentid" : 5034181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603185596000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085115000,
        "permanentid" : "5a087158dbdbb09d4cffc3fdb85d0e7a9f33866ebd857524cb3ecb6dd4d4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8eabbcf86e16515cdbe3e5",
        "transactionid" : 863769,
        "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
        "products" : [ "TBBR" ],
        "date" : 1649085115000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0006:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085115146638359,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085089963,
        "syssize" : 200,
        "sysdate" : 1649085115000,
        "haslayout" : "1",
        "topparent" : "5034181",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5034181,
        "content_description" : "The Trusted Boot process has multiple stages and uses multiple firmware images. It is intended to maintain the chain of trust between the different boot stages using standard cryptography.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|TBBR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|TBBR" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085115000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0006/d/?lang=en",
        "modified" : 1639147655000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085115146638359,
        "uri" : "https://developer.arm.com/documentation/den0006/d/en",
        "syscollection" : "default"
      },
      "Title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0006/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0006/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en",
      "Excerpt" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ..."
    },
    "childResults" : [ {
      "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
      "uri" : "https://developer.arm.com/documentation/den0006/d/en",
      "printableUri" : "https://developer.arm.com/documentation/den0006/d/en",
      "clickUri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en",
      "excerpt" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
        "document_number" : "den0006",
        "document_version" : "d",
        "content_type" : "archDoc",
        "systopparent" : "5034181",
        "sysurihash" : "t8u35M1YW1EA3Vc2",
        "urihash" : "t8u35M1YW1EA3Vc2",
        "sysuri" : "https://developer.arm.com/documentation/den0006/d/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593506118000,
        "topparentid" : 5034181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603185596000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085115000,
        "permanentid" : "5a087158dbdbb09d4cffc3fdb85d0e7a9f33866ebd857524cb3ecb6dd4d4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8eabbcf86e16515cdbe3e5",
        "transactionid" : 863769,
        "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
        "products" : [ "TBBR" ],
        "date" : 1649085115000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0006:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085115146638359,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085089963,
        "syssize" : 200,
        "sysdate" : 1649085115000,
        "haslayout" : "1",
        "topparent" : "5034181",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5034181,
        "content_description" : "The Trusted Boot process has multiple stages and uses multiple firmware images. It is intended to maintain the chain of trust between the different boot stages using standard cryptography.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|TBBR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|TBBR" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085115000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0006/d/?lang=en",
        "modified" : 1639147655000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085115146638359,
        "uri" : "https://developer.arm.com/documentation/den0006/d/en",
        "syscollection" : "default"
      },
      "Title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
      "Uri" : "https://developer.arm.com/documentation/den0006/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0006/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0006/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en",
      "Excerpt" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A This document is only available in a PDF version. Click Download to view. Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
      "document_number" : "den0006",
      "document_version" : "d",
      "content_type" : "archDoc",
      "systopparent" : "5034181",
      "sysauthor" : "marstr01",
      "sysurihash" : "d3xNJ3lV7izodKTW",
      "urihash" : "d3xNJ3lV7izodKTW",
      "sysuri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
      "systransactionid" : 863769,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1593506118000,
      "topparentid" : 5034181,
      "numberofpages" : 50,
      "sysconcepts" : "certification ; Non-trusted ; SoC ; operating systems ; authentication ; trusted boot ; TrustedFirmwareNvCounter ; configurations ; public keys ; Control functions ; watchdog timer ; manufacturing ; ROM ; boot ; key certificate ; third party",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a" ],
      "attachmentparentid" : 5034181,
      "parentitem" : "5f8eabbcf86e16515cdbe3e5",
      "concepts" : "certification ; Non-trusted ; SoC ; operating systems ; authentication ; trusted boot ; TrustedFirmwareNvCounter ; configurations ; public keys ; Control functions ; watchdog timer ; manufacturing ; ROM ; boot ; key certificate ; third party",
      "documenttype" : "pdf",
      "isattachment" : "5034181",
      "sysindexeddate" : 1649085117000,
      "permanentid" : "f65ad00d35c98bb835a44b88eeaad787bc0a7e7936f8308bcaf78d0c859a",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8eabbcf86e16515cdbe3e7",
      "transactionid" : 863769,
      "title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A ",
      "date" : 1649085116000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0006:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085116929785112,
      "sysisattachment" : "5034181",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5034181,
      "size" : 1641585,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8eabbcf86e16515cdbe3e7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085091387,
      "syssize" : 1641585,
      "sysdate" : 1649085116000,
      "topparent" : "5034181",
      "author" : "marstr01",
      "label_version" : "1.0",
      "systopparentid" : 5034181,
      "content_description" : "The Trusted Boot process has multiple stages and uses multiple firmware images. It is intended to maintain the chain of trust between the different boot stages using standard cryptography.",
      "wordcount" : 1599,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|TBBR" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|TBBR" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085117000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8eabbcf86e16515cdbe3e7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085116929785112,
      "uri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
      "syscollection" : "default"
    },
    "Title" : "Trusted Board Boot Requirements Client (TBBR-CLIENT) Armv8-A",
    "Uri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8eabbcf86e16515cdbe3e7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0006/d/en/pdf/DEN0006D_Trusted_Board_Boot_Requirements.pdf",
    "Excerpt" : "LES-PRE-20349 ... Abstract ... The document describes the set of features required for a boot process to be ... Profile 1.2 0, and outlines certificate and cryptography standardization and ...",
    "FirstSentences" : "Document number: Release Quality: Release Number: Confidentiality Date of Issue: ARM DEN0006D Non-Confidential ARM DEN0006D Beta 1 Non-Confidential 20/09/2018 Trusted Board Boot Requirements"
  }, {
    "title" : "Output ports timing parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "excerpt" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the ... Table 18.9 shows output port timing parameters exceptions.",
    "firstSentences" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the clock cycle. Table 18.9 shows output port timing parameters ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1156T2-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM1156T2-S Technical Reference Manual ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "BKaM35yFesswUGVn",
        "urihash" : "BKaM35yFesswUGVn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115b88295d1e18d347b3",
        "transactionid" : 861211,
        "title" : "ARM1156T2-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177905638095,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2404,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129879,
        "syssize" : 2404,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177905638095,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM1156T2-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM1156T2-S Technical Reference Manual ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "BKaM35yFesswUGVn",
        "urihash" : "BKaM35yFesswUGVn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115b88295d1e18d347b3",
        "transactionid" : 861211,
        "title" : "ARM1156T2-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177905638095,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2404,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129879,
        "syssize" : 2404,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177905638095,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "About cycle timings and interlock behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "excerpt" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it ... The timings described in this chapter are accurate in most cases.",
      "firstSentences" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it impossible to describe briefly the exact cycle timing behavior for all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM1156T2-S Technical Reference Manual ",
          "document_number" : "ddi0338",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4980825",
          "sysurihash" : "BKaM35yFesswUGVn",
          "urihash" : "BKaM35yFesswUGVn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976033000,
          "topparentid" : 4980825,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368859000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715177000,
          "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e115b88295d1e18d347b3",
          "transactionid" : 861211,
          "title" : "ARM1156T2-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648715177000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0338:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715177905638095,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2404,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715129879,
          "syssize" : 2404,
          "sysdate" : 1648715177000,
          "haslayout" : "1",
          "topparent" : "4980825",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4980825,
          "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715177000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0338/g/?lang=en",
          "modified" : 1639043807000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715177905638095,
          "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "About cycle timings and interlock behavior ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "3XKcO8BtOzkjSðx2",
        "urihash" : "3XKcO8BtOzkjSðx2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "instructions ; cycle timings ; dependencies ; cache ; accesses ; checks Definition ; overview Conditional ; region boundaries ; resource conflicts ; cycle-accurate model ; system interactions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 4980825,
        "parentitem" : "5e8e115b88295d1e18d347b3",
        "concepts" : "instructions ; cycle timings ; dependencies ; cache ; accesses ; checks Definition ; overview Conditional ; region boundaries ; resource conflicts ; cycle-accurate model ; system interactions",
        "documenttype" : "html",
        "isattachment" : "4980825",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "69dfd977ea858bdb0b597cc9a431a7b48440517dbb917ab4b36a9e21bee0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115f88295d1e18d34983",
        "transactionid" : 861211,
        "title" : "About cycle timings and interlock behavior ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177492857076,
        "sysisattachment" : "4980825",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4980825,
        "size" : 993,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129848,
        "syssize" : 993,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177492857076,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
        "syscollection" : "default"
      },
      "Title" : "About cycle timings and interlock behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "Excerpt" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it ... The timings described in this chapter are accurate in most cases.",
      "FirstSentences" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it impossible to describe briefly the exact cycle timing behavior for all ..."
    }, {
      "title" : "Conditional instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "excerpt" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively.",
      "firstSentences" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively. Multiplies, MSR, and some ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM1156T2-S Technical Reference Manual ",
          "document_number" : "ddi0338",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4980825",
          "sysurihash" : "BKaM35yFesswUGVn",
          "urihash" : "BKaM35yFesswUGVn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976033000,
          "topparentid" : 4980825,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368859000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715177000,
          "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e115b88295d1e18d347b3",
          "transactionid" : 861211,
          "title" : "ARM1156T2-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648715177000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0338:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715177905638095,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2404,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715129879,
          "syssize" : 2404,
          "sysdate" : 1648715177000,
          "haslayout" : "1",
          "topparent" : "4980825",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4980825,
          "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715177000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0338/g/?lang=en",
          "modified" : 1639043807000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715177905638095,
          "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Conditional instructions ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "7Mðp0rJuRxKpDBij",
        "urihash" : "7Mðp0rJuRxKpDBij",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "condition codes ; instructions ; cycles ; flags ; dependent ; NonFailingCycleCount ; FlagCycleDistance ; condition-code",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 4980825,
        "parentitem" : "5e8e115b88295d1e18d347b3",
        "concepts" : "condition codes ; instructions ; cycles ; flags ; dependent ; NonFailingCycleCount ; FlagCycleDistance ; condition-code",
        "documenttype" : "html",
        "isattachment" : "4980825",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "b3455af15be39f4c3d10b8255162672a32bf5072c513f71fc97bb705f2ac",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115f88295d1e18d34985",
        "transactionid" : 861211,
        "title" : "Conditional instructions ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177318054564,
        "sysisattachment" : "4980825",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4980825,
        "size" : 1547,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129848,
        "syssize" : 1547,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 107,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177318054564,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
        "syscollection" : "default"
      },
      "Title" : "Conditional instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "Excerpt" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively.",
      "FirstSentences" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively. Multiplies, MSR, and some ..."
    } ],
    "totalNumberOfChildResults" : 515,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Output ports timing parameters ",
      "document_number" : "ddi0338",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4980825",
      "sysurihash" : "MrrkjQrPYc1804ð4",
      "urihash" : "MrrkjQrPYc1804ð4",
      "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
      "systransactionid" : 861211,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185976033000,
      "topparentid" : 4980825,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586368859000,
      "sysconcepts" : "output ports ; timing parameters ; clock cycle ; SoC",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 4980825,
      "parentitem" : "5e8e115b88295d1e18d347b3",
      "concepts" : "output ports ; timing parameters ; clock cycle ; SoC",
      "documenttype" : "html",
      "isattachment" : "4980825",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715178000,
      "permanentid" : "699f96c698190d6cfc1f61edf430593b5822b910c946be9d97224fe0adb3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e115f88295d1e18d349a8",
      "transactionid" : 861211,
      "title" : "Output ports timing parameters ",
      "products" : [ "Arm11" ],
      "date" : 1648715178000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0338:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715178273123486,
      "sysisattachment" : "4980825",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4980825,
      "size" : 1035,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715129879,
      "syssize" : 1035,
      "sysdate" : 1648715178000,
      "haslayout" : "1",
      "topparent" : "4980825",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4980825,
      "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
      "wordcount" : 61,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715178000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "modified" : 1639043807000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715178273123486,
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
      "syscollection" : "default"
    },
    "Title" : "Output ports timing parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "Excerpt" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the ... Table 18.9 shows output port timing parameters exceptions.",
    "FirstSentences" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the clock cycle. Table 18.9 shows output port timing parameters ..."
  }, {
    "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
    "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
    "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "DMA channel prioritization",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "excerpt" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels.",
      "firstSentences" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels. DMA channel ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DMA channel prioritization ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "9uI5SaiNxKE3X9U3",
        "urihash" : "9uI5SaiNxKE3X9U3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "DMA channels ; priority",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "DMA channels ; priority",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085073000,
        "permanentid" : "9693b4064292503964c5af516c08999cb9d50f5ba87b310b1934f4eea804",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59c9",
        "transactionid" : 863768,
        "title" : "DMA channel prioritization ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072998579925,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084852009,
        "syssize" : 226,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072998579925,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
        "syscollection" : "default"
      },
      "Title" : "DMA channel prioritization",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "Excerpt" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels.",
      "FirstSentences" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels. DMA channel ..."
    }, {
      "title" : "Instruction cache latency",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "excerpt" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly ... The latency that the DMAC adds is minimal. Instruction cache latency CoreLink DMA-330",
      "firstSentences" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly dependent on the read latency of the AXI bus. The latency that the DMAC adds is minimal.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Instruction cache latency ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "YOVqb693eOzuly60",
        "urihash" : "YOVqb693eOzuly60",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "latency ; cache ; AXI bus ; DMAC ; dependent ; request",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "latency ; cache ; AXI bus ; DMAC ; dependent ; request",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085072000,
        "permanentid" : "0e59dc0a551282402016154b390970b296ca335f4cdfbed18d7df9d0441b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59ca",
        "transactionid" : 863768,
        "title" : "Instruction cache latency ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072939002908,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084852009,
        "syssize" : 228,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072939002908,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
        "syscollection" : "default"
      },
      "Title" : "Instruction cache latency",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "Excerpt" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly ... The latency that the DMAC adds is minimal. Instruction cache latency CoreLink DMA-330",
      "FirstSentences" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly dependent on the read latency of the AXI bus. The latency that the DMAC adds is minimal."
    }, {
      "title" : "How to set the security state for a peripheral request interface",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "excerpt" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] ... Note When set, the security state of each peripheral request interface remains ...",
      "firstSentences" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] signals to enable you to assign each peripheral request interface to a security state as ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "How to set the security state for a peripheral request interface ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "8hxOyAñlqN2Jzjtv",
        "urihash" : "8hxOyAñlqN2Jzjtv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "request interfaces ; security state ; DMA ; DMAC ; DMAFLUSHP instructions ; channel thread ; aresetn ; shows",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "request interfaces ; security state ; DMA ; DMAC ; DMAFLUSHP instructions ; channel thread ; aresetn ; shows",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085072000,
        "permanentid" : "da60bddc555d388697e5a338c1cc3c4fa17b927f3dc72a4e1cee9e82772a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59a2",
        "transactionid" : 863768,
        "title" : "How to set the security state for a peripheral request interface ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072857410101,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 616,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084851992,
        "syssize" : 616,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072857410101,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
        "syscollection" : "default"
      },
      "Title" : "How to set the security state for a peripheral request interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "Excerpt" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] ... Note When set, the security state of each peripheral request interface remains ...",
      "FirstSentences" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] signals to enable you to assign each peripheral request interface to a security state as ..."
    } ],
    "totalNumberOfChildResults" : 181,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
      "document_number" : "ddi0424",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3491254",
      "sysurihash" : "3y7p7DxYmjQhXNLV",
      "urihash" : "3y7p7DxYmjQhXNLV",
      "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
      "systransactionid" : 863768,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1343506821000,
      "topparentid" : 3491254,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374076000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085075000,
      "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e25bcfd977155116a594a",
      "transactionid" : 863768,
      "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
      "products" : [ "CoreLink DMA-330" ],
      "date" : 1649085075000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0424:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085075123064682,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1978,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084852009,
      "syssize" : 1978,
      "sysdate" : 1649085075000,
      "haslayout" : "1",
      "topparent" : "3491254",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3491254,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
      "wordcount" : 152,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085075000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0424/d/?lang=en",
      "modified" : 1639129798000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085075123064682,
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
      "syscollection" : "default"
    },
    "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
    "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
    "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
  }, {
    "title" : "Scan chains",
    "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
    "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
    "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/about-dft/scan-chains?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
    "excerpt" : "Scan chains ETM10 comprises 24 individual scan chains. You can combine them in different configurations, as follows: Functional core Three internal ... There are no memories on the core.",
    "firstSentences" : "Scan chains ETM10 comprises 24 individual scan chains. You can combine them in different configurations, as follows: Functional core Three internal scan chain configurations are possible: 24 scan ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM10 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
      "firstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ETM10 Technical Reference Manual ",
        "document_number" : "ddi0206",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506388",
        "sysurihash" : "2ñXUZhHVYsa4ASq9",
        "urihash" : "2ñXUZhHVYsa4ASq9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172762348000,
        "topparentid" : 3506388,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380956000,
        "sysconcepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080837000,
        "permanentid" : "2ed2e00f346833bb4021e0f482c1717895413a66dbc845ade04c6c5b0caa",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e409cfd977155116aa5da",
        "transactionid" : 863681,
        "title" : "ETM10 Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649080837000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0206:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080837890966682,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1786,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080711988,
        "syssize" : 1786,
        "sysdate" : 1649080837000,
        "haslayout" : "1",
        "topparent" : "3506388",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506388,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080837000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0206/b/?lang=en",
        "modified" : 1638975768000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080837890966682,
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM10 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
      "FirstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Clocks and gating",
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
      "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
      "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/clocks-and-gating?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
      "excerpt" : "Clocks and gating The clock gating signals are ETM10DFTGCKEN and ETM10DFTWCKEN. These signals enable the gating of: the ETM10 core clock (GCLK) the ETM10 wrapper clock( ... Figure 4.4.",
      "firstSentences" : "Clocks and gating The clock gating signals are ETM10DFTGCKEN and ETM10DFTWCKEN. These signals enable the gating of: the ETM10 core clock (GCLK) the ETM10 wrapper clock(ETM10WCLK) both. While the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ETM10 Technical Reference Manual ",
          "document_number" : "ddi0206",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506388",
          "sysurihash" : "2ñXUZhHVYsa4ASq9",
          "urihash" : "2ñXUZhHVYsa4ASq9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172762348000,
          "topparentid" : 3506388,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380956000,
          "sysconcepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080837000,
          "permanentid" : "2ed2e00f346833bb4021e0f482c1717895413a66dbc845ade04c6c5b0caa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e409cfd977155116aa5da",
          "transactionid" : 863681,
          "title" : "ETM10 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649080837000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0206:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080837890966682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1786,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080711988,
          "syssize" : 1786,
          "sysdate" : 1649080837000,
          "haslayout" : "1",
          "topparent" : "3506388",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506388,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080837000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0206/b/?lang=en",
          "modified" : 1638975768000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080837890966682,
          "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Clocks and gating ",
        "document_number" : "ddi0206",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506388",
        "sysurihash" : "FaKLGUQg0HkRñJTP",
        "urihash" : "FaKLGUQg0HkRñJTP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
        "systransactionid" : 863682,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172762348000,
        "topparentid" : 3506388,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380956000,
        "sysconcepts" : "ETM10 ; clocks ; gating signals ; ETM10WCLK ; patterns ; ETM10DFTWCKEN ; delay matched ; production scan ; capture cycle ; driven separately ; done external ; hold-timing",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3506388,
        "parentitem" : "5e8e409cfd977155116aa5da",
        "concepts" : "ETM10 ; clocks ; gating signals ; ETM10WCLK ; patterns ; ETM10DFTWCKEN ; delay matched ; production scan ; capture cycle ; driven separately ; done external ; hold-timing",
        "documenttype" : "html",
        "isattachment" : "3506388",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080884000,
        "permanentid" : "a4ab34f1142a0250f1bbc58c0a4ee54b0f97df299499cc341cb8820e0848",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e409cfd977155116aa618",
        "transactionid" : 863682,
        "title" : "Clocks and gating ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649080884000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0206:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080884865748483,
        "sysisattachment" : "3506388",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506388,
        "size" : 1160,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/clocks-and-gating?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080711988,
        "syssize" : 1160,
        "sysdate" : 1649080884000,
        "haslayout" : "1",
        "topparent" : "3506388",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506388,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
        "wordcount" : 87,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080884000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/clocks-and-gating?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0206/b/design-for-test/clocks-and-gating?lang=en",
        "modified" : 1638975768000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080884865748483,
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
        "syscollection" : "default"
      },
      "Title" : "Clocks and gating",
      "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/clocks-and-gating?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/clocks-and-gating",
      "Excerpt" : "Clocks and gating The clock gating signals are ETM10DFTGCKEN and ETM10DFTWCKEN. These signals enable the gating of: the ETM10 core clock (GCLK) the ETM10 wrapper clock( ... Figure 4.4.",
      "FirstSentences" : "Clocks and gating The clock gating signals are ETM10DFTGCKEN and ETM10DFTWCKEN. These signals enable the gating of: the ETM10 core clock (GCLK) the ETM10 wrapper clock(ETM10WCLK) both. While the ..."
    }, {
      "title" : "The JTAG interface",
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/accessing-the-etm10-registers/the-jtag-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
      "excerpt" : "The JTAG interface All registers in the ETM10 are programmed through a JTAG interface. The interface is an extension of the ARM Test Access Port (TAP) controller, and is assigned scan ...",
      "firstSentences" : "The JTAG interface All registers in the ETM10 are programmed through a JTAG interface. The interface is an extension of the ARM Test Access Port (TAP) controller, and is assigned scan chain 6. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ETM10 Technical Reference Manual ",
          "document_number" : "ddi0206",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506388",
          "sysurihash" : "2ñXUZhHVYsa4ASq9",
          "urihash" : "2ñXUZhHVYsa4ASq9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172762348000,
          "topparentid" : 3506388,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380956000,
          "sysconcepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080837000,
          "permanentid" : "2ed2e00f346833bb4021e0f482c1717895413a66dbc845ade04c6c5b0caa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e409cfd977155116aa5da",
          "transactionid" : 863681,
          "title" : "ETM10 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649080837000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0206:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080837890966682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1786,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080711988,
          "syssize" : 1786,
          "sysdate" : 1649080837000,
          "haslayout" : "1",
          "topparent" : "3506388",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506388,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080837000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0206/b/?lang=en",
          "modified" : 1638975768000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080837890966682,
          "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "The JTAG interface ",
        "document_number" : "ddi0206",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506388",
        "sysurihash" : "FXDNuZtNvdp0lsNB",
        "urihash" : "FXDNuZtNvdp0lsNB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172762348000,
        "topparentid" : 3506388,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380956000,
        "sysconcepts" : "ETM10 TAP ; JTAG interface ; registers ; scan ; controller ; ARM ; address field ; UPDATE-DR state ; general arrangement ; single ARM10 ; Access Port",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3506388,
        "parentitem" : "5e8e409cfd977155116aa5da",
        "concepts" : "ETM10 TAP ; JTAG interface ; registers ; scan ; controller ; ARM ; address field ; UPDATE-DR state ; general arrangement ; single ARM10 ; Access Port",
        "documenttype" : "html",
        "isattachment" : "3506388",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080853000,
        "permanentid" : "39ad5cd4b54c5fb5a6ff88c241596d995a9e6b04bf7ae7d3bf182e0ede52",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e409cfd977155116aa5ea",
        "transactionid" : 863681,
        "title" : "The JTAG interface ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649080853000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0206:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080853893462357,
        "sysisattachment" : "3506388",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506388,
        "size" : 985,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/accessing-the-etm10-registers/the-jtag-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080711988,
        "syssize" : 985,
        "sysdate" : 1649080853000,
        "haslayout" : "1",
        "topparent" : "3506388",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506388,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080853000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/accessing-the-etm10-registers/the-jtag-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0206/b/accessing-the-etm10-registers/the-jtag-interface?lang=en",
        "modified" : 1638975768000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080853893462357,
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
        "syscollection" : "default"
      },
      "Title" : "The JTAG interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/accessing-the-etm10-registers/the-jtag-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/accessing-the-etm10-registers/the-jtag-interface",
      "Excerpt" : "The JTAG interface All registers in the ETM10 are programmed through a JTAG interface. The interface is an extension of the ARM Test Access Port (TAP) controller, and is assigned scan ...",
      "FirstSentences" : "The JTAG interface All registers in the ETM10 are programmed through a JTAG interface. The interface is an extension of the ARM Test Access Port (TAP) controller, and is assigned scan chain 6. The ..."
    }, {
      "title" : "Dedicated input wrapper cells",
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
      "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
      "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
      "excerpt" : "Dedicated input wrapper cells The input wrapper cells are controlled by ETM10WMUXINSEL. When ETM10WMUXINSEL is HIGH, all the input wrapper cells are in inward-facing mode to enable you to ...",
      "firstSentences" : "Dedicated input wrapper cells The input wrapper cells are controlled by ETM10WMUXINSEL. When ETM10WMUXINSEL is HIGH, all the input wrapper cells are in inward-facing mode to enable you to control ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ETM10 Technical Reference Manual ",
          "document_number" : "ddi0206",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506388",
          "sysurihash" : "2ñXUZhHVYsa4ASq9",
          "urihash" : "2ñXUZhHVYsa4ASq9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "systransactionid" : 863681,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172762348000,
          "topparentid" : 3506388,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380956000,
          "sysconcepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; errata fixes ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080837000,
          "permanentid" : "2ed2e00f346833bb4021e0f482c1717895413a66dbc845ade04c6c5b0caa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e409cfd977155116aa5da",
          "transactionid" : 863681,
          "title" : "ETM10 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649080837000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0206:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080837890966682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1786,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080711988,
          "syssize" : 1786,
          "sysdate" : 1649080837000,
          "haslayout" : "1",
          "topparent" : "3506388",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506388,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080837000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0206/b/?lang=en",
          "modified" : 1638975768000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080837890966682,
          "uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Updated to include errata fixes. ETM10 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "ETM10 Technical Reference Manual Copyright 2001, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Dedicated input wrapper cells ",
        "document_number" : "ddi0206",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506388",
        "sysurihash" : "BUpZmLHZkteASYIJ",
        "urihash" : "BUpZmLHZkteASYIJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172762348000,
        "topparentid" : 3506388,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380956000,
        "sysconcepts" : "wrapper cells ; ETM10WMUXINSEL ; ETM ; functional ports ; peripheral logic ; signal propagation ; inward-facing mode ; shows",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3506388,
        "parentitem" : "5e8e409cfd977155116aa5da",
        "concepts" : "wrapper cells ; ETM10WMUXINSEL ; ETM ; functional ports ; peripheral logic ; signal propagation ; inward-facing mode ; shows",
        "documenttype" : "html",
        "isattachment" : "3506388",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080853000,
        "permanentid" : "c48291ec2a483b213c3cc27cfb5d18da64dd637afbb072c62414dd94ead8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e409cfd977155116aa60f",
        "transactionid" : 863681,
        "title" : "Dedicated input wrapper cells ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649080853000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0206:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080853863173215,
        "sysisattachment" : "3506388",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506388,
        "size" : 505,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080711988,
        "syssize" : 505,
        "sysdate" : 1649080853000,
        "haslayout" : "1",
        "topparent" : "3506388",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506388,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080853000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0206/b/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells?lang=en",
        "modified" : 1638975768000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080853863173215,
        "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
        "syscollection" : "default"
      },
      "Title" : "Dedicated input wrapper cells",
      "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/etm10-test-wrapper/dedicated-input-wrapper-cells",
      "Excerpt" : "Dedicated input wrapper cells The input wrapper cells are controlled by ETM10WMUXINSEL. When ETM10WMUXINSEL is HIGH, all the input wrapper cells are in inward-facing mode to enable you to ...",
      "FirstSentences" : "Dedicated input wrapper cells The input wrapper cells are controlled by ETM10WMUXINSEL. When ETM10WMUXINSEL is HIGH, all the input wrapper cells are in inward-facing mode to enable you to control ..."
    } ],
    "totalNumberOfChildResults" : 76,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Scan chains ",
      "document_number" : "ddi0206",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3506388",
      "sysurihash" : "MokoeAx8oqS55Suð",
      "urihash" : "MokoeAx8oqS55Suð",
      "sysuri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
      "systransactionid" : 863682,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172762348000,
      "topparentid" : 3506388,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586380956000,
      "sysconcepts" : "scan chains ; memories ; shorter ; wrapper ; core ; pin bandwidth ; saving tester ; vector count",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 3506388,
      "parentitem" : "5e8e409cfd977155116aa5da",
      "concepts" : "scan chains ; memories ; shorter ; wrapper ; core ; pin bandwidth ; saving tester ; vector count",
      "documenttype" : "html",
      "isattachment" : "3506388",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080884000,
      "permanentid" : "5bdf7cd54a0f19f684199817e33d35ff70c360a4fd296d493b781cb8c060",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e409cfd977155116aa60a",
      "transactionid" : 863682,
      "title" : "Scan chains ",
      "products" : [ "CoreSight ETM11" ],
      "date" : 1649080884000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0206:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080884948438506,
      "sysisattachment" : "3506388",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3506388,
      "size" : 780,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/about-dft/scan-chains?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080711988,
      "syssize" : 780,
      "sysdate" : 1649080884000,
      "haslayout" : "1",
      "topparent" : "3506388",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3506388,
      "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace Macrocell (ETM10) Revision r0p0. This product is referred to as ETM10 throughout this manual.",
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080884000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/about-dft/scan-chains?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0206/b/design-for-test/about-dft/scan-chains?lang=en",
      "modified" : 1638975768000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080884948438506,
      "uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
      "syscollection" : "default"
    },
    "Title" : "Scan chains",
    "Uri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0206/b/design-for-test/about-dft/scan-chains?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0206/b/en/design-for-test/about-dft/scan-chains",
    "Excerpt" : "Scan chains ETM10 comprises 24 individual scan chains. You can combine them in different configurations, as follows: Functional core Three internal ... There are no memories on the core.",
    "FirstSentences" : "Scan chains ETM10 comprises 24 individual scan chains. You can combine them in different configurations, as follows: Functional core Three internal scan chain configurations are possible: 24 scan ..."
  }, {
    "title" : "AMBA APB signals",
    "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "excerpt" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB ... With the exception of the BnRES signal, the AMBA APB signals have a P prefix and are ...",
    "firstSentences" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the AMBA APB signals have a P ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
      "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "c84XWyXH73EhEkJT",
        "urihash" : "c84XWyXH73EhEkJT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084821000,
        "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263c88295d1e18d37a79",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084821000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084821197581020,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1874,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 1874,
        "sysdate" : 1649084821000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084821000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084821197581020,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
      "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "On-chip signals",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "excerpt" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input.",
      "firstSentences" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "On-chip signals ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "4Zp8MaB1OdL9jx32",
        "urihash" : "4Zp8MaB1OdL9jx32",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "on-chip signals ; reset asynchronously ; storage elements ; internal data ; scan",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "on-chip signals ; reset asynchronously ; storage elements ; internal data ; scan",
        "documenttype" : "html",
        "isattachment" : "3490766",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084985000,
        "permanentid" : "26a2667c07bb47932e0ce6432ced20e98d04d108fdc347dce8513e87fa00",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa7",
        "transactionid" : 863766,
        "title" : "On-chip signals ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084984000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084984990289896,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 346,
        "sysdate" : 1649084984000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084985000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084984990289896,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
        "syscollection" : "default"
      },
      "Title" : "On-chip signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "Excerpt" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input.",
      "FirstSentences" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input. This ..."
    }, {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "excerpt" : "A ... ARM DDI0142B Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0142B ... Preface ... About this document ... vi Further reading ... viii Feedback ... ix ... Introduction ... 1.2 ... 2-5",
      "firstSentences" : "ARM PrimeCell General Purpose Input/Output (PL060) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI0142B ii ARM PrimeCell Technical Reference Manual Copyright ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "ñMKJwOðflmZaNZhk",
        "urihash" : "ñMKJwOðflmZaNZhk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
        "systransactionid" : 863764,
        "copyright" : "Copyright ©€1999 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "numberofpages" : 40,
        "sysconcepts" : "data direction ; ports ; PrimeCell GPIO ; interfaces ; input stimulus ; ARM ; reads ; reset ; memory organization ; functional verification ; low-order ; conventions ; base address ; offset ; test clocks ; bus transfers",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "data direction ; ports ; PrimeCell GPIO ; interfaces ; input stimulus ; ARM ; reads ; reset ; memory organization ; functional verification ; low-order ; conventions ; base address ; offset ; test clocks ; bus transfers",
        "documenttype" : "pdf",
        "isattachment" : "3490766",
        "sysindexeddate" : 1649084824000,
        "permanentid" : "80236093817b123cf408846b313650b15a3484adcef8a45df02684f85fbb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa9",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "date" : 1649084824000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084824157437956,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 554288,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084812697,
        "syssize" : 554288,
        "sysdate" : 1649084824000,
        "topparent" : "3490766",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 705,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084824000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084824157437956,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "Excerpt" : "A ... ARM DDI0142B Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0142B ... Preface ... About this document ... vi Further reading ... viii Feedback ... ix ... Introduction ... 1.2 ... 2-5",
      "FirstSentences" : "ARM PrimeCell General Purpose Input/Output (PL060) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI0142B ii ARM PrimeCell Technical Reference Manual Copyright ..."
    }, {
      "title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "excerpt" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix ... It contains the following sections: AMBA APB signals AMBA APB signals Signals to pads.",
      "firstSentences" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix describes the signals that interface with the ARM PrimeCell General Purpose Input\\/Output (PL060).",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "ARJKoCMhoHVtf4ky",
        "urihash" : "ARJKoCMhoHVtf4ky",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "APB signals",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "APB signals",
        "documenttype" : "html",
        "isattachment" : "3490766",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084821000,
        "permanentid" : "e52eef941a2cf558d6bf80112c84fcd423bceae10f065be812c6bc6b0427",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa5",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084821000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084821249221766,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 368,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 368,
        "sysdate" : 1649084821000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084821000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084821249221766,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "Excerpt" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix ... It contains the following sections: AMBA APB signals AMBA APB signals Signals to pads.",
      "FirstSentences" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix describes the signals that interface with the ARM PrimeCell General Purpose Input\\/Output (PL060)."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "AMBA APB signals ",
      "document_number" : "ddi0142",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490766",
      "sysurihash" : "hpdPi9ð1srN5Szi1",
      "urihash" : "hpdPi9ð1srN5Szi1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
      "systransactionid" : 863766,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1206638541000,
      "topparentid" : 3490766,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374204000,
      "sysconcepts" : "signals ; data bus ; clock ; slave device ; PrimeCell GPIO ; decoder ; cycle",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3490766,
      "parentitem" : "5e8e263c88295d1e18d37a79",
      "concepts" : "signals ; data bus ; clock ; slave device ; PrimeCell GPIO ; decoder ; cycle",
      "documenttype" : "html",
      "isattachment" : "3490766",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084985000,
      "permanentid" : "49df5a077a3987d1bd0075c6d700a184fa9789ccf3ba18fd9b5fad93f7fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e263d88295d1e18d37aa6",
      "transactionid" : 863766,
      "title" : "AMBA APB signals ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649084985000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0142:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084985591128170,
      "sysisattachment" : "3490766",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490766,
      "size" : 1236,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084811233,
      "syssize" : 1236,
      "sysdate" : 1649084985000,
      "haslayout" : "1",
      "topparent" : "3490766",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490766,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
      "wordcount" : 93,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084985000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "modified" : 1638973781000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084985591128170,
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
      "syscollection" : "default"
    },
    "Title" : "AMBA APB signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "Excerpt" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB ... With the exception of the BnRES signal, the AMBA APB signals have a P prefix and are ...",
    "FirstSentences" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the AMBA APB signals have a P ..."
  }, {
    "title" : "ARM 946E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "excerpt" : "ARM DDI 0155A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM946E-S ... 1-2 Microprocessor block diagram ... 1-3 ... 3-13",
    "firstSentences" : "ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0155A ii ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 946E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM 946E-S Technical Reference Manual ",
        "document_number" : "ddi0155",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724269",
        "sysurihash" : "qpQfw4nL0Xr0M17Y",
        "urihash" : "qpQfw4nL0Xr0M17Y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1594042234000,
        "topparentid" : 3724269,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594042420000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084966000,
        "permanentid" : "45e659c0602ee15e21e7d90e75019664f4b625b1c65fe8a83b939c386c56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f032834cafe527e86f5b8ab",
        "transactionid" : 863766,
        "title" : "ARM 946E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0155:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084966406033979,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084885697,
        "syssize" : 154,
        "sysdate" : 1649084966000,
        "haslayout" : "1",
        "topparent" : "3724269",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724269,
        "content_description" : "This document is a reference manual for the ARM946E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0155/a/?lang=en",
        "modified" : 1638974239000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084966406033979,
        "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 946E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "Excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9"
    },
    "childResults" : [ {
      "title" : "ARM 946E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM 946E-S Technical Reference Manual ",
        "document_number" : "ddi0155",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724269",
        "sysurihash" : "qpQfw4nL0Xr0M17Y",
        "urihash" : "qpQfw4nL0Xr0M17Y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1594042234000,
        "topparentid" : 3724269,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594042420000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084966000,
        "permanentid" : "45e659c0602ee15e21e7d90e75019664f4b625b1c65fe8a83b939c386c56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f032834cafe527e86f5b8ab",
        "transactionid" : 863766,
        "title" : "ARM 946E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0155:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084966406033979,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084885697,
        "syssize" : 154,
        "sysdate" : 1649084966000,
        "haslayout" : "1",
        "topparent" : "3724269",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724269,
        "content_description" : "This document is a reference manual for the ARM946E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0155/a/?lang=en",
        "modified" : 1638974239000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084966406033979,
        "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 946E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "Excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM 946E-S Technical Reference Manual ",
      "document_number" : "ddi0155",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3724269",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "uHNb46uaoKFZ5Tjn",
      "urihash" : "uHNb46uaoKFZ5Tjn",
      "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
      "systransactionid" : 863766,
      "copyright" : "Copyright © 2000 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594042234000,
      "topparentid" : 3724269,
      "numberofpages" : 192,
      "sysconcepts" : "instructions ; ARM946E ; protection unit ; interfaces ; tightly-coupled SRAM ; CP15 registers ; registers ; caches ; execution ; accesses ; ARM Limited ; ARM9E ; rising edge ; coprocessors ; cores ; debugging",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3724269,
      "parentitem" : "5f032834cafe527e86f5b8ab",
      "concepts" : "instructions ; ARM946E ; protection unit ; interfaces ; tightly-coupled SRAM ; CP15 registers ; registers ; caches ; execution ; accesses ; ARM Limited ; ARM9E ; rising edge ; coprocessors ; cores ; debugging",
      "documenttype" : "pdf",
      "isattachment" : "3724269",
      "sysindexeddate" : 1649084969000,
      "permanentid" : "0524e2bdacf73fecdd9a2943acb172eb492a260ff567e56792f961bd88dc",
      "syslanguage" : [ "English" ],
      "itemid" : "5f032835cafe527e86f5b8ad",
      "transactionid" : 863766,
      "title" : "ARM 946E-S Technical Reference Manual ",
      "date" : 1649084968000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0155:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084968812481901,
      "sysisattachment" : "3724269",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3724269,
      "size" : 1070163,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084886927,
      "syssize" : 1070163,
      "sysdate" : 1649084968000,
      "topparent" : "3724269",
      "author" : "ARM Limited",
      "label_version" : "A",
      "systopparentid" : 3724269,
      "content_description" : "This document is a reference manual for the ARM946E-S.",
      "wordcount" : 2465,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084969000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084968812481901,
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM 946E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "Excerpt" : "ARM DDI 0155A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM946E-S ... 1-2 Microprocessor block diagram ... 1-3 ... 3-13",
    "FirstSentences" : "ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0155A ii ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved."
  }, {
    "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "firstSentences" : "Arm® Neoverse™ E1 Core Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101560_0102_00_en Arm® Neoverse™ E1 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "101560",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466901",
        "sysurihash" : "FypðSO8zsJGu0HPJ",
        "urihash" : "FypðSO8zsJGu0HPJ",
        "sysuri" : "https://developer.arm.com/documentation/101560/0102/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1585244128000,
        "topparentid" : 4466901,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612359358000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084844000,
        "permanentid" : "7835fd8b1fc356d49d0cc81684bb758738e5955f9a30ada2416d7a6ffe18",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa6beeee5236980d08d2a",
        "transactionid" : 863764,
        "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649084844000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101560:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084844502960957,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084836925,
        "syssize" : 237,
        "sysdate" : 1649084844000,
        "haslayout" : "1",
        "topparent" : "4466901",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466901,
        "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084844000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101560/0102/?lang=en",
        "modified" : 1636977855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084844502960957,
        "uri" : "https://developer.arm.com/documentation/101560/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "Excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ..."
    },
    "childResults" : [ {
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "101560",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466901",
        "sysurihash" : "FypðSO8zsJGu0HPJ",
        "urihash" : "FypðSO8zsJGu0HPJ",
        "sysuri" : "https://developer.arm.com/documentation/101560/0102/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1585244128000,
        "topparentid" : 4466901,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612359358000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084844000,
        "permanentid" : "7835fd8b1fc356d49d0cc81684bb758738e5955f9a30ada2416d7a6ffe18",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa6beeee5236980d08d2a",
        "transactionid" : 863764,
        "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649084844000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101560:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084844502960957,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084836925,
        "syssize" : 237,
        "sysdate" : 1649084844000,
        "haslayout" : "1",
        "topparent" : "4466901",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466901,
        "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084844000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101560/0102/?lang=en",
        "modified" : 1636977855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084844502960957,
        "uri" : "https://developer.arm.com/documentation/101560/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "Excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "document_number" : "101560",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466901",
      "sysauthor" : "ARM",
      "sysurihash" : "jldmRzbUiDRwvcWZ",
      "urihash" : "jldmRzbUiDRwvcWZ",
      "sysuri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
      "keywords" : "Processors, Application Processor, Neoverse, Neoverse E1",
      "systransactionid" : 863764,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1585244128000,
      "topparentid" : 4466901,
      "numberofpages" : 520,
      "sysconcepts" : "instructions ; registers ; interfacing ; configuration notes ; cores ; functional groups ; arm ; reset ; architecture profile ; Advanced SIMD ; translations ; assignments ; caches ; Exception levels ; EL1 ; Reference Manual Armv8",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
      "attachmentparentid" : 4466901,
      "parentitem" : "601aa6beeee5236980d08d2a",
      "concepts" : "instructions ; registers ; interfacing ; configuration notes ; cores ; functional groups ; arm ; reset ; architecture profile ; Advanced SIMD ; translations ; assignments ; caches ; Exception levels ; EL1 ; Reference Manual Armv8",
      "documenttype" : "pdf",
      "isattachment" : "4466901",
      "sysindexeddate" : 1649084857000,
      "permanentid" : "54f29d7374e716704af62a3f347650de7105f4b0ce29ead87f16783fb692",
      "syslanguage" : [ "English" ],
      "itemid" : "601aa6beeee5236980d08d2c",
      "transactionid" : 863764,
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "subject" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649084856000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101560:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084856330769361,
      "sysisattachment" : "4466901",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466901,
      "size" : 2140625,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084838285,
      "syssubject" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2140625,
      "sysdate" : 1649084856000,
      "topparent" : "4466901",
      "author" : "ARM",
      "label_version" : "r1p2",
      "systopparentid" : 4466901,
      "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 4627,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084857000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084856330769361,
      "uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "Uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "Excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "FirstSentences" : "Arm® Neoverse™ E1 Core Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101560_0102_00_en Arm® Neoverse™ E1 Core Technical ..."
  }, {
    "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
    "uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "excerpt" : "ADC Rd, Rn, <op2> ... MLA Rd, Rn, Rm MLS Rd, Rn, Rm ... SMULL RdLo, RdHi, Rn, Rm ... UMULL RdLo, RdHi, Rn, Rm ... SMLAL RdLo, RdHi, Rn, Rm ... UMLAL RdLo, RdHi, Rn, Rm ... Cycles ... 1 + P",
    "firstSentences" : "Cortex -M4 Technical Reference Manual ARM DDI 0439B Errata 01 ARM DDI 0439B_Errata_01 ID033110 This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "document_number" : "ddi0439",
        "document_version" : "be",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724186",
        "sysurihash" : "lpyORaoiMOUgNfðf",
        "urihash" : "lpyORaoiMOUgNfðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594038533000,
        "topparentid" : 3724186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595530578000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084768000,
        "permanentid" : "3769e36ba319657f3a750a27b3a0940c7391034b5c7c2b57738934b042c7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19dd5220b7cf4bc524d9ac",
        "transactionid" : 863763,
        "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "products" : [ "Cortex-M4" ],
        "date" : 1649084768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0439:be:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084768757994833,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084754332,
        "syssize" : 209,
        "sysdate" : 1649084768000,
        "haslayout" : "1",
        "topparent" : "3724186",
        "label_version" : "r0p0 Errata 01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724186,
        "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "b.e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0439/be/?lang=en",
        "modified" : 1639131367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084768757994833,
        "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "Excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ..."
    },
    "childResults" : [ {
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "document_number" : "ddi0439",
        "document_version" : "be",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724186",
        "sysurihash" : "lpyORaoiMOUgNfðf",
        "urihash" : "lpyORaoiMOUgNfðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594038533000,
        "topparentid" : 3724186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595530578000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084768000,
        "permanentid" : "3769e36ba319657f3a750a27b3a0940c7391034b5c7c2b57738934b042c7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19dd5220b7cf4bc524d9ac",
        "transactionid" : 863763,
        "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "products" : [ "Cortex-M4" ],
        "date" : 1649084768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0439:be:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084768757994833,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084754332,
        "syssize" : 209,
        "sysdate" : 1649084768000,
        "haslayout" : "1",
        "topparent" : "3724186",
        "label_version" : "r0p0 Errata 01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724186,
        "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "b.e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0439/be/?lang=en",
        "modified" : 1639131367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084768757994833,
        "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "Excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
      "document_number" : "ddi0439",
      "document_version" : "be",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3724186",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "V7HsdyY8DbU5HOMq",
      "urihash" : "V7HsdyY8DbU5HOMq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
      "systransactionid" : 863763,
      "copyright" : "Copyright ©€2010 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 0.75,
      "published" : 1594038533000,
      "topparentid" : 3724186,
      "numberofpages" : 5,
      "sysconcepts" : "cycles ; instructions ; ARM ; execution ; data phases ; Neighboring load ; input operands ; operations use ; summary lists ; termination",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
      "attachmentparentid" : 3724186,
      "parentitem" : "5f19dd5220b7cf4bc524d9ac",
      "concepts" : "cycles ; instructions ; ARM ; execution ; data phases ; Neighboring load ; input operands ; operations use ; summary lists ; termination",
      "documenttype" : "pdf",
      "isattachment" : "3724186",
      "sysindexeddate" : 1649084769000,
      "permanentid" : "e9c76749441a190f609a6188d61a693ce1397ed3d1bdad6ec49d4f86a1af",
      "syslanguage" : [ "English" ],
      "itemid" : "5f19dd5320b7cf4bc524d9ae",
      "transactionid" : 863763,
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
      "date" : 1649084769000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0439:be:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084769024665370,
      "sysisattachment" : "3724186",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3724186,
      "size" : 123503,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084755467,
      "syssize" : 123503,
      "sysdate" : 1649084769000,
      "topparent" : "3724186",
      "author" : "ARM Limited",
      "label_version" : "r0p0 Errata 01",
      "systopparentid" : 3724186,
      "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
      "wordcount" : 309,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084769000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084769024665370,
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
    "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "Excerpt" : "ADC Rd, Rn, <op2> ... MLA Rd, Rn, Rm MLS Rd, Rn, Rm ... SMULL RdLo, RdHi, Rn, Rm ... UMULL RdLo, RdHi, Rn, Rm ... SMLAL RdLo, RdHi, Rn, Rm ... UMLAL RdLo, RdHi, Rn, Rm ... Cycles ... 1 + P",
    "FirstSentences" : "Cortex -M4 Technical Reference Manual ARM DDI 0439B Errata 01 ARM DDI 0439B_Errata_01 ID033110 This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM ..."
  }, {
    "title" : "Modifying the test program",
    "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "excerpt" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test ... Modifying the test program CoreSight ETM9",
    "firstSentences" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test requirements. Modifying the test program CoreSight ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
      "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ETM7 Technical Reference Manual ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "ðwHGdrwoKN24ZVXf",
        "urihash" : "ðwHGdrwoKN24ZVXf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084641000,
        "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38773",
        "transactionid" : 863761,
        "title" : "ETM7 Technical Reference Manual ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084641000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084641877699899,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2024,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 2024,
        "sysdate" : 1649084641000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084641877699899,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "syscollection" : "default"
      },
      "Title" : "ETM7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
      "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
    },
    "childResults" : [ {
      "title" : "Aborts",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "excerpt" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory ... Even if aborts are not expected, it is strongly recommended that one example of an ...",
      "firstSentences" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory regions that can abort. Even if aborts are not expected, it is strongly recommended that one ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Aborts ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "4itph8LCkvtOfXZ1",
        "urihash" : "4itph8LCkvtOfXZ1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "memory regions ; test bench ; instruction ; warning ; R0 ; R1 ; Prefetch ; accesses ; nReturnAddress ; ReturnAddress ; AbortingAddress ; exception",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "memory regions ; test bench ; instruction ; warning ; R0 ; R1 ; Prefetch ; accesses ; nReturnAddress ; ReturnAddress ; AbortingAddress ; exception",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084762000,
        "permanentid" : "b95d8353a1499fb7f3abd96a36f8c3cae93300fcf369023adbb8262b58cc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d387b8",
        "transactionid" : 863763,
        "title" : "Aborts ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084762000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084762778555132,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 1554,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 1554,
        "sysdate" : 1649084762000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 106,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084762000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084762778555132,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
        "syscollection" : "default"
      },
      "Title" : "Aborts",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "Excerpt" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory ... Even if aborts are not expected, it is strongly recommended that one example of an ...",
      "FirstSentences" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory regions that can abort. Even if aborts are not expected, it is strongly recommended that one ..."
    }, {
      "title" : "Programming and reading ETM7 registers",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "excerpt" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "firstSentences" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Programming and reading ETM7 registers ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "D8UdIU5pnWdZg9J9",
        "urihash" : "D8UdIU5pnWdZg9J9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "data field ; TAP controller ; registers ; reading ; ETM7 ; scan ; interface ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "data field ; TAP controller ; registers ; reading ; ETM7 ; scan ; interface ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084674000,
        "permanentid" : "4137edcbc128a19f548dc39fea37bbba04d517dc40bf391a3b326feb7233",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38782",
        "transactionid" : 863761,
        "title" : "Programming and reading ETM7 registers ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084674000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084674519092014,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 902,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 902,
        "sysdate" : 1649084674000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084674000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084674519092014,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
        "syscollection" : "default"
      },
      "Title" : "Programming and reading ETM7 registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "Excerpt" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "FirstSentences" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ..."
    }, {
      "title" : "TAP interface",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "excerpt" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . ... The ETM7 uses scan chain 6. ... TAP interface CoreSight ETM9",
      "firstSentences" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . Figure 2.1. ETM7 TAP structure The ETM7 TAP is logically part of the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "TAP interface ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "2XJzvntP9MðKzq2G",
        "urihash" : "2XJzvntP9MðKzq2G",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "TAP interface ; ETM system ; scan ; Multi-ICE ; ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "TAP interface ; ETM system ; scan ; Multi-ICE ; ARM",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084673000,
        "permanentid" : "3e0e99a9a845d683ceda8b611f9e877eb379684f4b511ac5430ca8d31496",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38781",
        "transactionid" : 863761,
        "title" : "TAP interface ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084673000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084673285670863,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 409,
        "sysdate" : 1649084673000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084673000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084673285670863,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
        "syscollection" : "default"
      },
      "Title" : "TAP interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "Excerpt" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . ... The ETM7 uses scan chain 6. ... TAP interface CoreSight ETM9",
      "FirstSentences" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . Figure 2.1. ETM7 TAP structure The ETM7 TAP is logically part of the ARM ..."
    } ],
    "totalNumberOfChildResults" : 32,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Modifying the test program ",
      "document_number" : "ddi0158",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3496624",
      "sysurihash" : "ñlIZS9qb7OKW4rEd",
      "urihash" : "ñlIZS9qb7OKW4rEd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
      "systransactionid" : 863763,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176316176000,
      "topparentid" : 3496624,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375687000,
      "sysconcepts" : "test program ; environment ; Makefile",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
      "attachmentparentid" : 3496624,
      "parentitem" : "5e8e2c0788295d1e18d38773",
      "concepts" : "test program ; environment ; Makefile",
      "documenttype" : "html",
      "isattachment" : "3496624",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084762000,
      "permanentid" : "ccbe2f3efd9d02fef0c80dcb49657d514a15572f44053c1defbd8d3539ee",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c0788295d1e18d387b3",
      "transactionid" : 863763,
      "title" : "Modifying the test program ",
      "products" : [ "CoreSight ETM9" ],
      "date" : 1649084762000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0158:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084762827415782,
      "sysisattachment" : "3496624",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3496624,
      "size" : 200,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084492691,
      "syssize" : 200,
      "sysdate" : 1649084762000,
      "haslayout" : "1",
      "topparent" : "3496624",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3496624,
      "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084762000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "modified" : 1638974346000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084762827415782,
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
      "syscollection" : "default"
    },
    "Title" : "Modifying the test program",
    "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "Excerpt" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test ... Modifying the test program CoreSight ETM9",
    "FirstSentences" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test requirements. Modifying the test program CoreSight ..."
  }, {
    "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
    "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in ... Interfaces. StreamID. Security determination. Hit-Under-Miss.",
      "firstSentences" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in the following sections: About the function. Interfaces. StreamID. Security ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "BnydMQdRnomvE866",
        "urihash" : "BnydMQdRnomvE866",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "Dynamic programming ; Fault handling ; Normalization of memory ; StreamID ; Interfaces",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "Dynamic programming ; Fault handling ; Normalization of memory ; StreamID ; Interfaces",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "636075aeac4904244962c4a5189db9834747346d41398921ea4b155a218f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b46c",
        "transactionid" : 863762,
        "title" : "Functional Description ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735557729675,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 329,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467677,
        "syssize" : 329,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/functional-description?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735557729675,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in ... Interfaces. StreamID. Security determination. Hit-Under-Miss.",
      "FirstSentences" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in the following sections: About the function. Interfaces. StreamID. Security ..."
    }, {
      "title" : "Stream to Context registers",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "excerpt" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose ... The number of SMMU_S2CRn is configured as described in Configuration options.",
      "firstSentences" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose Specifies an initial context for processing a transaction, where the transaction matches the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Stream to Context registers ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "OIFB5cPBWUAkdC5k",
        "urihash" : "OIFB5cPBWUAkdC5k",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "registers ; contexts ; S2CRn ; SMMU ; WI ; RAZ ; Configuration ; transaction ; Global address ; bypass mode ; Usage constraints ; Unit Architecture Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "registers ; contexts ; S2CRn ; SMMU ; WI ; RAZ ; Configuration ; transaction ; Global address ; bypass mode ; Usage constraints ; Unit Architecture Specification",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "9337c73d120a618e3fabe1c37eaaadd1136afd48c7a8c4636ff7ba7b1d17",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b4b5",
        "transactionid" : 863762,
        "title" : "Stream to Context registers ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735516758226,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 803,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467628,
        "syssize" : 803,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735516758226,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
        "syscollection" : "default"
      },
      "Title" : "Stream to Context registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "Excerpt" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose ... The number of SMMU_S2CRn is configured as described in Configuration options.",
      "FirstSentences" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose Specifies an initial context for processing a transaction, where the transaction matches the ..."
    }, {
      "title" : "Global address space 1",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "excerpt" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 ... Context Bank Fault Restricted Syndrome registers A. Global address space 1 CoreLink ...",
      "firstSentences" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 resources and maps device transactions to the translation context banks, as the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Global address space 1 ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "XAiñeG5CIy3PXC6y",
        "urihash" : "XAiñeG5CIy3PXC6y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "context banks ; registers ; MMU ; device transactions ; high-level control ; resources",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "context banks ; registers ; MMU ; device transactions ; high-level control ; resources",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "a1663f0857cbf70b99513c57a97c8975568d9a51335794ffe8fb135e4fbf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b4b8",
        "transactionid" : 863762,
        "title" : "Global address space 1 ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735434611380,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 338,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467628,
        "syssize" : 338,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735434611380,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
        "syscollection" : "default"
      },
      "Title" : "Global address space 1",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "Excerpt" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 ... Context Bank Fault Restricted Syndrome registers A. Global address space 1 CoreLink ...",
      "FirstSentences" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 resources and maps device transactions to the translation context banks, as the following ..."
    } ],
    "totalNumberOfChildResults" : 106,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "ddi0521",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3524383",
      "sysurihash" : "BkzPdpY1pFvp2bW4",
      "urihash" : "BkzPdpY1pFvp2bW4",
      "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1408436288000,
      "topparentid" : 3524383,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531917000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084735000,
      "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908e4d8259fe2368e2b444",
      "transactionid" : 863762,
      "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
      "products" : [ "CoreLink MMU-401" ],
      "date" : 1649084735000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0521:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084735639783209,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1832,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084467677,
      "syssize" : 1832,
      "sysdate" : 1649084735000,
      "haslayout" : "1",
      "topparent" : "3524383",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3524383,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
      "wordcount" : 139,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084735000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0521/b/?lang=en",
      "modified" : 1639139117000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084735639783209,
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
    "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
  }, {
    "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "excerpt" : "Change ... Copyright © 2016, ARM Limited or its affiliates. All rights reserved. ... Unrestricted Access is an ARM internal classification. ARM 100417_0000_00_en Copyright © 2016 ARM.",
    "firstSentences" : "ARM® Versatile™ Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM 100417_0000_00_en ARM® Versatile™ Express Beetle IoT ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "rOMneihmdp1yjBgQ",
        "urihash" : "rOMneihmdp1yjBgQ",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e862197",
        "transactionid" : 863762,
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708501381304,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5373,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523864,
        "syssize" : 5373,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708501381304,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "rOMneihmdp1yjBgQ",
        "urihash" : "rOMneihmdp1yjBgQ",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e862197",
        "transactionid" : 863762,
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708501381304,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5373,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523864,
        "syssize" : 5373,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708501381304,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Ensuring safety",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "excerpt" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB ... Warning Do not use the V2M-Beetle evaluation board near equipment that is sensitive to ...",
      "firstSentences" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB host 5V supply, or two 1.5V AAA batteries. Warning Do not use the V2M-Beetle evaluation board ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "document_number" : "100417",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452266",
          "sysurihash" : "rOMneihmdp1yjBgQ",
          "urihash" : "rOMneihmdp1yjBgQ",
          "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1464709263000,
          "topparentid" : 3452266,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585308808000,
          "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
          "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084708000,
          "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de488a3736a0d2e862197",
          "transactionid" : 863762,
          "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "products" : [ "Beetle IoT Evaluation Platform" ],
          "date" : 1649084708000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100417:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084708501381304,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5373,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084523864,
          "syssize" : 5373,
          "sysdate" : 1649084708000,
          "haslayout" : "1",
          "topparent" : "3452266",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452266,
          "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084708000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100417/0000/?lang=en",
          "modified" : 1636364761000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084708501381304,
          "uri" : "https://developer.arm.com/documentation/100417/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Ensuring safety ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "sKYSI37oCM5FkZ3F",
        "urihash" : "sKYSI37oCM5FkZ3F",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "evaluation board ; equipment ; V2M ; electromagnetic emissions ; AAA batteries ; power sources ; Ensuring safety ; Warning",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "attachmentparentid" : 3452266,
        "parentitem" : "5e7de488a3736a0d2e862197",
        "concepts" : "evaluation board ; equipment ; V2M ; electromagnetic emissions ; AAA batteries ; power sources ; Ensuring safety ; Warning",
        "documenttype" : "html",
        "isattachment" : "3452266",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "2c4bee6034e7bc334a811d68c8623f53bff6f2a34dfd5ecbd8fa0f6a346d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e86219e",
        "transactionid" : 863762,
        "title" : "Ensuring safety ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708460076133,
        "sysisattachment" : "3452266",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452266,
        "size" : 336,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523833,
        "syssize" : 336,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708460076133,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
        "syscollection" : "default"
      },
      "Title" : "Ensuring safety",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "Excerpt" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB ... Warning Do not use the V2M-Beetle evaluation board near equipment that is sensitive to ...",
      "FirstSentences" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB host 5V supply, or two 1.5V AAA batteries. Warning Do not use the V2M-Beetle evaluation board ..."
    }, {
      "title" : "AHBCLKCFG1CLR",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "excerpt" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB ... This register operates when the test chip is in the Sleep state. ... 0b1 FCLK and HCLK are both off.",
      "firstSentences" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB peripheral clocks. This register operates when the test chip is in the Sleep state. This register has the same ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "document_number" : "100417",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452266",
          "sysurihash" : "rOMneihmdp1yjBgQ",
          "urihash" : "rOMneihmdp1yjBgQ",
          "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1464709263000,
          "topparentid" : 3452266,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585308808000,
          "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
          "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084708000,
          "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de488a3736a0d2e862197",
          "transactionid" : 863762,
          "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "products" : [ "Beetle IoT Evaluation Platform" ],
          "date" : 1649084708000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100417:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084708501381304,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5373,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084523864,
          "syssize" : 5373,
          "sysdate" : 1649084708000,
          "haslayout" : "1",
          "topparent" : "3452266",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452266,
          "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084708000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100417/0000/?lang=en",
          "modified" : 1636364761000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084708501381304,
          "uri" : "https://developer.arm.com/documentation/100417/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AHBCLKCFG1CLR ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "uð7zhnWJRBSBaBqf",
        "urihash" : "uð7zhnWJRBSBaBqf",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "register ; assignments ; configurations ; peripheral clocks ; GPIO1 AHB ; evaluation board ; Usage constraints ; Sleep state ; GPIO1CLKOFF",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "attachmentparentid" : 3452266,
        "parentitem" : "5e7de488a3736a0d2e862197",
        "concepts" : "register ; assignments ; configurations ; peripheral clocks ; GPIO1 AHB ; evaluation board ; Usage constraints ; Sleep state ; GPIO1CLKOFF",
        "documenttype" : "html",
        "isattachment" : "3452266",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084704000,
        "permanentid" : "353caec644f5ac2aa9476a0511ba7a54edac1258e5b71fa14ff35227669c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de489a3736a0d2e8621cc",
        "transactionid" : 863762,
        "title" : "AHBCLKCFG1CLR ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084704000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084704608989429,
        "sysisattachment" : "3452266",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452266,
        "size" : 1017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523817,
        "syssize" : 1017,
        "sysdate" : 1649084704000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084704000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084704608989429,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
        "syscollection" : "default"
      },
      "Title" : "AHBCLKCFG1CLR",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "Excerpt" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB ... This register operates when the test chip is in the Sleep state. ... 0b1 FCLK and HCLK are both off.",
      "FirstSentences" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB peripheral clocks. This register operates when the test chip is in the Sleep state. This register has the same ..."
    } ],
    "totalNumberOfChildResults" : 63,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
      "document_number" : "100417",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3452266",
      "sysauthor" : "ARM",
      "sysurihash" : "u8G3ðYStIg0N0GDh",
      "urihash" : "u8G3ðYStIg0N0GDh",
      "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
      "keywords" : "iot",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1464709263000,
      "topparentid" : 3452266,
      "numberofpages" : 123,
      "sysconcepts" : "test chip ; registers ; evaluation board ; zeros ; assignments ; V2M ; expansion shields ; sleep states ; signals ; peripheral clocks ; programming ; Arduino-compatible R3 ; analog ; reset ; IOL connectors ; AAA batteries",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
      "attachmentparentid" : 3452266,
      "parentitem" : "5e7de488a3736a0d2e862197",
      "concepts" : "test chip ; registers ; evaluation board ; zeros ; assignments ; V2M ; expansion shields ; sleep states ; signals ; peripheral clocks ; programming ; Arduino-compatible R3 ; analog ; reset ; IOL connectors ; AAA batteries",
      "documenttype" : "pdf",
      "isattachment" : "3452266",
      "sysindexeddate" : 1649084709000,
      "permanentid" : "2131256d971068f7c6601a4f407d37261d2dca10c00764a6faa6c61f4e78",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de489a3736a0d2e862214",
      "transactionid" : 863762,
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
      "subject" : "This book describes the ARM® Versatile™ Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "date" : 1649084709000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100417:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084709114727697,
      "sysisattachment" : "3452266",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3452266,
      "size" : 817766,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084526002,
      "syssubject" : "This book describes the ARM® Versatile™ Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "syssize" : 817766,
      "sysdate" : 1649084709000,
      "topparent" : "3452266",
      "author" : "ARM",
      "label_version" : "0.0",
      "systopparentid" : 3452266,
      "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "wordcount" : 1881,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084709000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084709114727697,
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "Excerpt" : "Change ... Copyright © 2016, ARM Limited or its affiliates. All rights reserved. ... Unrestricted Access is an ARM internal classification. ARM 100417_0000_00_en Copyright © 2016 ARM.",
    "FirstSentences" : "ARM® Versatile™ Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM 100417_0000_00_en ARM® Versatile™ Express Beetle IoT ..."
  }, {
    "title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core",
    "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "excerpt" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the ... This complicates the timing of key signals such as the INSTR and CLKEN inputs, ...",
    "firstSentences" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the coprocessor matches that of the ARM9EJ-S core exactly. This complicates the timing of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
      "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
      "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM9EJ-S Technical Reference Manual ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "ð7aDaKtQF5RqDIR8",
        "urihash" : "ð7aDaKtQF5RqDIR8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084657000,
        "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476c88295d1e18d3ada4",
        "transactionid" : 863761,
        "title" : "ARM9EJ-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084657336835035,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1979,
        "sysdate" : 1649084657000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084657000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084657336835035,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
      "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
      "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Busy-waiting and interrupts",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "excerpt" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the ... To do so, the coprocessor associated with the Decode stage instruction drives Wait ...",
      "firstSentences" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the execution of a coprocessor instruction if, for example, it is still busy with an earlier ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Busy-waiting and interrupts ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "HfE6QhrIVjM0Kmbw",
        "urihash" : "HfE6QhrIVjM0Kmbw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessor instruction ; cycles ; Wait ; execution ; busy-waiting ; latency reasons ; state of PASS ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessor instruction ; cycles ; Wait ; execution ; busy-waiting ; latency reasons ; state of PASS ; shows",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084699000,
        "permanentid" : "0e0989059b9ef1b06f0016c27a2dc5032813d20b6541f8a690184566a1f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae23",
        "transactionid" : 863762,
        "title" : "Busy-waiting and interrupts ",
        "products" : [ "Arm9" ],
        "date" : 1649084699000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084699521280438,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 1027,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1027,
        "sysdate" : 1649084699000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084699000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084699521280438,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
        "syscollection" : "default"
      },
      "Title" : "Busy-waiting and interrupts",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "Excerpt" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the ... To do so, the coprocessor associated with the Decode stage instruction drives Wait ...",
      "FirstSentences" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the execution of a coprocessor instruction if, for example, it is still busy with an earlier ..."
    }, {
      "title" : "About the coprocessor interface",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "excerpt" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the ...",
      "firstSentences" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the coprocessor.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "About the coprocessor interface ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "QLDst9PJJS3Td6tZ",
        "urihash" : "QLDst9PJJS3Td6tZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessor pipeline ; ARM9EJ ; instructions ; core ; cycle ; timing priorities ; implications ; memory",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessor pipeline ; ARM9EJ ; instructions ; core ; cycle ; timing priorities ; implications ; memory",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084697000,
        "permanentid" : "258cc1ec8e73cb151e6b1823bb4cff49d1bcbce58bd0a66504ba6af7f618",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae18",
        "transactionid" : 863762,
        "title" : "About the coprocessor interface ",
        "products" : [ "Arm9" ],
        "date" : 1649084697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084697057941702,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 819,
        "sysdate" : 1649084697000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084697057941702,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "About the coprocessor interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "Excerpt" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the ...",
      "FirstSentences" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the coprocessor."
    }, {
      "title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "excerpt" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external ... A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "firstSentences" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "Z1FSCðZuofjN52FA",
        "urihash" : "Z1FSCðZuofjN52FA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessors ; ARM9EJ ; core ; signals ; instructions ; cycle ; means ; wait ; timing diagrams ; sake of clarity ; Interlocked ; disadvantage",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessors ; ARM9EJ ; core ; signals ; instructions ; cycle ; means ; wait ; timing diagrams ; sake of clarity ; Interlocked ; disadvantage",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084696000,
        "permanentid" : "9a08ca625a92e2ff9caad40b4b3b57197913eff76cd3615fd9f7fc9b8c3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae1a",
        "transactionid" : 863762,
        "title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core ",
        "products" : [ "Arm9" ],
        "date" : 1649084696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084696354920582,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 1472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1472,
        "sysdate" : 1649084696000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084696354920582,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "Excerpt" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external ... A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "FirstSentences" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ..."
    } ],
    "totalNumberOfChildResults" : 188,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Coprocessor pipeline operates in step with the ARM9EJ-S core ",
      "document_number" : "ddi0222",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3509733",
      "sysurihash" : "wu0uW4GnmmñTCEñQ",
      "urihash" : "wu0uW4GnmmñTCEñQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173267319000,
      "topparentid" : 3509733,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382700000,
      "sysconcepts" : "coprocessors ; core ; ARM9EJ ; pipeline ; CLKEN inputs ; key signals ; CP15 ; reason",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3509733,
      "parentitem" : "5e8e476c88295d1e18d3ada4",
      "concepts" : "coprocessors ; core ; ARM9EJ ; pipeline ; CLKEN inputs ; key signals ; CP15 ; reason",
      "documenttype" : "html",
      "isattachment" : "3509733",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084708000,
      "permanentid" : "e54861494f5a25955f226a35be7cf45c4dbd07525b25a20a851d114e65c7",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e476d88295d1e18d3ae19",
      "transactionid" : 863762,
      "title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core ",
      "products" : [ "Arm9" ],
      "date" : 1649084708000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0222:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084708485086597,
      "sysisattachment" : "3509733",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3509733,
      "size" : 507,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084451735,
      "syssize" : 507,
      "sysdate" : 1649084708000,
      "haslayout" : "1",
      "topparent" : "3509733",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3509733,
      "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084708000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "modified" : 1638976397000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084708485086597,
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
      "syscollection" : "default"
    },
    "Title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core",
    "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "Excerpt" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the ... This complicates the timing of key signals such as the INSTR and CLKEN inputs, ...",
    "FirstSentences" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the coprocessor matches that of the ARM9EJ-S core exactly. This complicates the timing of ..."
  }, {
    "title" : "ARM9TDMI AC Characteristics",
    "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ... It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI. It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "DY8oYMFvkTZCuZCI",
        "urihash" : "DY8oYMFvkTZCuZCI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1648715141000,
        "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36422",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140989928518,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095239,
        "syssize" : 1815,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715141000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140989928518,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "excerpt" : "A ... Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0091A ... Unrestricted Access ... Preface ... About this manual ... x Feedback ... xiii ... Introduction ... 1.1 ... 1.2 ... 3.5 ... 3.6",
      "firstSentences" : "ARM9TDMI (Rev 0) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0091A ii ARM9TDMI Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0091",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484260",
          "sysurihash" : "DY8oYMFvkTZCuZCI",
          "urihash" : "DY8oYMFvkTZCuZCI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "systransactionid" : 861210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1217763467000,
          "topparentid" : 3484260,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372020000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648715141000,
          "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1db488295d1e18d36422",
          "transactionid" : 861210,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715140000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0091:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715140989928518,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715095239,
          "syssize" : 1815,
          "sysdate" : 1648715140000,
          "haslayout" : "1",
          "topparent" : "3484260",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484260,
          "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715141000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0091/a/?lang=en",
          "modified" : 1638964501000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715140989928518,
          "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "UKMKMswpVgTtlxSi",
        "urihash" : "UKMKMswpVgTtlxSi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
        "systransactionid" : 861210,
        "copyright" : "Copyright ©€1998 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "numberofpages" : 144,
        "sysconcepts" : "instructions ; signals ; ARM9TDMI ; ARM Limited ; cycles ; coprocessors ; scan chains ; multiplier-operand ; registers ; ARM9TDMI processor ; shows ; endian configuration ; memory accesses ; synchronization ; controller ; system speed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3484260,
        "parentitem" : "5e8e1db488295d1e18d36422",
        "concepts" : "instructions ; signals ; ARM9TDMI ; ARM Limited ; cycles ; coprocessors ; scan chains ; multiplier-operand ; registers ; ARM9TDMI processor ; shows ; endian configuration ; memory accesses ; synchronization ; controller ; system speed",
        "documenttype" : "pdf",
        "isattachment" : "3484260",
        "sysindexeddate" : 1648715144000,
        "permanentid" : "ce70976d7b3689900243c9986c6463954789b16bdbea03653b91226724cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db588295d1e18d364b7",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "date" : 1648715144000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715144378739886,
        "sysisattachment" : "3484260",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484260,
        "size" : 2200532,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715097614,
        "syssize" : 2200532,
        "sysdate" : 1648715144000,
        "topparent" : "3484260",
        "author" : "ARM Limited",
        "label_version" : "0.0",
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 1911,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715144000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715144378739886,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "Excerpt" : "A ... Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0091A ... Unrestricted Access ... Preface ... About this manual ... x Feedback ... xiii ... Introduction ... 1.1 ... 1.2 ... 3.5 ... 3.6",
      "FirstSentences" : "ARM9TDMI (Rev 0) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0091A ii ARM9TDMI Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved."
    }, {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "DY8oYMFvkTZCuZCI",
        "urihash" : "DY8oYMFvkTZCuZCI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1648715141000,
        "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36422",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140989928518,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095239,
        "syssize" : 1815,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715141000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140989928518,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Instruction register",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "excerpt" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller ...",
      "firstSentences" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller state is 0001.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0091",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484260",
          "sysurihash" : "DY8oYMFvkTZCuZCI",
          "urihash" : "DY8oYMFvkTZCuZCI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "systransactionid" : 861210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1217763467000,
          "topparentid" : 3484260,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372020000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648715141000,
          "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1db488295d1e18d36422",
          "transactionid" : 861210,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715140000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0091:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715140989928518,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715095239,
          "syssize" : 1815,
          "sysdate" : 1648715140000,
          "haslayout" : "1",
          "topparent" : "3484260",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484260,
          "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715141000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0091/a/?lang=en",
          "modified" : 1638964501000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715140989928518,
          "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Instruction register ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "uFIWEtGO3btpbjRY",
        "urihash" : "uFIWEtGO3btpbjRY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "instruction register ; controller state ; parity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3484260,
        "parentitem" : "5e8e1db488295d1e18d36422",
        "concepts" : "instruction register ; controller state ; parity",
        "documenttype" : "html",
        "isattachment" : "3484260",
        "sysindexeddate" : 1648715140000,
        "permanentid" : "06e41d3498eaa919ebd5d6163d919801e289c61fa353d24331ec73d62931",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36457",
        "transactionid" : 861210,
        "title" : "Instruction register ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140960715622,
        "sysisattachment" : "3484260",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484260,
        "size" : 220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095178,
        "syssize" : 220,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715140000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140960715622,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
        "syscollection" : "default"
      },
      "Title" : "Instruction register",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "Excerpt" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller ...",
      "FirstSentences" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller state is 0001."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM9TDMI AC Characteristics ",
      "document_number" : "ddi0091",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484260",
      "sysurihash" : "rFUMUKVlpqñ46uBX",
      "urihash" : "rFUMUKVlpqñ46uBX",
      "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
      "systransactionid" : 861210,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1217763467000,
      "topparentid" : 3484260,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372020000,
      "sysconcepts" : "timing parameters ; AC Characteristics",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3484260,
      "parentitem" : "5e8e1db488295d1e18d36422",
      "concepts" : "timing parameters ; AC Characteristics",
      "documenttype" : "html",
      "isattachment" : "3484260",
      "sysindexeddate" : 1648715145000,
      "permanentid" : "b9d0456b2042313ca1348936cf3fd67e46814791e3cacc318531fc9d2bb6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1db588295d1e18d36485",
      "transactionid" : 861210,
      "title" : "ARM9TDMI AC Characteristics ",
      "products" : [ "Arm9" ],
      "date" : 1648715145000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0091:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715145137598668,
      "sysisattachment" : "3484260",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484260,
      "size" : 239,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715095239,
      "syssize" : 239,
      "sysdate" : 1648715145000,
      "haslayout" : "1",
      "topparent" : "3484260",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484260,
      "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715145000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "modified" : 1638964501000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715145137598668,
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI AC Characteristics",
    "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "Excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ... It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI. It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ..."
  }, {
    "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "excerpt" : "C ... First release for r0p0. ... Decode register ... Read acceptance capability and write acceptance capability ... Write issuing capability ... Narrow to wide translation ... Physical data.",
    "firstSentences" : "CoreLink Network Interconnect NIC-301 Revision: r2p3 Technical Reference Manual Copyright © 2006-2011 ARM. All rights reserved. ARM DDI 0397I (ID032112) ARM DDI 0397I ID032112 CoreLink Network ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "IUiQ6ciIiRsAgqqn",
        "urihash" : "IUiQ6ciIiRsAgqqn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8a",
        "transactionid" : 861208,
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069476805665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 2504,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 189,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069476805665,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "IUiQ6ciIiRsAgqqn",
        "urihash" : "IUiQ6ciIiRsAgqqn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8a",
        "transactionid" : 861208,
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069476805665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 2504,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 189,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069476805665,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "excerpt" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301",
      "firstSentences" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "document_number" : "ddi0397",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497103",
          "sysurihash" : "IUiQ6ciIiRsAgqqn",
          "urihash" : "IUiQ6ciIiRsAgqqn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1332338632000,
          "topparentid" : 3497103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715069000,
          "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8a",
          "transactionid" : 861208,
          "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1648715069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0397:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715069476805665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2504,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715055120,
          "syssize" : 2504,
          "sysdate" : 1648715069000,
          "haslayout" : "1",
          "topparent" : "3497103",
          "label_version" : "r2p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497103,
          "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
          "wordcount" : 189,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0397/i/?lang=en",
          "modified" : 1639050000000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715069476805665,
          "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "XqðNKñ70VqPv33k3",
        "urihash" : "XqðNKñ70VqPv33k3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "interfaces ; CoreLink Network ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3497103,
        "parentitem" : "5e8e3046fd977155116a7b8a",
        "concepts" : "interfaces ; CoreLink Network ; subsections",
        "documenttype" : "html",
        "isattachment" : "3497103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715063000,
        "permanentid" : "70505f8ef831cb9de8b16a047a46a63a7e1d16f257e43e18696d025ab45a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7ba1",
        "transactionid" : 861208,
        "title" : "Interfaces ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715063000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715063948476318,
        "sysisattachment" : "3497103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497103,
        "size" : 182,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 182,
        "sysdate" : 1648715063000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715063000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/functional-description/interfaces?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715063948476318,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "Excerpt" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301",
      "FirstSentences" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301"
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "excerpt" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship ...",
      "firstSentences" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship between ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "document_number" : "ddi0397",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497103",
          "sysurihash" : "IUiQ6ciIiRsAgqqn",
          "urihash" : "IUiQ6ciIiRsAgqqn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1332338632000,
          "topparentid" : 3497103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715069000,
          "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8a",
          "transactionid" : 861208,
          "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1648715069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0397:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715069476805665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2504,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715055120,
          "syssize" : 2504,
          "sysdate" : 1648715069000,
          "haslayout" : "1",
          "topparent" : "3497103",
          "label_version" : "r2p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497103,
          "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
          "wordcount" : 189,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0397/i/?lang=en",
          "modified" : 1639050000000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715069476805665,
          "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "uUEsIG5BSele8Iu2",
        "urihash" : "uUEsIG5BSele8Iu2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3497103,
        "parentitem" : "5e8e3046fd977155116a7b8a",
        "documenttype" : "html",
        "isattachment" : "3497103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715063000,
        "permanentid" : "d0106e8cc9fd9d4e9f430883e3a8acf13349ee558085313957ff9f778839",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7b98",
        "transactionid" : 861208,
        "title" : "Introduction ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715063000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715063919954850,
        "sysisattachment" : "3497103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497103,
        "size" : 289,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055105,
        "syssize" : 289,
        "sysdate" : 1648715063000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715063000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/introduction?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715063919954850,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "Excerpt" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship ...",
      "FirstSentences" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship between ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
      "document_number" : "ddi0397",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497103",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "Yñ9zFN4G2CH7jsYC",
      "urihash" : "Yñ9zFN4G2CH7jsYC",
      "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
      "keywords" : "Interconnect, AXI interconnect, AHB interconnect",
      "systransactionid" : 861208,
      "copyright" : "Copyright ©€2006-2011 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1332338632000,
      "topparentid" : 3497103,
      "numberofpages" : 48,
      "sysconcepts" : "transactions ; functionality ; infrastructures ; configuration options ; CoreLink Network ; AXI ; master interfaces ; acceptance capability ; data beats ; configuration ; programmers model ; arbitration schemes ; ARM ; documentation ; implementation scripts ; AHB variant",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
      "attachmentparentid" : 3497103,
      "parentitem" : "5e8e3046fd977155116a7b8a",
      "concepts" : "transactions ; functionality ; infrastructures ; configuration options ; CoreLink Network ; AXI ; master interfaces ; acceptance capability ; data beats ; configuration ; programmers model ; arbitration schemes ; ARM ; documentation ; implementation scripts ; AHB variant",
      "documenttype" : "pdf",
      "isattachment" : "3497103",
      "sysindexeddate" : 1648715073000,
      "permanentid" : "e5421b81d937a5ace98fed1c69937c7f2a68eb335a6484a6e8475988bf58",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3047fd977155116a7bda",
      "transactionid" : 861208,
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
      "subject" : "ARM CoreLink Network Interconnect (NIC-301)\nTechnical Reference Manual PDF documentation, AXI Interconnect,\nAHB interconnect",
      "date" : 1648715073000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0397:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715073624037900,
      "sysisattachment" : "3497103",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497103,
      "size" : 474704,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715056642,
      "syssubject" : "ARM CoreLink Network Interconnect (NIC-301)\nTechnical Reference Manual PDF documentation, AXI Interconnect,\nAHB interconnect",
      "syssize" : 474704,
      "sysdate" : 1648715073000,
      "topparent" : "3497103",
      "author" : "ARM Limited",
      "label_version" : "r2p3",
      "systopparentid" : 3497103,
      "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
      "wordcount" : 1342,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715073000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715073624037900,
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "Excerpt" : "C ... First release for r0p0. ... Decode register ... Read acceptance capability and write acceptance capability ... Write issuing capability ... Narrow to wide translation ... Physical data.",
    "FirstSentences" : "CoreLink Network Interconnect NIC-301 Revision: r2p3 Technical Reference Manual Copyright © 2006-2011 ARM. All rights reserved. ARM DDI 0397I (ID032112) ARM DDI 0397I ID032112 CoreLink Network ..."
  }, {
    "title" : "FIFO",
    "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "excerpt" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present ... FIFO CoreSight ETM-M7",
    "firstSentences" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present. FIFO CoreSight ETM-M7",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
      "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "4DGxFF3aN9dunQNJ",
        "urihash" : "4DGxFF3aN9dunQNJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715051000,
        "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2abd5",
        "transactionid" : 861208,
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715051000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715051487162166,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4087,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 4087,
        "sysdate" : 1648715051000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715051000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715051487162166,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
      "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
    },
    "childResults" : [ {
      "title" : "Low power state behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "excerpt" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to ... This permits the last instruction executed to trigger a comparator, update the ...",
      "firstSentences" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to the ETM become inactive. This permits the last instruction executed to trigger a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Low power state behavior ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "j5QMAbDCDrGFzcWs",
        "urihash" : "j5QMAbDCDrGFzcWs",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "low power ; event packet ; ETM ; resources ; trace ; using TRCEVENTCTL1R ; Register ; reason ; comparator ; instruction",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "low power ; event packet ; ETM ; resources ; trace ; using TRCEVENTCTL1R ; Register ; reason ; comparator ; instruction",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715070000,
        "permanentid" : "38f31953002ca93a499dc0c2af329f6cb29c6f310663ad5e1d39e0f75482",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2ac09",
        "transactionid" : 861208,
        "title" : "Low power state behavior ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715070358333510,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 847,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 847,
        "sysdate" : 1648715070000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715070358333510,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
        "syscollection" : "default"
      },
      "Title" : "Low power state behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "Excerpt" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to ... This permits the last instruction executed to trigger a comparator, update the ...",
      "FirstSentences" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to the ETM become inactive. This permits the last instruction executed to trigger a ..."
    }, {
      "title" : "Micro-architectural exceptions",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "excerpt" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the ... 0b0000100000 ETM disabled before completion of exception operation.",
      "firstSentences" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the following TYPE encodings: 0b0000100001 Entered a restricted region.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Micro-architectural exceptions ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "lauWP9sIPg5Aso0P",
        "urihash" : "lauWP9sIPg5Aso0P",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "exceptions ; ETM ; restricted region ; TYPE encodings ; Entered",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "exceptions ; ETM ; restricted region ; TYPE encodings ; Entered",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "fad4535cb243f1f36884a86639e3fac4494457f40ada674a9065ea7a8bde",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2ac0b",
        "transactionid" : 861208,
        "title" : "Micro-architectural exceptions ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069643958582,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 301,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 301,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069643958582,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
        "syscollection" : "default"
      },
      "Title" : "Micro-architectural exceptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "Excerpt" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the ... 0b0000100000 ETM disabled before completion of exception operation.",
      "FirstSentences" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the following TYPE encodings: 0b0000100001 Entered a restricted region."
    }, {
      "title" : "Global timestamping",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "excerpt" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of ...",
      "firstSentences" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Global timestamping ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "IrrSE81fQXCYFmtl",
        "urihash" : "IrrSE81fQXCYFmtl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "timestamp ; trace ; Note Decompression ; clock frequency ; coarse-grained profiling ; presence ; slower ; ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "timestamp ; trace ; Note Decompression ; clock frequency ; coarse-grained profiling ; presence ; slower ; ARM",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "d36b407041c2d8e93236d7507d3865c3634d31e61d98e2c08bc4eb86dc83",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2abf9",
        "transactionid" : 861208,
        "title" : "Global timestamping ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069533354160,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 421,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 421,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069533354160,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
        "syscollection" : "default"
      },
      "Title" : "Global timestamping",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "Excerpt" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of ...",
      "FirstSentences" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of trace ..."
    } ],
    "totalNumberOfChildResults" : 69,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "FIFO ",
      "document_number" : "ddi0494",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3518400",
      "sysurihash" : "g8S85nwñalBfVCYA",
      "urihash" : "g8S85nwñalBfVCYA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
      "systransactionid" : 861208,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1440600647000,
      "topparentid" : 3518400,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586523645000,
      "sysconcepts" : "trace stream ; FIFOs ; buffers bursts ; present",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
      "attachmentparentid" : 3518400,
      "parentitem" : "5e906dfd8259fe2368e2abd5",
      "concepts" : "trace stream ; FIFOs ; buffers bursts ; present",
      "documenttype" : "html",
      "isattachment" : "3518400",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715070000,
      "permanentid" : "be2aaf81c8a4e3b6ea8d64360099b397416fda699dbdc4a4ab6c5ee2d295",
      "syslanguage" : [ "English" ],
      "itemid" : "5e906dfd8259fe2368e2abf5",
      "transactionid" : 861208,
      "title" : "FIFO ",
      "products" : [ "CoreSight ETM-M7" ],
      "date" : 1648715070000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0494:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715070482101034,
      "sysisattachment" : "3518400",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3518400,
      "size" : 185,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715046763,
      "syssize" : 185,
      "sysdate" : 1648715070000,
      "haslayout" : "1",
      "topparent" : "3518400",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3518400,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715070000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "modified" : 1639137344000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715070482101034,
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
      "syscollection" : "default"
    },
    "Title" : "FIFO",
    "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "Excerpt" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present ... FIFO CoreSight ETM-M7",
    "FirstSentences" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present. FIFO CoreSight ETM-M7"
  }, {
    "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
    "uri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2018, 2019 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreLink™ XHB-500 Bridge Technical Reference Manual Revision: r0p0 AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Copyright © 2018, 2019 Arm Limited or its affiliates. All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "DSVts84blfmfWZñ1",
        "urihash" : "DSVts84blfmfWZñ1",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084574000,
        "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fad86",
        "transactionid" : 863760,
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1649084574000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084574126306695,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4440,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084413358,
        "syssize" : 4440,
        "sysdate" : 1649084574000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084574000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084574126306695,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
    },
    "childResults" : [ {
      "title" : "Functional description, AXI5 to AHB5 bridge",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
      "excerpt" : "Functional description, AXI5 to AHB5 bridge This chapter describes the functionality of the AXI5 to ... It contains the following sections: AMBA bus properties Burst conversions KB boundary ...",
      "firstSentences" : "Functional description, AXI5 to AHB5 bridge This chapter describes the functionality of the AXI5 to AHB5 bridge. It contains the following sections: AMBA bus properties Burst conversions KB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "document_number" : "101375",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466992",
          "sysurihash" : "DSVts84blfmfWZñ1",
          "urihash" : "DSVts84blfmfWZñ1",
          "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1573545906000,
          "topparentid" : 3466992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596206982000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f242f86da9f9552000fad86",
          "transactionid" : 863760,
          "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "products" : [ "CoreLink XHB-500" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101375:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574126306695,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4440,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084413358,
          "syssize" : 4440,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3466992",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466992,
          "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101375/0000/?lang=en",
          "modified" : 1645005036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574126306695,
          "uri" : "https://developer.arm.com/documentation/101375/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Functional description, AXI5 to AHB5 bridge ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "QdgIfYmQzo2u6CpX",
        "urihash" : "QdgIfYmQzo2u6CpX",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "AHB5 bridge ; AXI5 ; scheduling ; functionality ; response ; slices Read ; User signals ; Address alignment ; accesses Sparse ; translation Exclusive ; crossing Protection ; Burst conversions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "attachmentparentid" : 3466992,
        "parentitem" : "5f242f86da9f9552000fad86",
        "concepts" : "AHB5 bridge ; AXI5 ; scheduling ; functionality ; response ; slices Read ; User signals ; Address alignment ; accesses Sparse ; translation Exclusive ; crossing Protection ; Burst conversions",
        "documenttype" : "html",
        "isattachment" : "3466992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084653000,
        "permanentid" : "e463ee6f1ef119da4d4fe26dfee3127a6ecde9c989be56bc273afbb85b9d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fad8f",
        "transactionid" : 863761,
        "title" : "Functional description, AXI5 to AHB5 bridge ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1649084653000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084653539282724,
        "sysisattachment" : "3466992",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466992,
        "size" : 474,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084413358,
        "syssize" : 474,
        "sysdate" : 1649084653000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084653000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/Functional-description--AXI5-to-AHB5-bridge?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084653539282724,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
        "syscollection" : "default"
      },
      "Title" : "Functional description, AXI5 to AHB5 bridge",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge",
      "Excerpt" : "Functional description, AXI5 to AHB5 bridge This chapter describes the functionality of the AXI5 to ... It contains the following sections: AMBA bus properties Burst conversions KB boundary ...",
      "FirstSentences" : "Functional description, AXI5 to AHB5 bridge This chapter describes the functionality of the AXI5 to AHB5 bridge. It contains the following sections: AMBA bus properties Burst conversions KB ..."
    }, {
      "title" : "1KB boundary crossing",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
      "excerpt" : "KB boundary crossing The AHB protocol requires that bursts do not cross 1KB boundaries. Since AXI5 transactions can cross a 1KB boundary, the AXI5 to AHB5 bridge must ensure that a ...",
      "firstSentences" : "KB boundary crossing The AHB protocol requires that bursts do not cross 1KB boundaries. Since AXI5 transactions can cross a 1KB boundary, the AXI5 to AHB5 bridge must ensure that a transfer does ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "document_number" : "101375",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466992",
          "sysurihash" : "DSVts84blfmfWZñ1",
          "urihash" : "DSVts84blfmfWZñ1",
          "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1573545906000,
          "topparentid" : 3466992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596206982000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f242f86da9f9552000fad86",
          "transactionid" : 863760,
          "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "products" : [ "CoreLink XHB-500" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101375:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574126306695,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4440,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084413358,
          "syssize" : 4440,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3466992",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466992,
          "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101375/0000/?lang=en",
          "modified" : 1645005036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574126306695,
          "uri" : "https://developer.arm.com/documentation/101375/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "1KB boundary crossing ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "C3VvqJIyvumnsuGc",
        "urihash" : "C3VvqJIyvumnsuGc",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "boundaries ; transactions ; bridge ; AXI5 ; bursts ; first address ; AHB protocol ; htrans",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "attachmentparentid" : 3466992,
        "parentitem" : "5f242f86da9f9552000fad86",
        "concepts" : "boundaries ; transactions ; bridge ; AXI5 ; bursts ; first address ; AHB protocol ; htrans",
        "documenttype" : "html",
        "isattachment" : "3466992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084653000,
        "permanentid" : "158cc2da7c2ef97159c4fa53ab1bac4c2011437d02184ce3bcd3361944b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fad92",
        "transactionid" : 863761,
        "title" : "1KB boundary crossing ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1649084653000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084653257318068,
        "sysisattachment" : "3466992",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466992,
        "size" : 456,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084413358,
        "syssize" : 456,
        "sysdate" : 1649084653000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084653000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084653257318068,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
        "syscollection" : "default"
      },
      "Title" : "1KB boundary crossing",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/1KB-boundary-crossing",
      "Excerpt" : "KB boundary crossing The AHB protocol requires that bursts do not cross 1KB boundaries. Since AXI5 transactions can cross a 1KB boundary, the AXI5 to AHB5 bridge must ensure that a ...",
      "FirstSentences" : "KB boundary crossing The AHB protocol requires that bursts do not cross 1KB boundaries. Since AXI5 transactions can cross a 1KB boundary, the AXI5 to AHB5 bridge must ensure that a transfer does ..."
    }, {
      "title" : "Exclusive and locked accesses",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
      "excerpt" : "Exclusive and locked accesses The AHB5 to AXI5 bridge can translate AHB5 Exclusive accesses to AXI5 Exclusive accesses. The bridge sets AXI ID to the value of the hmaster signal.",
      "firstSentences" : "Exclusive and locked accesses The AHB5 to AXI5 bridge can translate AHB5 Exclusive accesses to AXI5 Exclusive accesses. The bridge sets AXI ID to the value of the hmaster signal. For Exclusive ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "document_number" : "101375",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466992",
          "sysurihash" : "DSVts84blfmfWZñ1",
          "urihash" : "DSVts84blfmfWZñ1",
          "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1573545906000,
          "topparentid" : 3466992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596206982000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f242f86da9f9552000fad86",
          "transactionid" : 863760,
          "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "products" : [ "CoreLink XHB-500" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101375:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574126306695,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4440,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084413358,
          "syssize" : 4440,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3466992",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466992,
          "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101375/0000/?lang=en",
          "modified" : 1645005036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574126306695,
          "uri" : "https://developer.arm.com/documentation/101375/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Exclusive and locked accesses ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "Y1uXqWY2eB9rHEmi",
        "urihash" : "Y1uXqWY2eB9rHEmi",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "Exclusive accesses ; AHB transfers ; bridge ; protocols ; AHB5 ; AXI5 ; AXI ; hmastlock ; ERROR response ; parameter controls ; RESP configuration ; Cacheable memory ; hmaster signal",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "attachmentparentid" : 3466992,
        "parentitem" : "5f242f86da9f9552000fad86",
        "concepts" : "Exclusive accesses ; AHB transfers ; bridge ; protocols ; AHB5 ; AXI5 ; AXI ; hmastlock ; ERROR response ; parameter controls ; RESP configuration ; Cacheable memory ; hmaster signal",
        "documenttype" : "html",
        "isattachment" : "3466992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084631000,
        "permanentid" : "dc2339de11817c69a222e346fa9b04b2806d1d907cb91017b8017d72eecd",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fada1",
        "transactionid" : 863761,
        "title" : "Exclusive and locked accesses ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1649084631000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084631415116975,
        "sysisattachment" : "3466992",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466992,
        "size" : 826,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084413358,
        "syssize" : 826,
        "sysdate" : 1649084631000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 70,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084631000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084631415116975,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
        "syscollection" : "default"
      },
      "Title" : "Exclusive and locked accesses",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AHB5-to-AXI5-bridge/Exclusive-and-locked-accesses",
      "Excerpt" : "Exclusive and locked accesses The AHB5 to AXI5 bridge can translate AHB5 Exclusive accesses to AXI5 Exclusive accesses. The bridge sets AXI ID to the value of the hmaster signal.",
      "FirstSentences" : "Exclusive and locked accesses The AHB5 to AXI5 bridge can translate AHB5 Exclusive accesses to AXI5 Exclusive accesses. The bridge sets AXI ID to the value of the hmaster signal. For Exclusive ..."
    } ],
    "totalNumberOfChildResults" : 29,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
      "document_number" : "101375",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3466992",
      "sysauthor" : "ARM",
      "sysurihash" : "hwrOAñlXv3dFHYBl",
      "urihash" : "hwrOAñlXv3dFHYBl",
      "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "keywords" : "axi peripherals, ahb peripherals",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1573545906000,
      "topparentid" : 3466992,
      "numberofpages" : 59,
      "sysconcepts" : "signals ; arbitration ; transactions ; bridge ; AHB5 bridge ; configuration ; shareability domains ; transfers ; non-sparse ; priority ; register slices ; timing isolation ; wait states ; reverse directions ; master interface ; error responses",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
      "attachmentparentid" : 3466992,
      "parentitem" : "5f242f86da9f9552000fad86",
      "concepts" : "signals ; arbitration ; transactions ; bridge ; AHB5 bridge ; configuration ; shareability domains ; transfers ; non-sparse ; priority ; register slices ; timing isolation ; wait states ; reverse directions ; master interface ; error responses",
      "documenttype" : "pdf",
      "isattachment" : "3466992",
      "sysindexeddate" : 1649084660000,
      "permanentid" : "c6b347f11e245252564fd871f8f612d5b30e25fe2132008cebd172cea3e3",
      "syslanguage" : [ "English" ],
      "itemid" : "5f242f86da9f9552000fadb0",
      "transactionid" : 863761,
      "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
      "subject" : "This book describes the functionality of the bridges in the Arm® CoreLink XHB-500 product. It also provides the signal descriptions.",
      "date" : 1649084660000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101375:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084660087999063,
      "sysisattachment" : "3466992",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3466992,
      "size" : 551479,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084415787,
      "syssubject" : "This book describes the functionality of the bridges in the Arm® CoreLink XHB-500 product. It also provides the signal descriptions.",
      "syssize" : 551479,
      "sysdate" : 1649084660000,
      "topparent" : "3466992",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3466992,
      "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
      "wordcount" : 1346,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084660000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084660087999063,
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
    "Uri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2018, 2019 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreLink™ XHB-500 Bridge Technical Reference Manual Revision: r0p0 AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Copyright © 2018, 2019 Arm Limited or its affiliates. All rights reserved."
  }, {
    "title" : "ARM926EJ-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "excerpt" : "Includes r0p4. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... iv",
    "firstSentences" : "ARM926EJ-S Revision: r0p5 Technical Reference Manual Copyright © 2001-2008 ARM Limited. All rights reserved. ARM DDI 0198E ii ARM926EJ-S Technical Reference Manual Copyright © 2001-2008 ARM Limited.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM926EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM926EJ-S Technical Reference Manual ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "AygvuNZñmM6GPKFF",
        "urihash" : "AygvuNZñmM6GPKFF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0e88295d1e18d3a8d2",
        "transactionid" : 861207,
        "title" : "ARM926EJ-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018381195124,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2092,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 2092,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018381195124,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM926EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AHB clocking",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "excerpt" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate ... CLK and HCLK must be synchronous.",
      "firstSentences" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate AHB clock enable for each of the two bus ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM926EJ-S Technical Reference Manual ",
          "document_number" : "ddi0198",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507508",
          "sysurihash" : "AygvuNZñmM6GPKFF",
          "urihash" : "AygvuNZñmM6GPKFF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "systransactionid" : 861207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1219940185000,
          "topparentid" : 3507508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380046000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715018000,
          "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3d0e88295d1e18d3a8d2",
          "transactionid" : 861207,
          "title" : "ARM926EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715018000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0198:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715018381195124,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2092,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715015694,
          "syssize" : 2092,
          "sysdate" : 1648715018000,
          "haslayout" : "1",
          "topparent" : "3507508",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507508,
          "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715018000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0198/e/?lang=en",
          "modified" : 1638975634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715018381195124,
          "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AHB clocking ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "LEd7Or7FBOmhZqBA",
        "urihash" : "LEd7Or7FBOmhZqBA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "bus masters ; AHB systems ; rising edge ; skew ; ARM926EJ",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3507508,
        "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
        "concepts" : "bus masters ; AHB systems ; rising edge ; skew ; ARM926EJ",
        "documenttype" : "html",
        "isattachment" : "3507508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "1691aacc7adf3489a4164b6264b3dabe6844ba5b55d3e45c1f8f60487f23",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0f88295d1e18d3a93b",
        "transactionid" : 861207,
        "title" : "AHB clocking ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018616141135,
        "sysisattachment" : "3507508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507508,
        "size" : 865,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 865,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018616141135,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
        "syscollection" : "default"
      },
      "Title" : "AHB clocking",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "Excerpt" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate ... CLK and HCLK must be synchronous.",
      "FirstSentences" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate AHB clock enable for each of the two bus ..."
    }, {
      "title" : "About the bus interface unit",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "excerpt" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling ...",
      "firstSentences" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling complete ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM926EJ-S Technical Reference Manual ",
          "document_number" : "ddi0198",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507508",
          "sysurihash" : "AygvuNZñmM6GPKFF",
          "urihash" : "AygvuNZñmM6GPKFF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "systransactionid" : 861207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1219940185000,
          "topparentid" : 3507508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380046000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715018000,
          "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3d0e88295d1e18d3a8d2",
          "transactionid" : 861207,
          "title" : "ARM926EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715018000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0198:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715018381195124,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2092,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715015694,
          "syssize" : 2092,
          "sysdate" : 1648715018000,
          "haslayout" : "1",
          "topparent" : "3507508",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507508,
          "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715018000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0198/e/?lang=en",
          "modified" : 1638975634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715018381195124,
          "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "About the bus interface unit ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "22RSVBaveUVdXnu3",
        "urihash" : "22RSVBaveUVdXnu3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "AHB ; masters ; BIU ; flexibility ; instruction ; separate ; bus ; signals ; AMBA Specification ; benefit of increased",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3507508,
        "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
        "concepts" : "AHB ; masters ; BIU ; flexibility ; instruction ; separate ; bus ; signals ; AMBA Specification ; benefit of increased",
        "documenttype" : "html",
        "isattachment" : "3507508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "afe8ec281dc9a902fade85d65eb46b07a6576e2d9265844cf9887a7ff153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0f88295d1e18d3a934",
        "transactionid" : 861207,
        "title" : "About the bus interface unit ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018578178211,
        "sysisattachment" : "3507508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507508,
        "size" : 852,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 852,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018578178211,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
        "syscollection" : "default"
      },
      "Title" : "About the bus interface unit",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "Excerpt" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling ...",
      "FirstSentences" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling complete ..."
    }, {
      "title" : "Supported AHB transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "excerpt" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level ...",
      "firstSentences" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level two AHB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM926EJ-S Technical Reference Manual ",
          "document_number" : "ddi0198",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507508",
          "sysurihash" : "AygvuNZñmM6GPKFF",
          "urihash" : "AygvuNZñmM6GPKFF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "systransactionid" : 861207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1219940185000,
          "topparentid" : 3507508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380046000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715018000,
          "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3d0e88295d1e18d3a8d2",
          "transactionid" : 861207,
          "title" : "ARM926EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715018000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0198:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715018381195124,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2092,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715015694,
          "syssize" : 2092,
          "sysdate" : 1648715018000,
          "haslayout" : "1",
          "topparent" : "3507508",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507508,
          "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715018000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0198/e/?lang=en",
          "modified" : 1638975634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715018381195124,
          "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Supported AHB transfers ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "21hVNFijCGwSBXUj",
        "urihash" : "21hVNFijCGwSBXUj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "AHB ; transfers ; system considerations ; halfword accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3507508,
        "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
        "concepts" : "AHB ; transfers ; system considerations ; halfword accesses",
        "documenttype" : "html",
        "isattachment" : "3507508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "a846827b79597267d40d536ad0adc63082916dc8c9ff1db85dd3a4308f26",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0f88295d1e18d3a935",
        "transactionid" : 861207,
        "title" : "Supported AHB transfers ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018510071836,
        "sysisattachment" : "3507508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507508,
        "size" : 301,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 301,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018510071836,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
        "syscollection" : "default"
      },
      "Title" : "Supported AHB transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "Excerpt" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level ...",
      "FirstSentences" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level two AHB ..."
    } ],
    "totalNumberOfChildResults" : 127,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM926EJ-S Technical Reference Manual ",
      "document_number" : "ddi0198",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3507508",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "5ñihsFz9ñE7zeMKh",
      "urihash" : "5ñihsFz9ñE7zeMKh",
      "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
      "systransactionid" : 861207,
      "copyright" : "Copyright ©€2001-2008 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1219940185000,
      "topparentid" : 3507508,
      "numberofpages" : 236,
      "sysconcepts" : "instructions ; ARM926EJ ; memory ; controls ; registers ; ARM Limited ; signals ; interfaces ; accesses ; hardware ; cycles ; architecture ; caches ; MMU ; entries ; translation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3507508,
      "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
      "concepts" : "instructions ; ARM926EJ ; memory ; controls ; registers ; ARM Limited ; signals ; interfaces ; accesses ; hardware ; cycles ; architecture ; caches ; MMU ; entries ; translation",
      "documenttype" : "pdf",
      "isattachment" : "3507508",
      "sysindexeddate" : 1648715020000,
      "permanentid" : "675447c06849334192a9ae332e5aabd87bb58142c7dfe0a365b761578020",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3d1088295d1e18d3a9b2",
      "transactionid" : 861207,
      "title" : "ARM926EJ-S Technical Reference Manual ",
      "date" : 1648715020000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0198:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715020499821540,
      "sysisattachment" : "3507508",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3507508,
      "size" : 1495050,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715017790,
      "syssize" : 1495050,
      "sysdate" : 1648715020000,
      "topparent" : "3507508",
      "author" : "ARM Limited",
      "label_version" : "r0p5",
      "systopparentid" : 3507508,
      "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
      "wordcount" : 2744,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715020000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715020499821540,
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM926EJ-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "Excerpt" : "Includes r0p4. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... iv",
    "FirstSentences" : "ARM926EJ-S Revision: r0p5 Technical Reference Manual Copyright © 2001-2008 ARM Limited. All rights reserved. ARM DDI 0198E ii ARM926EJ-S Technical Reference Manual Copyright © 2001-2008 ARM Limited."
  }, {
    "title" : "Bus architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "excerpt" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main ... In addition to the AHB master interface, there is an AHB slave interface for ...",
    "firstSentences" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main system AHB bus, or alternatively to an AHB interface of a memory controller, such as ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
      "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "P6LtkIsKU4DCo8hW",
        "urihash" : "P6LtkIsKU4DCo8hW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084574000,
        "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2899fd977155116a6598",
        "transactionid" : 863760,
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084574000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084574452007839,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2143,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 2143,
        "sysdate" : 1649084574000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084574000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084574452007839,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
      "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AHB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "excerpt" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU ... See the AMBA Specification (Rev 2.0) for more information about AHB slave interfaces.",
      "firstSentences" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU accesses to the registers, and palette RAM. See the AMBA Specification (Rev 2.0) for more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "document_number" : "ddi0293",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493469",
          "sysurihash" : "P6LtkIsKU4DCo8hW",
          "urihash" : "P6LtkIsKU4DCo8hW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756537000,
          "topparentid" : 3493469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374809000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2899fd977155116a6598",
          "transactionid" : 863760,
          "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0293:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574452007839,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2143,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084390466,
          "syssize" : 2143,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3493469",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493469,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0293/c/?lang=en",
          "modified" : 1638978525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574452007839,
          "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AHB slave interface ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "pcz2V8d7zTðPxhMq",
        "urihash" : "pcz2V8d7zTðPxhMq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "slave interface ; accesses ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3493469,
        "parentitem" : "5e8e2899fd977155116a6598",
        "concepts" : "slave interface ; accesses ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features ; registers",
        "documenttype" : "html",
        "isattachment" : "3493469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084654000,
        "permanentid" : "90464eae5e04649d34c01e64ce33052b77001ad8db94dcfe31aa2e5a40e8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e289afd977155116a65b3",
        "transactionid" : 863761,
        "title" : "AHB slave interface ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084654000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084654937288689,
        "sysisattachment" : "3493469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493469,
        "size" : 509,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 509,
        "sysdate" : 1649084654000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084654000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084654937288689,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "Excerpt" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU ... See the AMBA Specification (Rev 2.0) for more information about AHB slave interfaces.",
      "FirstSentences" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU accesses to the registers, and palette RAM. See the AMBA Specification (Rev 2.0) for more ..."
    }, {
      "title" : "AHB interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "excerpt" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers",
      "firstSentences" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "document_number" : "ddi0293",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493469",
          "sysurihash" : "P6LtkIsKU4DCo8hW",
          "urihash" : "P6LtkIsKU4DCo8hW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756537000,
          "topparentid" : 3493469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374809000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2899fd977155116a6598",
          "transactionid" : 863760,
          "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0293:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574452007839,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2143,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084390466,
          "syssize" : 2143,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3493469",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493469,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0293/c/?lang=en",
          "modified" : 1638978525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574452007839,
          "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AHB interfaces ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "mSjhKNñuc9E2RtF4",
        "urihash" : "mSjhKNñuc9E2RtF4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "bus architecture ; AHB interfaces",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3493469,
        "parentitem" : "5e8e2899fd977155116a6598",
        "concepts" : "bus architecture ; AHB interfaces",
        "documenttype" : "html",
        "isattachment" : "3493469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084647000,
        "permanentid" : "c3f58a99f7c035a076e2d3e3c5017199f2a66a07c985761d2b226142eb11",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e289afd977155116a65b2",
        "transactionid" : 863761,
        "title" : "AHB interfaces ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084647000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084647366958636,
        "sysisattachment" : "3493469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493469,
        "size" : 184,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 184,
        "sysdate" : 1649084647000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084647366958636,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
        "syscollection" : "default"
      },
      "Title" : "AHB interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "Excerpt" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers",
      "FirstSentences" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers"
    }, {
      "title" : "AHB master interface",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "excerpt" : "Checks for 1KB boundaries during fixed-length bursts, appropriately adjusting the ... This introduces some BUSY cycles while it resynchronizes. AHB master interface Peripheral Controllers",
      "firstSentences" : "AHB master interface The AHB master interface transfers display data from a selected slave (memory) to the internal DMA FIFOs. This bus has a 64-bit data path, and is read-only. You can connect it ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "document_number" : "ddi0293",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493469",
          "sysurihash" : "P6LtkIsKU4DCo8hW",
          "urihash" : "P6LtkIsKU4DCo8hW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756537000,
          "topparentid" : 3493469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374809000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2899fd977155116a6598",
          "transactionid" : 863760,
          "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0293:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574452007839,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2143,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084390466,
          "syssize" : 2143,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3493469",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493469,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0293/c/?lang=en",
          "modified" : 1638978525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574452007839,
          "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AHB master interface ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "0gnLpfrbxYNahñsE",
        "urihash" : "0gnLpfrbxYNahñsE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "DMA FIFOs ; subsequent HGRANTM ; HBUSREQM request ; dual-panel mode ; master interface ; alternating fashion ; display data ; memory ; failed access ; programmed watermark ; state machine ; selected slave ; resynchronizes ; synchronization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3493469,
        "parentitem" : "5e8e2899fd977155116a6598",
        "concepts" : "DMA FIFOs ; subsequent HGRANTM ; HBUSREQM request ; dual-panel mode ; master interface ; alternating fashion ; display data ; memory ; failed access ; programmed watermark ; state machine ; selected slave ; resynchronizes ; synchronization",
        "documenttype" : "html",
        "isattachment" : "3493469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084643000,
        "permanentid" : "50d369e9e672561fb0245715de3b3f3b5b3d68ab73c58b3ae0fb203a23b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e289afd977155116a65b4",
        "transactionid" : 863761,
        "title" : "AHB master interface ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084643000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084643050008747,
        "sysisattachment" : "3493469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493469,
        "size" : 1708,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 1708,
        "sysdate" : 1649084643000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084643000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084643050008747,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB master interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "Excerpt" : "Checks for 1KB boundaries during fixed-length bursts, appropriately adjusting the ... This introduces some BUSY cycles while it resynchronizes. AHB master interface Peripheral Controllers",
      "FirstSentences" : "AHB master interface The AHB master interface transfers display data from a selected slave (memory) to the internal DMA FIFOs. This bus has a 64-bit data path, and is read-only. You can connect it ..."
    } ],
    "totalNumberOfChildResults" : 51,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Bus architecture ",
      "document_number" : "ddi0293",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3493469",
      "sysurihash" : "HTA1ru74rY0VSKñ0",
      "urihash" : "HTA1ru74rY0VSKñ0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172756537000,
      "topparentid" : 3493469,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374809000,
      "sysconcepts" : "slave interfaces ; AHB bus ; controller ; architecture ; performance degradation ; single multi-master ; arrangements ; show",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3493469,
      "parentitem" : "5e8e2899fd977155116a6598",
      "concepts" : "slave interfaces ; AHB bus ; controller ; architecture ; performance degradation ; single multi-master ; arrangements ; show",
      "documenttype" : "html",
      "isattachment" : "3493469",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084656000,
      "permanentid" : "206f14d021af3024a12c6099d2b90ed4623b1d5fc058b78ac8c9392ce2d5",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e289afd977155116a65b6",
      "transactionid" : 863761,
      "title" : "Bus architecture ",
      "products" : [ "Peripheral Controllers" ],
      "date" : 1649084656000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0293:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084656170707542,
      "sysisattachment" : "3493469",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3493469,
      "size" : 1315,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084390466,
      "syssize" : 1315,
      "sysdate" : 1649084656000,
      "haslayout" : "1",
      "topparent" : "3493469",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3493469,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084656000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
      "modified" : 1638978525000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084656170707542,
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
      "syscollection" : "default"
    },
    "Title" : "Bus architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "Excerpt" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main ... In addition to the AHB master interface, there is an AHB slave interface for ...",
    "FirstSentences" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main system AHB bus, or alternatively to an AHB interface of a memory controller, such as ..."
  }, {
    "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "excerpt" : "Change history ... First Beta release for r1p0 ... WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS ... FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT.",
    "firstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Revision: r1p0 ... Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright © 2012-2016 ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "firstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0026",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5023974",
        "sysurihash" : "Hk0CBPXKvg4aRr27",
        "urihash" : "Hk0CBPXKvg4aRr27",
        "sysuri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594028632000,
        "topparentid" : 5023974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594028813000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084650000,
        "permanentid" : "83ecb42b83580e2a6b82343a73fec7f631a27c785e88ca29157ae5ff84de",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02f30ddbdee951c1cd61ef",
        "transactionid" : 863761,
        "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649084650000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0026:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084650362469953,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 396,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084366666,
        "syssize" : 396,
        "sysdate" : 1649084650000,
        "haslayout" : "1",
        "topparent" : "5023974",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5023974,
        "content_description" : "This document is the ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084650000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0026/f/?lang=en",
        "modified" : 1640096391000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084650362469953,
        "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "Excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "FirstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "firstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0026",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5023974",
        "sysurihash" : "Hk0CBPXKvg4aRr27",
        "urihash" : "Hk0CBPXKvg4aRr27",
        "sysuri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594028632000,
        "topparentid" : 5023974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594028813000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084650000,
        "permanentid" : "83ecb42b83580e2a6b82343a73fec7f631a27c785e88ca29157ae5ff84de",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02f30ddbdee951c1cd61ef",
        "transactionid" : 863761,
        "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649084650000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0026:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084650362469953,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 396,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084366666,
        "syssize" : 396,
        "sysdate" : 1649084650000,
        "haslayout" : "1",
        "topparent" : "5023974",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5023974,
        "content_description" : "This document is the ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084650000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0026/f/?lang=en",
        "modified" : 1640096391000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084650362469953,
        "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "Excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "FirstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "document_number" : "dsu0026",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5023974",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ñqñ4CEUGAl6Jxwrr",
      "urihash" : "ñqñ4CEUGAl6Jxwrr",
      "sysuri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
      "keywords" : " AXI Interconnect, AMBA, CoreLink 400, Interconnect, ",
      "systransactionid" : 863761,
      "copyright" : "Copyright ©€2012-2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594028632000,
      "topparentid" : 5023974,
      "numberofpages" : 46,
      "sysconcepts" : "requests ; QoS ; outstanding transactions ; regulations ; AR channels ; burstiness allowance ; assignments ; base product ; latency regulation ; address request ; documentation ; animation ; memory controller ; send random ; written agreement ; third party",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 5023974,
      "parentitem" : "5f02f30ddbdee951c1cd61ef",
      "concepts" : "requests ; QoS ; outstanding transactions ; regulations ; AR channels ; burstiness allowance ; assignments ; base product ; latency regulation ; address request ; documentation ; animation ; memory controller ; send random ; written agreement ; third party",
      "documenttype" : "pdf",
      "isattachment" : "5023974",
      "sysindexeddate" : 1649084651000,
      "permanentid" : "4e6b2d4bfb924e5863e0dc90e8656a80f50b404ed1b36aafbc7065ce478c",
      "syslanguage" : [ "English" ],
      "itemid" : "5f02f30ddbdee951c1cd61f1",
      "transactionid" : 863761,
      "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "subject" : "ARM CoreLink Network Interconnect  Advanced Quality of Service(QoS-400), Supplement to ARM CoreLink NIC-400 Technical Reference Manual  (TRM).  Available as PDF.",
      "date" : 1649084651000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dsu0026:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084651733088174,
      "sysisattachment" : "5023974",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5023974,
      "size" : 640609,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084367681,
      "syssubject" : "ARM CoreLink Network Interconnect  Advanced Quality of Service(QoS-400), Supplement to ARM CoreLink NIC-400 Technical Reference Manual  (TRM).  Available as PDF.",
      "syssize" : 640609,
      "sysdate" : 1649084651000,
      "topparent" : "5023974",
      "author" : "ARM Limited",
      "label_version" : "r1p0",
      "systopparentid" : 5023974,
      "content_description" : "This document is the ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
      "wordcount" : 1093,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084651000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084651733088174,
      "uri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "Excerpt" : "Change history ... First Beta release for r1p0 ... WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS ... FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT.",
    "FirstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Revision: r1p0 ... Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright © 2012-2016 ARM ..."
  }, {
    "title" : "System interface",
    "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "clickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "excerpt" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests.",
    "firstSentences" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests. Because CHI is packet ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
      "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "GbSinK130TybH3uH",
        "urihash" : "GbSinK130TybH3uH",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084629000,
        "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de6b471823cb9de5981",
        "transactionid" : 863761,
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084629000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084629553449680,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4390,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 4390,
        "sysdate" : 1649084629000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 287,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084629000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084629553449680,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
      "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
    },
    "childResults" : [ {
      "title" : "Abort interface",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "excerpt" : "Abort interface When a fault is detected on the DFI interface, it causes repeated ... The Abort interface is a 4-phase request and acknowledge handshake. ... Abort interface CoreLink DMC-620",
      "firstSentences" : "Abort interface When a fault is detected on the DFI interface, it causes repeated retries of commands on the memory interface. The Abort interface is a 4-phase request and acknowledge handshake.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100568",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452399",
          "sysurihash" : "GbSinK130TybH3uH",
          "urihash" : "GbSinK130TybH3uH",
          "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504276535000,
          "topparentid" : 3452399,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084629000,
          "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2de6b471823cb9de5981",
          "transactionid" : 863761,
          "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-620" ],
          "date" : 1649084629000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100568:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084629553449680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084337610,
          "syssize" : 4390,
          "sysdate" : 1649084629000,
          "haslayout" : "1",
          "topparent" : "3452399",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452399,
          "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084629000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100568/0100/?lang=en",
          "modified" : 1636371873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084629553449680,
          "uri" : "https://developer.arm.com/documentation/100568/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Abort interface ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "JFHsZsGJGJAWG4WW",
        "urihash" : "JFHsZsGJGJAWG4WW",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "sysconcepts" : "interface ; diagram ; failure ; handshake ; request ; PHY ; memory ; payload signal ; progress ; sequence ; livelock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "attachmentparentid" : 3452399,
        "parentitem" : "5e7e2de6b471823cb9de5981",
        "concepts" : "interface ; diagram ; failure ; handshake ; request ; PHY ; memory ; payload signal ; progress ; sequence ; livelock",
        "documenttype" : "html",
        "isattachment" : "3452399",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084632000,
        "permanentid" : "f23985014fbb4161f947b45fa4c5df58aa7823bc2ca60f7d1321acd159fb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de7b471823cb9de59b2",
        "transactionid" : 863761,
        "title" : "Abort interface ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084632000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084632467509235,
        "sysisattachment" : "3452399",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452399,
        "size" : 1017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 1017,
        "sysdate" : 1649084632000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084632000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/functional-description/interfaces/abort-interface?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084632467509235,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
        "syscollection" : "default"
      },
      "Title" : "Abort interface",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "Excerpt" : "Abort interface When a fault is detected on the DFI interface, it causes repeated ... The Abort interface is a 4-phase request and acknowledge handshake. ... Abort interface CoreLink DMC-620",
      "FirstSentences" : "Abort interface When a fault is detected on the DFI interface, it causes repeated retries of commands on the memory interface. The Abort interface is a 4-phase request and acknowledge handshake."
    }, {
      "title" : "Low-power clock control interface",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "excerpt" : "The DMC denies requests to power down using the Q-Channel when geardown_mode is enabled. ... qreqn_apb. qacceptn_apb. qdeny_apb. ... Low-power clock control interface CoreLink DMC-620",
      "firstSentences" : "Low-power clock control interface This section describes the clock requirements for the DMC-620. The DMC-620 provides a Low-power control interface using the Q-Channel protocol. The Low-power ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100568",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452399",
          "sysurihash" : "GbSinK130TybH3uH",
          "urihash" : "GbSinK130TybH3uH",
          "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504276535000,
          "topparentid" : 3452399,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084629000,
          "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2de6b471823cb9de5981",
          "transactionid" : 863761,
          "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-620" ],
          "date" : 1649084629000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100568:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084629553449680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084337610,
          "syssize" : 4390,
          "sysdate" : 1649084629000,
          "haslayout" : "1",
          "topparent" : "3452399",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452399,
          "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084629000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100568/0100/?lang=en",
          "modified" : 1636371873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084629553449680,
          "uri" : "https://developer.arm.com/documentation/100568/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Low-power clock control interface ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "dj4K4dS2BOVjDrcN",
        "urihash" : "dj4K4dS2BOVjDrcN",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "sysconcepts" : "low-power state ; interfaces ; apb ; clock ; request ; qdeny ; asserting qacceptn ; signals ; separate ; geardown",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "attachmentparentid" : 3452399,
        "parentitem" : "5e7e2de6b471823cb9de5981",
        "concepts" : "low-power state ; interfaces ; apb ; clock ; request ; qdeny ; asserting qacceptn ; signals ; separate ; geardown",
        "documenttype" : "html",
        "isattachment" : "3452399",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084632000,
        "permanentid" : "9410b9773a614126703894e00e894ad9e72ab8c369a39f79747729c6c9de",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de7b471823cb9de59b1",
        "transactionid" : 863761,
        "title" : "Low-power clock control interface ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084632000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084632081811292,
        "sysisattachment" : "3452399",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452399,
        "size" : 1671,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 1671,
        "sysdate" : 1649084632000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 114,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084632000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084632081811292,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
        "syscollection" : "default"
      },
      "Title" : "Low-power clock control interface",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "Excerpt" : "The DMC denies requests to power down using the Q-Channel when geardown_mode is enabled. ... qreqn_apb. qacceptn_apb. qdeny_apb. ... Low-power clock control interface CoreLink DMC-620",
      "FirstSentences" : "Low-power clock control interface This section describes the clock requirements for the DMC-620. The DMC-620 provides a Low-power control interface using the Q-Channel protocol. The Low-power ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/introduction",
      "excerpt" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ...",
      "firstSentences" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100568",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452399",
          "sysurihash" : "GbSinK130TybH3uH",
          "urihash" : "GbSinK130TybH3uH",
          "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504276535000,
          "topparentid" : 3452399,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084629000,
          "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2de6b471823cb9de5981",
          "transactionid" : 863761,
          "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-620" ],
          "date" : 1649084629000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100568:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084629553449680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084337610,
          "syssize" : 4390,
          "sysdate" : 1649084629000,
          "haslayout" : "1",
          "topparent" : "3452399",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452399,
          "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084629000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100568/0100/?lang=en",
          "modified" : 1636371873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084629553449680,
          "uri" : "https://developer.arm.com/documentation/100568/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "ñ3fpCUReklbH2pHm",
        "urihash" : "ñ3fpCUReklbH2pHm",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "attachmentparentid" : 3452399,
        "parentitem" : "5e7e2de6b471823cb9de5981",
        "documenttype" : "html",
        "isattachment" : "3452399",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084629000,
        "permanentid" : "f1d563407a4e3a4f2f91017d46d507fec34d0bdedb6b6fbd8247f32828ce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de7b471823cb9de59a1",
        "transactionid" : 863761,
        "title" : "Introduction ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084629000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084629960561883,
        "sysisattachment" : "3452399",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452399,
        "size" : 262,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 262,
        "sysdate" : 1649084629000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084629000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/introduction?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084629960561883,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/introduction",
      "Excerpt" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ...",
      "FirstSentences" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ..."
    } ],
    "totalNumberOfChildResults" : 484,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "System interface ",
      "document_number" : "100568",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3452399",
      "sysurihash" : "kk5IB1CR0JovBJ2F",
      "urihash" : "kk5IB1CR0JovBJ2F",
      "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1504276535000,
      "topparentid" : 3452399,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585327590000,
      "sysconcepts" : "System interface ; CHI ; transaction level ; slave node ; protocol conversion ; translation ; semantics ; requests",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
      "attachmentparentid" : 3452399,
      "parentitem" : "5e7e2de6b471823cb9de5981",
      "concepts" : "System interface ; CHI ; transaction level ; slave node ; protocol conversion ; translation ; semantics ; requests",
      "documenttype" : "html",
      "isattachment" : "3452399",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084632000,
      "permanentid" : "6366799c89325fc85deafe51d344df5206720d29a562aac7bce7aafaae0c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e2de7b471823cb9de59ae",
      "transactionid" : 863761,
      "title" : "System interface ",
      "products" : [ "CoreLink DMC-620" ],
      "date" : 1649084632000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100568:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084632544422279,
      "sysisattachment" : "3452399",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3452399,
      "size" : 402,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084337610,
      "syssize" : 402,
      "sysdate" : 1649084632000,
      "haslayout" : "1",
      "topparent" : "3452399",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3452399,
      "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
      "wordcount" : 39,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084632000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100568/0100/functional-description/interfaces/system-interface?lang=en",
      "modified" : 1636371873000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084632544422279,
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
      "syscollection" : "default"
    },
    "Title" : "System interface",
    "Uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "ClickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "Excerpt" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests.",
    "FirstSentences" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests. Because CHI is packet ..."
  }, {
    "title" : "Debug",
    "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "printableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "clickUri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug",
    "excerpt" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module.",
    "firstSentences" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module. Security and DT enable.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "tzE6BZbn7mAEMMIe",
        "urihash" : "tzE6BZbn7mAEMMIe",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084610000,
        "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d516d2907d594018b4",
        "transactionid" : 863760,
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084609000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084609985780419,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4281,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285373,
        "syssize" : 4281,
        "sysdate" : 1649084609000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084610000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084609985780419,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "excerpt" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "firstSentences" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100020",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3422807",
          "sysurihash" : "tzE6BZbn7mAEMMIe",
          "urihash" : "tzE6BZbn7mAEMMIe",
          "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504103349000,
          "topparentid" : 3422807,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145813000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084610000,
          "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b67d516d2907d594018b4",
          "transactionid" : 863760,
          "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-508" ],
          "date" : 1649084609000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100020:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084609985780419,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4281,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084285373,
          "syssize" : 4281,
          "sysdate" : 1649084609000,
          "haslayout" : "1",
          "topparent" : "3422807",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3422807,
          "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084610000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100020/0001/?lang=en",
          "modified" : 1635957051000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084609985780419,
          "uri" : "https://developer.arm.com/documentation/100020/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "atCDajLCZzJuynbj",
        "urihash" : "atCDajLCZzJuynbj",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "trace ; at-speed self-hosted",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "attachmentparentid" : 3422807,
        "parentitem" : "5e7b67d516d2907d594018b4",
        "concepts" : "trace ; at-speed self-hosted",
        "documenttype" : "html",
        "isattachment" : "3422807",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084611000,
        "permanentid" : "4cf29e095140569c3779032be720976f959cd2b7bd42e7497ebac3c3851c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d616d2907d594019e9",
        "transactionid" : 863760,
        "title" : "About debug ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084611000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084611408346797,
        "sysisattachment" : "3422807",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3422807,
        "size" : 250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285373,
        "syssize" : 250,
        "sysdate" : 1649084611000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084611000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/debug/about-debug?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084611408346797,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "Excerpt" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "FirstSentences" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ..."
    }, {
      "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "tzE6BZbn7mAEMMIe",
        "urihash" : "tzE6BZbn7mAEMMIe",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084610000,
        "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d516d2907d594018b4",
        "transactionid" : 863760,
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084609000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084609985780419,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4281,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285373,
        "syssize" : 4281,
        "sysdate" : 1649084609000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084610000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084609985780419,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "Link layer",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "excerpt" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link ... This functionality consists of the following mechanisms: A receiving device that ...",
      "firstSentences" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link layer. This functionality consists of the following mechanisms: A receiving device that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100020",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3422807",
          "sysurihash" : "tzE6BZbn7mAEMMIe",
          "urihash" : "tzE6BZbn7mAEMMIe",
          "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504103349000,
          "topparentid" : 3422807,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145813000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084610000,
          "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b67d516d2907d594018b4",
          "transactionid" : 863760,
          "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-508" ],
          "date" : 1649084609000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100020:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084609985780419,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4281,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084285373,
          "syssize" : 4281,
          "sysdate" : 1649084609000,
          "haslayout" : "1",
          "topparent" : "3422807",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3422807,
          "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084610000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100020/0001/?lang=en",
          "modified" : 1635957051000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084609985780419,
          "uri" : "https://developer.arm.com/documentation/100020/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Link layer ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "JOE6tP2llpEIPWeK",
        "urihash" : "JOE6tP2llpEIPWeK",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "link layer ; transmitting device ; functionality ; mechanisms ; credits ; Architecture Specification ; clock stop ; reset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "attachmentparentid" : 3422807,
        "parentitem" : "5e7b67d516d2907d594018b4",
        "concepts" : "link layer ; transmitting device ; functionality ; mechanisms ; credits ; Architecture Specification ; clock stop ; reset",
        "documenttype" : "html",
        "isattachment" : "3422807",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084609000,
        "permanentid" : "28928caad0a153e92b39a409253ba48a36835e9e91f76f6be51dc58f96d5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d616d2907d59401987",
        "transactionid" : 863760,
        "title" : "Link layer ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084609000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084609889469114,
        "sysisattachment" : "3422807",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3422807,
        "size" : 762,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285327,
        "syssize" : 762,
        "sysdate" : 1649084609000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084609000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/functional-description/link-layer?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084609889469114,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
        "syscollection" : "default"
      },
      "Title" : "Link layer",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "Excerpt" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link ... This functionality consists of the following mechanisms: A receiving device that ...",
      "FirstSentences" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link layer. This functionality consists of the following mechanisms: A receiving device that ..."
    } ],
    "totalNumberOfChildResults" : 126,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Debug ",
      "document_number" : "100020",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3422807",
      "sysurihash" : "MVX4c6hgDOPuGUnA",
      "urihash" : "MVX4c6hgDOPuGUnA",
      "sysuri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
      "systransactionid" : 863760,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1504103349000,
      "topparentid" : 3422807,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585145813000,
      "sysconcepts" : "Watchpoint Module ; features",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
      "attachmentparentid" : 3422807,
      "parentitem" : "5e7b67d516d2907d594018b4",
      "concepts" : "Watchpoint Module ; features",
      "documenttype" : "html",
      "isattachment" : "3422807",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084611000,
      "permanentid" : "eca1aaa0c65caf3ea7bde7db7931c63ca9a2fade73e7b1ad417667a935eb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b67d616d2907d594019e8",
      "transactionid" : 863760,
      "title" : "Debug ",
      "products" : [ "CoreLink CCN-508" ],
      "date" : 1649084611000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100020:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084611686672134,
      "sysisattachment" : "3422807",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3422807,
      "size" : 247,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084285373,
      "syssize" : 247,
      "sysdate" : 1649084611000,
      "haslayout" : "1",
      "topparent" : "3422807",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3422807,
      "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
      "wordcount" : 26,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084611000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100020/0001/debug?lang=en",
      "modified" : 1635957051000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084611686672134,
      "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
      "syscollection" : "default"
    },
    "Title" : "Debug",
    "Uri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "ClickUri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug",
    "Excerpt" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module.",
    "FirstSentences" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module. Security and DT enable."
  }, {
    "title" : "ARM9E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "excerpt" : "http://www.arm.com ... Copyright © 1999, 2000 ARM Limited. ... iii ... iv ... All rights reserved. ARM DDI 0165B Contents ... ARM9E-S Technical Reference Manual ... Chapter 1 ... 1-10",
    "firstSentences" : "ARM9E-S (Rev 1) Technical Reference Manual Copyright © 1999, 2000 ARM Limited. All rights reserved. All rights reserved. ARM DDI 0165B ii ARM9E-S Technical Reference Manual Copyright © 1999, 2000 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM9E-S Technical Reference Manual ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "0zTQ1JyymñCnðgQc",
        "urihash" : "0zTQ1JyymñCnðgQc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714946000,
        "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f16fd977155116a76da",
        "transactionid" : 861206,
        "title" : "ARM9E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648714946000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714946877464014,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2166,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 2166,
        "sysdate" : 1648714946000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714946000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714946877464014,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
    },
    "childResults" : [ {
      "title" : "About the coprocessor interface",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "excerpt" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported.",
      "firstSentences" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported. Coprocessors determine the instructions they need to execute using ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM9E-S Technical Reference Manual ",
          "document_number" : "ddi0165",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497375",
          "sysurihash" : "0zTQ1JyymñCnðgQc",
          "urihash" : "0zTQ1JyymñCnðgQc",
          "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "systransactionid" : 861206,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599364000,
          "topparentid" : 3497375,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376470000,
          "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714946000,
          "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f16fd977155116a76da",
          "transactionid" : 861206,
          "title" : "ARM9E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648714946000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0165:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714946877464014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2166,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714943438,
          "syssize" : 2166,
          "sysdate" : 1648714946000,
          "haslayout" : "1",
          "topparent" : "3497375",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497375,
          "content_description" : "This document is the technical reference manual for the ARM9E-S.",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714946000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0165/b/?lang=en",
          "modified" : 1638974685000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714946877464014,
          "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "About the coprocessor interface ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "4IWZb04DgJZLxiiV",
        "urihash" : "4IWZb04DgJZLxiiV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "coprocessor pipeline ; instructions ; Arm9 ; ARM ; cycle ; timing priorities ; implications ; run",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497375,
        "parentitem" : "5e8e2f16fd977155116a76da",
        "concepts" : "coprocessor pipeline ; instructions ; Arm9 ; ARM ; cycle ; timing priorities ; implications ; run",
        "documenttype" : "html",
        "isattachment" : "3497375",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714947000,
        "permanentid" : "7f5fe9d10e46f8b3d0c6ef2010de72b91dd2aa90c0769be7f18f0a8e55e6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f17fd977155116a7752",
        "transactionid" : 861206,
        "title" : "About the coprocessor interface ",
        "products" : [ "Arm9" ],
        "date" : 1648714947000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714947133400168,
        "sysisattachment" : "3497375",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497375,
        "size" : 841,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 841,
        "sysdate" : 1648714947000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714947133400168,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "About the coprocessor interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "Excerpt" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported.",
      "FirstSentences" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported. Coprocessors determine the instructions they need to execute using ..."
    }, {
      "title" : "Coprocessor pipeline one cycle behind the ARM9E-S",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "excerpt" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ...",
      "firstSentences" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM9E-S Technical Reference Manual ",
          "document_number" : "ddi0165",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497375",
          "sysurihash" : "0zTQ1JyymñCnðgQc",
          "urihash" : "0zTQ1JyymñCnðgQc",
          "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "systransactionid" : 861206,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599364000,
          "topparentid" : 3497375,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376470000,
          "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714946000,
          "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f16fd977155116a76da",
          "transactionid" : 861206,
          "title" : "ARM9E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648714946000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0165:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714946877464014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2166,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714943438,
          "syssize" : 2166,
          "sysdate" : 1648714946000,
          "haslayout" : "1",
          "topparent" : "3497375",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497375,
          "content_description" : "This document is the technical reference manual for the ARM9E-S.",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714946000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0165/b/?lang=en",
          "modified" : 1638974685000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714946877464014,
          "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Coprocessor pipeline one cycle behind the ARM9E-S ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "rYbmzPSRTP3aw9Qñ",
        "urihash" : "rYbmzPSRTP3aw9Qñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "coprocessor pipeline ; cycle ; signals ; means ; instruction ; Arm9 ; timing diagrams ; interface block ; sake of clarity ; Interlocked ; disadvantage",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497375,
        "parentitem" : "5e8e2f16fd977155116a76da",
        "concepts" : "coprocessor pipeline ; cycle ; signals ; means ; instruction ; Arm9 ; timing diagrams ; interface block ; sake of clarity ; Interlocked ; disadvantage",
        "documenttype" : "html",
        "isattachment" : "3497375",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714947000,
        "permanentid" : "5fe6169fe5b22c5b46ef9dfd1bbb1da0cddec26002ac13066fb562c9bc83",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f17fd977155116a7754",
        "transactionid" : 861206,
        "title" : "Coprocessor pipeline one cycle behind the ARM9E-S ",
        "products" : [ "Arm9" ],
        "date" : 1648714947000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714947035075170,
        "sysisattachment" : "3497375",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497375,
        "size" : 1298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 1298,
        "sysdate" : 1648714947000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714947035075170,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor pipeline one cycle behind the ARM9E-S",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "Excerpt" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ...",
      "FirstSentences" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that the ..."
    }, {
      "title" : "AC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "excerpt" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions ... AC Parameters Arm9",
      "firstSentences" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM9E-S Technical Reference Manual ",
          "document_number" : "ddi0165",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497375",
          "sysurihash" : "0zTQ1JyymñCnðgQc",
          "urihash" : "0zTQ1JyymñCnðgQc",
          "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "systransactionid" : 861206,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599364000,
          "topparentid" : 3497375,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376470000,
          "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714946000,
          "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f16fd977155116a76da",
          "transactionid" : 861206,
          "title" : "ARM9E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648714946000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0165:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714946877464014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2166,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714943438,
          "syssize" : 2166,
          "sysdate" : 1648714946000,
          "haslayout" : "1",
          "topparent" : "3497375",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497375,
          "content_description" : "This document is the technical reference manual for the ARM9E-S.",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714946000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0165/b/?lang=en",
          "modified" : 1638974685000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714946877464014,
          "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AC Parameters ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "n3gHFQQcTq1lFHU7",
        "urihash" : "n3gHFQQcTq1lFHU7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "AC timing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497375,
        "parentitem" : "5e8e2f16fd977155116a76da",
        "concepts" : "AC timing",
        "documenttype" : "html",
        "isattachment" : "3497375",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714947000,
        "permanentid" : "0b1b24f3130f4321ad394484edc929f0a7e20fdbb8736ac20b2e8c68e7a2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f17fd977155116a77a8",
        "transactionid" : 861206,
        "title" : "AC Parameters ",
        "products" : [ "Arm9" ],
        "date" : 1648714946000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714946998106810,
        "sysisattachment" : "3497375",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497375,
        "size" : 189,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 189,
        "sysdate" : 1648714946000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/ac-parameters?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714946998106810,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
        "syscollection" : "default"
      },
      "Title" : "AC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "Excerpt" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions ... AC Parameters Arm9",
      "FirstSentences" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9"
    } ],
    "totalNumberOfChildResults" : 251,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM9E-S Technical Reference Manual ",
      "document_number" : "ddi0165",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497375",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "TAWñMyTozc6JOFha",
      "urihash" : "TAWñMyTozc6JOFha",
      "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
      "systransactionid" : 861206,
      "copyright" : "Copyright © 1999, 2000 ARM Limited. All rights reserved.. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172599364000,
      "topparentid" : 3497375,
      "numberofpages" : 290,
      "sysconcepts" : "instructions ; ARM9E ; coprocessors ; exceptions ; memory ; rising edge ; monitor mode ; registers ; execution ; cycles ; signals ; arm ; core ; ARM state ; memory accesses ; transfers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3497375,
      "parentitem" : "5e8e2f16fd977155116a76da",
      "concepts" : "instructions ; ARM9E ; coprocessors ; exceptions ; memory ; rising edge ; monitor mode ; registers ; execution ; cycles ; signals ; arm ; core ; ARM state ; memory accesses ; transfers",
      "documenttype" : "pdf",
      "isattachment" : "3497375",
      "sysindexeddate" : 1648714950000,
      "permanentid" : "4cf26f2f51a0d12e7bd7f62c863102fc44df3085984a600ffa7c9d2440ad",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2f18fd977155116a77fb",
      "transactionid" : 861206,
      "title" : "ARM9E-S Technical Reference Manual ",
      "date" : 1648714949000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0165:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714949794810170,
      "sysisattachment" : "3497375",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497375,
      "size" : 1607937,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714946798,
      "syssize" : 1607937,
      "sysdate" : 1648714949000,
      "topparent" : "3497375",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3497375,
      "content_description" : "This document is the technical reference manual for the ARM9E-S.",
      "wordcount" : 2800,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714950000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714949794810170,
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM9E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "Excerpt" : "http://www.arm.com ... Copyright © 1999, 2000 ARM Limited. ... iii ... iv ... All rights reserved. ARM DDI 0165B Contents ... ARM9E-S Technical Reference Manual ... Chapter 1 ... 1-10",
    "FirstSentences" : "ARM9E-S (Rev 1) Technical Reference Manual Copyright © 1999, 2000 ARM Limited. All rights reserved. All rights reserved. ARM DDI 0165B ii ARM9E-S Technical Reference Manual Copyright © 1999, 2000 ..."
  }, {
    "title" : "Software programmed calibration sequence",
    "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "excerpt" : "Software programmed calibration sequence If DLL calibration is initiated by software by asserting the ... The DLL then brings the MPMCDLLCALIBACK signal HIGH and starts calibration.",
    "firstSentences" : "Software programmed calibration sequence If DLL calibration is initiated by software by asserting the MPMCDynamicControl DC field, the MPMCDLLCALIBREQ signal goes active. The DLL then brings the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
      "excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
        "document_number" : "ddi0269",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3482800",
        "sysurihash" : "Ec065vð5sQbtwB11",
        "urihash" : "Ec065vð5sQbtwB11",
        "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "systransactionid" : 864293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257282000,
        "topparentid" : 3482800,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372553000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150408000,
        "permanentid" : "e554f2e7292c9ebb47b2f0dce654696cf8662f4b749860a6771042c4d2f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fc988295d1e18d36f52",
        "transactionid" : 864293,
        "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649150408000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0269:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150408732815422,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1778,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150263514,
        "syssize" : 1778,
        "sysdate" : 1649150408000,
        "haslayout" : "1",
        "topparent" : "3482800",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3482800,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150408000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0269/a/?lang=en",
        "modified" : 1638977695000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150408732815422,
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
      "Excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "DLL implementations",
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "excerpt" : "DLL implementations DLL blocks can either perform voltage and temperature calibration continuously, or at ... The disadvantage of continuous calibration is that it can use considerable power.",
      "firstSentences" : "DLL implementations DLL blocks can either perform voltage and temperature calibration continuously, or at set intervals. The disadvantage of continuous calibration is that it can use considerable ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "document_number" : "ddi0269",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3482800",
          "sysurihash" : "Ec065vð5sQbtwB11",
          "urihash" : "Ec065vð5sQbtwB11",
          "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257282000,
          "topparentid" : 3482800,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372553000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150408000,
          "permanentid" : "e554f2e7292c9ebb47b2f0dce654696cf8662f4b749860a6771042c4d2f0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc988295d1e18d36f52",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649150408000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0269:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150408732815422,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1778,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150263514,
          "syssize" : 1778,
          "sysdate" : 1649150408000,
          "haslayout" : "1",
          "topparent" : "3482800",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3482800,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150408000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0269/a/?lang=en",
          "modified" : 1638977695000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150408732815422,
          "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "Excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DLL implementations ",
        "document_number" : "ddi0269",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3482800",
        "sysurihash" : "PuNlPMUfZPNb6ePU",
        "urihash" : "PuNlPMUfZPNb6ePU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
        "systransactionid" : 864296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257282000,
        "topparentid" : 3482800,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372553000,
        "sysconcepts" : "delay ; set intervals ; clock ; See Percent-of-clock ; reference ; calibration ; Read transfers ; reason recalibration ; considerable power ; architectures ; implementations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3482800,
        "parentitem" : "5e8e1fc988295d1e18d36f52",
        "concepts" : "delay ; set intervals ; clock ; See Percent-of-clock ; reference ; calibration ; Read transfers ; reason recalibration ; considerable power ; architectures ; implementations",
        "documenttype" : "html",
        "isattachment" : "3482800",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150567000,
        "permanentid" : "b7d4b8de1fc2813de6d51ad9e1a740829ea0a67fbd2bfa5f6795a903f009",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fcc88295d1e18d3720e",
        "transactionid" : 864296,
        "title" : "DLL implementations ",
        "products" : [ "DMA Controller" ],
        "date" : 1649150567000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0269:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150567246049111,
        "sysisattachment" : "3482800",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3482800,
        "size" : 762,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150263514,
        "syssize" : 762,
        "sysdate" : 1649150567000,
        "haslayout" : "1",
        "topparent" : "3482800",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3482800,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150567000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
        "modified" : 1638977695000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150567246049111,
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
        "syscollection" : "default"
      },
      "Title" : "DLL implementations",
      "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "Excerpt" : "DLL implementations DLL blocks can either perform voltage and temperature calibration continuously, or at ... The disadvantage of continuous calibration is that it can use considerable power.",
      "FirstSentences" : "DLL implementations DLL blocks can either perform voltage and temperature calibration continuously, or at set intervals. The disadvantage of continuous calibration is that it can use considerable ..."
    }, {
      "title" : "About the DLL",
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "excerpt" : "About the DLL DDR-SDRAM provides data strobe signals that are used to register read and write data. For every eight bits of data bus, there is an associated data strobe. ... Figure 12.1.",
      "firstSentences" : "About the DLL DDR-SDRAM provides data strobe signals that are used to register read and write data. For every eight bits of data bus, there is an associated data strobe. Each data strobe is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "document_number" : "ddi0269",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3482800",
          "sysurihash" : "Ec065vð5sQbtwB11",
          "urihash" : "Ec065vð5sQbtwB11",
          "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257282000,
          "topparentid" : 3482800,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372553000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150408000,
          "permanentid" : "e554f2e7292c9ebb47b2f0dce654696cf8662f4b749860a6771042c4d2f0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc988295d1e18d36f52",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649150408000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0269:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150408732815422,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1778,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150263514,
          "syssize" : 1778,
          "sysdate" : 1649150408000,
          "haslayout" : "1",
          "topparent" : "3482800",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3482800,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150408000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0269/a/?lang=en",
          "modified" : 1638977695000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150408732815422,
          "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "Excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "About the DLL ",
        "document_number" : "ddi0269",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3482800",
        "sysurihash" : "mJAKUGNp3gq4h7wp",
        "urihash" : "mJAKUGNp3gq4h7wp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
        "systransactionid" : 864295,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257282000,
        "topparentid" : 3482800,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372553000,
        "sysconcepts" : "data strobes ; signals ; timing diagram ; temperature ; chip ; amount ; DDR-SDRAM",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3482800,
        "parentitem" : "5e8e1fc988295d1e18d36f52",
        "concepts" : "data strobes ; signals ; timing diagram ; temperature ; chip ; amount ; DDR-SDRAM",
        "documenttype" : "html",
        "isattachment" : "3482800",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150489000,
        "permanentid" : "3333f55832b55f3744ce1dc3a7e4b8c9474f8975cc0f2dc311f60d6a4c5b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fcc88295d1e18d3720b",
        "transactionid" : 864295,
        "title" : "About the DLL ",
        "products" : [ "DMA Controller" ],
        "date" : 1649150489000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0269:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150489668920676,
        "sysisattachment" : "3482800",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3482800,
        "size" : 909,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150263514,
        "syssize" : 909,
        "sysdate" : 1649150489000,
        "haslayout" : "1",
        "topparent" : "3482800",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3482800,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150489000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
        "modified" : 1638977695000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150489668920676,
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
        "syscollection" : "default"
      },
      "Title" : "About the DLL",
      "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "Excerpt" : "About the DLL DDR-SDRAM provides data strobe signals that are used to register read and write data. For every eight bits of data bus, there is an associated data strobe. ... Figure 12.1.",
      "FirstSentences" : "About the DLL DDR-SDRAM provides data strobe signals that are used to register read and write data. For every eight bits of data bus, there is an associated data strobe. Each data strobe is ..."
    }, {
      "title" : "DLL calibration",
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "excerpt" : "DLL calibration The PrimeCell MPMC provides signals, MPMCDLLCALIBREQ and MPMCDLLCALIBACK, ... DLL calibration can be enabled by setting the MPMCDynamicControl, DLL Enable (DE) ... Figure 12.2.",
      "firstSentences" : "DLL calibration The PrimeCell MPMC provides signals, MPMCDLLCALIBREQ and MPMCDLLCALIBACK, that can be used by systems using a DLL block, see Figure 12.2. DLL calibration can be enabled by setting ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "document_number" : "ddi0269",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3482800",
          "sysurihash" : "Ec065vð5sQbtwB11",
          "urihash" : "Ec065vð5sQbtwB11",
          "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257282000,
          "topparentid" : 3482800,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372553000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150408000,
          "permanentid" : "e554f2e7292c9ebb47b2f0dce654696cf8662f4b749860a6771042c4d2f0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc988295d1e18d36f52",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649150408000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0269:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150408732815422,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1778,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150263514,
          "syssize" : 1778,
          "sysdate" : 1649150408000,
          "haslayout" : "1",
          "topparent" : "3482800",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3482800,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150408000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0269/a/?lang=en",
          "modified" : 1638977695000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150408732815422,
          "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "Excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "DLL calibration ",
        "document_number" : "ddi0269",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3482800",
        "sysurihash" : "J6d8Dpw0v5FcCy65",
        "urihash" : "J6d8Dpw0v5FcCy65",
        "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
        "systransactionid" : 864295,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257282000,
        "topparentid" : 3482800,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372553000,
        "sysconcepts" : "request signal ; goes active ; SDRAM ; PrimeCell ; memory ; MPMCDynamicControl ; self-refresh exit ; take",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3482800,
        "parentitem" : "5e8e1fc988295d1e18d36f52",
        "concepts" : "request signal ; goes active ; SDRAM ; PrimeCell ; memory ; MPMCDynamicControl ; self-refresh exit ; take",
        "documenttype" : "html",
        "isattachment" : "3482800",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150489000,
        "permanentid" : "27cd499066e045e7cd95646feb791b7ece1ead71944e98ba3de39224f359",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fcc88295d1e18d3720c",
        "transactionid" : 864295,
        "title" : "DLL calibration ",
        "products" : [ "DMA Controller" ],
        "date" : 1649150489000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0269:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150489496876954,
        "sysisattachment" : "3482800",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3482800,
        "size" : 1429,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150263514,
        "syssize" : 1429,
        "sysdate" : 1649150489000,
        "haslayout" : "1",
        "topparent" : "3482800",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3482800,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
        "wordcount" : 96,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150489000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
        "modified" : 1638977695000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150489496876954,
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
        "syscollection" : "default"
      },
      "Title" : "DLL calibration",
      "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "Excerpt" : "DLL calibration The PrimeCell MPMC provides signals, MPMCDLLCALIBREQ and MPMCDLLCALIBACK, ... DLL calibration can be enabled by setting the MPMCDynamicControl, DLL Enable (DE) ... Figure 12.2.",
      "FirstSentences" : "DLL calibration The PrimeCell MPMC provides signals, MPMCDLLCALIBREQ and MPMCDLLCALIBACK, that can be used by systems using a DLL block, see Figure 12.2. DLL calibration can be enabled by setting ..."
    } ],
    "totalNumberOfChildResults" : 257,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Software programmed calibration sequence ",
      "document_number" : "ddi0269",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3482800",
      "sysurihash" : "7cPx4koe5YTWbwaU",
      "urihash" : "7cPx4koe5YTWbwaU",
      "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
      "systransactionid" : 864296,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158257282000,
      "topparentid" : 3482800,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372553000,
      "sysconcepts" : "MPMCDLLCALIBACK signal ; calibration ; MPMCDynamicControl ; goes ; memory ; brought",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3482800,
      "parentitem" : "5e8e1fc988295d1e18d36f52",
      "concepts" : "MPMCDLLCALIBACK signal ; calibration ; MPMCDynamicControl ; goes ; memory ; brought",
      "documenttype" : "html",
      "isattachment" : "3482800",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150569000,
      "permanentid" : "90a4db8a453a651993bd0811ebbef730580324285e1461f8873dc4c8b0d3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1fcc88295d1e18d3720d",
      "transactionid" : 864296,
      "title" : "Software programmed calibration sequence ",
      "products" : [ "DMA Controller" ],
      "date" : 1649150569000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0269:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150569168333734,
      "sysisattachment" : "3482800",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3482800,
      "size" : 623,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150263514,
      "syssize" : 623,
      "sysdate" : 1649150569000,
      "haslayout" : "1",
      "topparent" : "3482800",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3482800,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
      "wordcount" : 46,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150569000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
      "modified" : 1638977695000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150569168333734,
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
      "syscollection" : "default"
    },
    "Title" : "Software programmed calibration sequence",
    "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "Excerpt" : "Software programmed calibration sequence If DLL calibration is initiated by software by asserting the ... The DLL then brings the MPMCDLLCALIBACK signal HIGH and starts calibration.",
    "FirstSentences" : "Software programmed calibration sequence If DLL calibration is initiated by software by asserting the MPMCDynamicControl DC field, the MPMCDLLCALIBREQ signal goes active. The DLL then brings the ..."
  }, {
    "title" : "AMBA APB signals",
    "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
    "excerpt" : "AMBA APB signals The PrimeCell SCI is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the APB signals have a P prefix and are active HIGH.",
    "firstSentences" : "AMBA APB signals The PrimeCell SCI is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the APB signals have a P prefix and are active HIGH. Active LOW signals ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
      "excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
        "document_number" : "ddi0148",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493377",
        "sysurihash" : "nuMl9fAkTRAS9gsE",
        "urihash" : "nuMl9fAkTRAS9gsE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "systransactionid" : 863676,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199456206000,
        "topparentid" : 3493377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374966000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080561000,
        "permanentid" : "de6160a535944cb784a7205172d8fc233e03dde0c09fae8899717204bfb4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2936fd977155116a67a4",
        "transactionid" : 863676,
        "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0148:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080561371050991,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1805,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080535505,
        "syssize" : 1805,
        "sysdate" : 1649080561000,
        "haslayout" : "1",
        "topparent" : "3493377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493377,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0148/b/?lang=en",
        "modified" : 1638974135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080561371050991,
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
      "Excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Clock signals",
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/clock-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
      "excerpt" : "Clock signals The PrimeCell SCI has two input clock signals, PCLK and SCIREFCLK. The SCIREFCLK frequency value should be selected in accordance with the chosen method of operation.",
      "firstSentences" : "Clock signals The PrimeCell SCI has two input clock signals, PCLK and SCIREFCLK. The SCIREFCLK frequency value should be selected in accordance with the chosen method of operation. For further ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "document_number" : "ddi0148",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493377",
          "sysurihash" : "nuMl9fAkTRAS9gsE",
          "urihash" : "nuMl9fAkTRAS9gsE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "systransactionid" : 863676,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199456206000,
          "topparentid" : 3493377,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374966000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080561000,
          "permanentid" : "de6160a535944cb784a7205172d8fc233e03dde0c09fae8899717204bfb4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2936fd977155116a67a4",
          "transactionid" : 863676,
          "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080561000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0148:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080561371050991,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080535505,
          "syssize" : 1805,
          "sysdate" : 1649080561000,
          "haslayout" : "1",
          "topparent" : "3493377",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493377,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080561000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0148/b/?lang=en",
          "modified" : 1638974135000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080561371050991,
          "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "Excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Clock signals ",
        "document_number" : "ddi0148",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493377",
        "sysurihash" : "PYcJldBnFIXKcP4O",
        "urihash" : "PYcJldBnFIXKcP4O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199456206000,
        "topparentid" : 3493377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374966000,
        "sysconcepts" : "frequencies ; clock signals ; chosen method ; constraints ; ARM PrimeCell ; transmission rates ; restraint ; accordance",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3493377,
        "parentitem" : "5e8e2936fd977155116a67a4",
        "concepts" : "frequencies ; clock signals ; chosen method ; constraints ; ARM PrimeCell ; transmission rates ; restraint ; accordance",
        "documenttype" : "html",
        "isattachment" : "3493377",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080655000,
        "permanentid" : "b337dc87511b0f63130da3928e22c17a712174669b950dec2b6e1517a429",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2937fd977155116a67c1",
        "transactionid" : 863678,
        "title" : "Clock signals ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080655000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0148:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080655363513857,
        "sysisattachment" : "3493377",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493377,
        "size" : 859,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/clock-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080535505,
        "syssize" : 859,
        "sysdate" : 1649080655000,
        "haslayout" : "1",
        "topparent" : "3493377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493377,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/clock-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0148/b/functional-overview/primecell-sci-operation/clock-signals?lang=en",
        "modified" : 1638974135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080655363513857,
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
        "syscollection" : "default"
      },
      "Title" : "Clock signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/clock-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/clock-signals",
      "Excerpt" : "Clock signals The PrimeCell SCI has two input clock signals, PCLK and SCIREFCLK. The SCIREFCLK frequency value should be selected in accordance with the chosen method of operation.",
      "FirstSentences" : "Clock signals The PrimeCell SCI has two input clock signals, PCLK and SCIREFCLK. The SCIREFCLK frequency value should be selected in accordance with the chosen method of operation. For further ..."
    }, {
      "title" : "Data transfer",
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/data-transfer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
      "excerpt" : "Data transfer Data rates The duration of a bit within a character is termed the elementary time unit (etu). The etu is set by programming the SCIBAUD and SCIVALUE registers.",
      "firstSentences" : "Data transfer Data rates The duration of a bit within a character is termed the elementary time unit (etu). The etu is set by programming the SCIBAUD and SCIVALUE registers. Value X BAUD rate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "document_number" : "ddi0148",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493377",
          "sysurihash" : "nuMl9fAkTRAS9gsE",
          "urihash" : "nuMl9fAkTRAS9gsE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "systransactionid" : 863676,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199456206000,
          "topparentid" : 3493377,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374966000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080561000,
          "permanentid" : "de6160a535944cb784a7205172d8fc233e03dde0c09fae8899717204bfb4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2936fd977155116a67a4",
          "transactionid" : 863676,
          "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080561000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0148:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080561371050991,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080535505,
          "syssize" : 1805,
          "sysdate" : 1649080561000,
          "haslayout" : "1",
          "topparent" : "3493377",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493377,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080561000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0148/b/?lang=en",
          "modified" : 1638974135000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080561371050991,
          "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "Excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Data transfer ",
        "document_number" : "ddi0148",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493377",
        "sysurihash" : "2I8ZJKMXIG1vsJKV",
        "urihash" : "2I8ZJKMXIG1vsJKV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199456206000,
        "topparentid" : 3493377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374966000,
        "sysconcepts" : "baud rate ; SCIVALUE registers ; etu ; Data transfer ; duration ; Smart Card ; ISO ; ATR ; ARM PrimeCell ; lower bound ; EMV standard",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3493377,
        "parentitem" : "5e8e2936fd977155116a67a4",
        "concepts" : "baud rate ; SCIVALUE registers ; etu ; Data transfer ; duration ; Smart Card ; ISO ; ATR ; ARM PrimeCell ; lower bound ; EMV standard",
        "documenttype" : "html",
        "isattachment" : "3493377",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080655000,
        "permanentid" : "f2a2b233023e4bf9c98ec34ab542b3fcad5d216bc74e00d6605500d120b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2937fd977155116a67c5",
        "transactionid" : 863678,
        "title" : "Data transfer ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080655000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0148:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080655282394292,
        "sysisattachment" : "3493377",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493377,
        "size" : 1648,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/data-transfer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080535505,
        "syssize" : 1648,
        "sysdate" : 1649080655000,
        "haslayout" : "1",
        "topparent" : "3493377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493377,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
        "wordcount" : 107,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/data-transfer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0148/b/functional-overview/primecell-sci-operation/data-transfer?lang=en",
        "modified" : 1638974135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080655282394292,
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
        "syscollection" : "default"
      },
      "Title" : "Data transfer",
      "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/functional-overview/primecell-sci-operation/data-transfer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/functional-overview/primecell-sci-operation/data-transfer",
      "Excerpt" : "Data transfer Data rates The duration of a bit within a character is termed the elementary time unit (etu). The etu is set by programming the SCIBAUD and SCIVALUE registers.",
      "FirstSentences" : "Data transfer Data rates The duration of a bit within a character is termed the elementary time unit (etu). The etu is set by programming the SCIBAUD and SCIVALUE registers. Value X BAUD rate ..."
    }, {
      "title" : "Signals to pads",
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
      "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
      "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
      "excerpt" : "Signals to pads Table A.3 describes the signals from the PrimeCell SCI to input\\/output pads of the chip. It is the responsibility of the user to make proper use of the peripheral pins to ...",
      "firstSentences" : "Signals to pads Table A.3 describes the signals from the PrimeCell SCI to input\\/output pads of the chip. It is the responsibility of the user to make proper use of the peripheral pins to meet the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "document_number" : "ddi0148",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493377",
          "sysurihash" : "nuMl9fAkTRAS9gsE",
          "urihash" : "nuMl9fAkTRAS9gsE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "systransactionid" : 863676,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199456206000,
          "topparentid" : 3493377,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374966000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080561000,
          "permanentid" : "de6160a535944cb784a7205172d8fc233e03dde0c09fae8899717204bfb4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2936fd977155116a67a4",
          "transactionid" : 863676,
          "title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080561000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0148:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080561371050991,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080535505,
          "syssize" : 1805,
          "sysdate" : 1649080561000,
          "haslayout" : "1",
          "topparent" : "3493377",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493377,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080561000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0148/b/?lang=en",
          "modified" : 1638974135000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080561371050991,
          "uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en",
        "Excerpt" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL130) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Signals to pads ",
        "document_number" : "ddi0148",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493377",
        "sysurihash" : "KfKYvIxeWNuRQ5VY",
        "urihash" : "KfKYvIxeWNuRQ5VY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199456206000,
        "topparentid" : 3493377,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374966000,
        "sysconcepts" : "PrimeCell SCI ; Input PAD ; Type Source ; interface requirements ; proper use ; output pads ; responsibility of the user ; destination",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3493377,
        "parentitem" : "5e8e2936fd977155116a67a4",
        "concepts" : "PrimeCell SCI ; Input PAD ; Type Source ; interface requirements ; proper use ; output pads ; responsibility of the user ; destination",
        "documenttype" : "html",
        "isattachment" : "3493377",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080655000,
        "permanentid" : "87e532a0440329526e7085f16dcb4a23ea0465b0819c8c23803480d313e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2938fd977155116a683b",
        "transactionid" : 863678,
        "title" : "Signals to pads ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080655000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0148:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080655216554392,
        "sysisattachment" : "3493377",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493377,
        "size" : 1117,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080535505,
        "syssize" : 1117,
        "sysdate" : 1649080655000,
        "haslayout" : "1",
        "topparent" : "3493377",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493377,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
        "wordcount" : 78,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080655000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads?lang=en",
        "modified" : 1638974135000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080655216554392,
        "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
        "syscollection" : "default"
      },
      "Title" : "Signals to pads",
      "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/signals-to-pads",
      "Excerpt" : "Signals to pads Table A.3 describes the signals from the PrimeCell SCI to input\\/output pads of the chip. It is the responsibility of the user to make proper use of the peripheral pins to ...",
      "FirstSentences" : "Signals to pads Table A.3 describes the signals from the PrimeCell SCI to input\\/output pads of the chip. It is the responsibility of the user to make proper use of the peripheral pins to meet the ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "AMBA APB signals ",
      "document_number" : "ddi0148",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3493377",
      "sysurihash" : "O1E3kiQlxXwðaNM7",
      "urihash" : "O1E3kiQlxXwðaNM7",
      "sysuri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1199456206000,
      "topparentid" : 3493377,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374966000,
      "sysconcepts" : "signals ; bus ; PrimeCell SCI ; clock ; slave ; decoder ; cycle",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3493377,
      "parentitem" : "5e8e2936fd977155116a67a4",
      "concepts" : "signals ; bus ; PrimeCell SCI ; clock ; slave ; decoder ; cycle",
      "documenttype" : "html",
      "isattachment" : "3493377",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080655000,
      "permanentid" : "b693c501e6c231c7d894ae997242a336fef77733a98d2f76c9628fcb00b8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2938fd977155116a6838",
      "transactionid" : 863678,
      "title" : "AMBA APB signals ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649080655000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0148:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080655432058037,
      "sysisattachment" : "3493377",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3493377,
      "size" : 1120,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080535505,
      "syssize" : 1120,
      "sysdate" : 1649080655000,
      "haslayout" : "1",
      "topparent" : "3493377",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3493377,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Smart Card Interface.",
      "wordcount" : 87,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080655000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals?lang=en",
      "modified" : 1638974135000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080655432058037,
      "uri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
      "syscollection" : "default"
    },
    "Title" : "AMBA APB signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0148/b/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0148/b/en/arm-primecell-smart-card-interface--pl130--signal-descriptions/amba-apb-signals",
    "Excerpt" : "AMBA APB signals The PrimeCell SCI is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the APB signals have a P prefix and are active HIGH.",
    "FirstSentences" : "AMBA APB signals The PrimeCell SCI is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the APB signals have a P prefix and are active HIGH. Active LOW signals ..."
  }, {
    "title" : "Introduction",
    "uri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "printableUri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "clickUri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/introduction",
    "excerpt" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple ... It contains the following sections: About the Cortex-A5 NEON MPE. Applications.",
    "firstSentences" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple Data (SIMD) media processing architecture. It contains the following sections: About the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "OFrFLQWJWM3Jj9OP",
        "urihash" : "OFrFLQWJWM3Jj9OP",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b2e",
        "transactionid" : 861288,
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992718539620,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4355,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968907,
        "syssize" : 4355,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992718539620,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "OFrFLQWJWM3Jj9OP",
        "urihash" : "OFrFLQWJWM3Jj9OP",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b2e",
        "transactionid" : 861288,
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992718539620,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4355,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968907,
        "syssize" : 4355,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992718539620,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Advanced SIMD and VFP feature identification registers",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "excerpt" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced ... Software can identify these extensions and the features they provide, using the ...",
      "firstSentences" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced SIMD and VFP extensions. Software can identify these extensions and the features they ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "100304",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815912",
          "sysurihash" : "OFrFLQWJWM3Jj9OP",
          "urihash" : "OFrFLQWJWM3Jj9OP",
          "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
          "systransactionid" : 861288,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432025775000,
          "topparentid" : 4815912,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304935000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718992000,
          "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd567cbfe76649ba52b2e",
          "transactionid" : 861288,
          "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648718992000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100304:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718992718539620,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4355,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718968907,
          "syssize" : 4355,
          "sysdate" : 1648718992000,
          "haslayout" : "1",
          "topparent" : "4815912",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815912,
          "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718992000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100304/0001/?lang=en",
          "modified" : 1636124095000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718992718539620,
          "uri" : "https://developer.arm.com/documentation/100304/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Advanced SIMD and VFP feature identification registers ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "h8W1ZrFaEYRM7hgL",
        "urihash" : "h8W1ZrFaEYRM7hgL",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "features ; extensions ; coprocessors ; identification registers ; CP11",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815912,
        "parentitem" : "5e7dd567cbfe76649ba52b2e",
        "concepts" : "features ; extensions ; coprocessors ; identification registers ; CP11",
        "documenttype" : "html",
        "isattachment" : "4815912",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "5d0b9a0830cd6bdcf4b0314949248ec25dc3a412789375822b1251313f31",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b3a",
        "transactionid" : 861288,
        "title" : "Advanced SIMD and VFP feature identification registers ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992676521739,
        "sysisattachment" : "4815912",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815912,
        "size" : 729,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968887,
        "syssize" : 729,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 57,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992676521739,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
        "syscollection" : "default"
      },
      "Title" : "Advanced SIMD and VFP feature identification registers",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "Excerpt" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced ... Software can identify these extensions and the features they provide, using the ...",
      "FirstSentences" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced SIMD and VFP extensions. Software can identify these extensions and the features they ..."
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "excerpt" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 ... Vector operations are not supported. ... Two access types are supported: RW Read and write. RO Read only.",
      "firstSentences" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 floating-point architecture, with version 2 of the Common VFP subarchitecture supports the following functionality: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "100304",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815912",
          "sysurihash" : "OFrFLQWJWM3Jj9OP",
          "urihash" : "OFrFLQWJWM3Jj9OP",
          "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
          "systransactionid" : 861288,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432025775000,
          "topparentid" : 4815912,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304935000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718992000,
          "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd567cbfe76649ba52b2e",
          "transactionid" : 861288,
          "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648718992000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100304:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718992718539620,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4355,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718968907,
          "syssize" : 4355,
          "sysdate" : 1648718992000,
          "haslayout" : "1",
          "topparent" : "4815912",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815912,
          "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718992000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100304/0001/?lang=en",
          "modified" : 1636124095000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718992718539620,
          "uri" : "https://developer.arm.com/documentation/100304/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "k8TL6ðeQY9RNCgGk",
        "urihash" : "k8TL6ðeQY9RNCgGk",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "vector operation ; Cortex ; Advanced SIMD ; identification registers ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; functionality ; subarchitecture",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815912,
        "parentitem" : "5e7dd567cbfe76649ba52b2e",
        "concepts" : "vector operation ; Cortex ; Advanced SIMD ; identification registers ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; functionality ; subarchitecture",
        "documenttype" : "html",
        "isattachment" : "4815912",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "b278f8d29283436f42c338a1ddeb0ad223346f97dbecebf66e9448829ff3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b39",
        "transactionid" : 861288,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992603507160,
        "sysisattachment" : "4815912",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815912,
        "size" : 949,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968887,
        "syssize" : 949,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/programmers-model/about-the-programmers-model?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992603507160,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "Excerpt" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 ... Vector operations are not supported. ... Two access types are supported: RW Read and write. RO Read only.",
      "FirstSentences" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 floating-point architecture, with version 2 of the Common VFP subarchitecture supports the following functionality: ..."
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Introduction ",
      "document_number" : "100304",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4815912",
      "sysurihash" : "OqsIIFSGk6zDKgtY",
      "urihash" : "OqsIIFSGk6zDKgtY",
      "sysuri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
      "systransactionid" : 861288,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1432025775000,
      "topparentid" : 4815912,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585304935000,
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 4815912,
      "parentitem" : "5e7dd567cbfe76649ba52b2e",
      "documenttype" : "html",
      "isattachment" : "4815912",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718992000,
      "permanentid" : "47f10af1f8f0ab384c4c6bdfb725c7187e8466e845c4d3542dab763decdb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd567cbfe76649ba52b33",
      "transactionid" : 861288,
      "title" : "Introduction ",
      "products" : [ "Cortex-A5" ],
      "date" : 1648718992000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100304:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718992797547953,
      "sysisattachment" : "4815912",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4815912,
      "size" : 269,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718968907,
      "syssize" : 269,
      "sysdate" : 1648718992000,
      "haslayout" : "1",
      "topparent" : "4815912",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4815912,
      "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
      "wordcount" : 28,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718992000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100304/0001/introduction?lang=en",
      "modified" : 1636124095000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718992797547953,
      "uri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
      "syscollection" : "default"
    },
    "Title" : "Introduction",
    "Uri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "ClickUri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/introduction",
    "Excerpt" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple ... It contains the following sections: About the Cortex-A5 NEON MPE. Applications.",
    "FirstSentences" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple Data (SIMD) media processing architecture. It contains the following sections: About the ..."
  }, {
    "title" : "Global configurability",
    "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "excerpt" : "Global configurability The size of the trace RAM is configurable. See the ETB11 Implementation Guide for more information. ... ETB11 must always use 32-bit trace RAM with ETM11RV.",
    "firstSentences" : "Global configurability The size of the trace RAM is configurable. See the ETB11 Implementation Guide for more information. Throughout this document ETB_ADDR_WIDTH refers to the address of the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETB11 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
      "excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ETB11 Technical Reference Manual ",
        "document_number" : "ddi0275",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488431",
        "sysurihash" : "5ZLy3KdQWDj0N3i1",
        "urihash" : "5ZLy3KdQWDj0N3i1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "systransactionid" : 863677,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756805000,
        "topparentid" : 3488431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373354000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080615000,
        "permanentid" : "99aaa390f0a7d36020aa123726ed19e32daad5bfb0006592a925c7952db0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22ea88295d1e18d377af",
        "transactionid" : 863677,
        "title" : "ETB11 Technical Reference Manual ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649080615000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0275:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080615366616493,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1975,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080519743,
        "syssize" : 1975,
        "sysdate" : 1649080615000,
        "haslayout" : "1",
        "topparent" : "3488431",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488431,
        "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
        "wordcount" : 157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080615000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0275/d/?lang=en",
        "modified" : 1638977990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080615366616493,
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "syscollection" : "default"
      },
      "Title" : "ETB11 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
      "Excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AHB transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "excerpt" : "AHB transfers This section describes: Read transfer Write transfer. AHB transfers Debug Visibility and Trace",
      "firstSentences" : "AHB transfers This section describes: Read transfer Write transfer. AHB transfers Debug Visibility and Trace",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETB11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ETB11 Technical Reference Manual ",
          "document_number" : "ddi0275",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488431",
          "sysurihash" : "5ZLy3KdQWDj0N3i1",
          "urihash" : "5ZLy3KdQWDj0N3i1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "systransactionid" : 863677,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756805000,
          "topparentid" : 3488431,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373354000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080615000,
          "permanentid" : "99aaa390f0a7d36020aa123726ed19e32daad5bfb0006592a925c7952db0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e22ea88295d1e18d377af",
          "transactionid" : 863677,
          "title" : "ETB11 Technical Reference Manual ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649080615000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0275:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080615366616493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080519743,
          "syssize" : 1975,
          "sysdate" : 1649080615000,
          "haslayout" : "1",
          "topparent" : "3488431",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488431,
          "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080615000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0275/d/?lang=en",
          "modified" : 1638977990000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080615366616493,
          "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETB11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "Excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "AHB transfers ",
        "document_number" : "ddi0275",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488431",
        "sysurihash" : "qTlNLRCVcFESeðNK",
        "urihash" : "qTlNLRCVcFESeðNK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1172756805000,
        "topparentid" : 3488431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373354000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 3488431,
        "parentitem" : "5e8e22ea88295d1e18d377af",
        "documenttype" : "html",
        "isattachment" : "3488431",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080644000,
        "permanentid" : "faea2ec05610d2b42efe1e8eaf1ff19de2644caa3fd9d89ffe0522ab19e5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22eb88295d1e18d377d6",
        "transactionid" : 863678,
        "title" : "AHB transfers ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649080644000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0275:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080644509639306,
        "sysisattachment" : "3488431",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488431,
        "size" : 108,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080519743,
        "syssize" : 108,
        "sysdate" : 1649080644000,
        "haslayout" : "1",
        "topparent" : "3488431",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488431,
        "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
        "wordcount" : 12,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080644000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0275/d/functional-description/ahb-transfers?lang=en",
        "modified" : 1638977990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080644509639306,
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
        "syscollection" : "default"
      },
      "Title" : "AHB transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers",
      "Excerpt" : "AHB transfers This section describes: Read transfer Write transfer. AHB transfers Debug Visibility and Trace",
      "FirstSentences" : "AHB transfers This section describes: Read transfer Write transfer. AHB transfers Debug Visibility and Trace"
    }, {
      "title" : "Test data registers",
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "excerpt" : "Test data registers There are two test data registers that can be connected between ... They are described in: Bypass Register Scan chain 0. ... Test data registers Debug Visibility and Trace",
      "firstSentences" : "Test data registers There are two test data registers that can be connected between DBGTDI and DBGTDO. They are described in: Bypass Register Scan chain 0. Bypass Register This is a single bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETB11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ETB11 Technical Reference Manual ",
          "document_number" : "ddi0275",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488431",
          "sysurihash" : "5ZLy3KdQWDj0N3i1",
          "urihash" : "5ZLy3KdQWDj0N3i1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "systransactionid" : 863677,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756805000,
          "topparentid" : 3488431,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373354000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080615000,
          "permanentid" : "99aaa390f0a7d36020aa123726ed19e32daad5bfb0006592a925c7952db0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e22ea88295d1e18d377af",
          "transactionid" : 863677,
          "title" : "ETB11 Technical Reference Manual ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649080615000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0275:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080615366616493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080519743,
          "syssize" : 1975,
          "sysdate" : 1649080615000,
          "haslayout" : "1",
          "topparent" : "3488431",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488431,
          "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080615000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0275/d/?lang=en",
          "modified" : 1638977990000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080615366616493,
          "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETB11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "Excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Test data registers ",
        "document_number" : "ddi0275",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488431",
        "sysurihash" : "RDKlzjvhWzFqDze5",
        "urihash" : "RDKlzjvhWzFqDze5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756805000,
        "topparentid" : 3488431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373354000,
        "sysconcepts" : "registers ; test data ; instruction ; Bypass ; controller ; accesses ; Scan ; parallel input ; transfers serial",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 3488431,
        "parentitem" : "5e8e22ea88295d1e18d377af",
        "concepts" : "registers ; test data ; instruction ; Bypass ; controller ; accesses ; Scan ; parallel input ; transfers serial",
        "documenttype" : "html",
        "isattachment" : "3488431",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080644000,
        "permanentid" : "7e183da6ae6acd45329adbfeba43931323179fc7b4b30421a0a2e59f2f4b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22eb88295d1e18d377cc",
        "transactionid" : 863678,
        "title" : "Test data registers ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649080644000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0275:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080644288482883,
        "sysisattachment" : "3488431",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488431,
        "size" : 1051,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080519743,
        "syssize" : 1051,
        "sysdate" : 1649080644000,
        "haslayout" : "1",
        "topparent" : "3488431",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488431,
        "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080644000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
        "modified" : 1638977990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080644288482883,
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
        "syscollection" : "default"
      },
      "Title" : "Test data registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/tap-controller/test-data-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/tap-controller/test-data-registers",
      "Excerpt" : "Test data registers There are two test data registers that can be connected between ... They are described in: Bypass Register Scan chain 0. ... Test data registers Debug Visibility and Trace",
      "FirstSentences" : "Test data registers There are two test data registers that can be connected between DBGTDI and DBGTDO. They are described in: Bypass Register Scan chain 0. Bypass Register This is a single bit ..."
    }, {
      "title" : "Read transfer",
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "excerpt" : "How the CReq, CAck, and HAck signals are produced is shown in Figure 2.8. ... Figure 2.10. Software read cycle with synchronous CLK and HCLK Read transfer Debug Visibility and Trace",
      "firstSentences" : "Read transfer Two types of read transfer are described: Asynchronous HCLK and CLK Synchronous HCLK and CLK. Asynchronous HCLK and CLK When HSEL goes HIGH, this indicates that an AHB transfer ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETB11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ETB11 Technical Reference Manual ",
          "document_number" : "ddi0275",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488431",
          "sysurihash" : "5ZLy3KdQWDj0N3i1",
          "urihash" : "5ZLy3KdQWDj0N3i1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "systransactionid" : 863677,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756805000,
          "topparentid" : 3488431,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373354000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080615000,
          "permanentid" : "99aaa390f0a7d36020aa123726ed19e32daad5bfb0006592a925c7952db0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e22ea88295d1e18d377af",
          "transactionid" : 863677,
          "title" : "ETB11 Technical Reference Manual ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649080615000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0275:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080615366616493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1975,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080519743,
          "syssize" : 1975,
          "sysdate" : 1649080615000,
          "haslayout" : "1",
          "topparent" : "3488431",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488431,
          "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080615000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0275/d/?lang=en",
          "modified" : 1638977990000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080615366616493,
          "uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETB11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en",
        "Excerpt" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETB11 Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Read transfer ",
        "document_number" : "ddi0275",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488431",
        "sysurihash" : "p0BRIwh3ñdEHQ0H5",
        "urihash" : "p0BRIwh3ñdEHQ0H5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756805000,
        "topparentid" : 3488431,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373354000,
        "sysconcepts" : "goes HIGH ; synchronization ; SBYPASS signal ; HADDR ; HSEL ; cycle ; software read ; rising edge ; Wait states ; pipelined nature ; bus master ; indicating ; MuxedData",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 3488431,
        "parentitem" : "5e8e22ea88295d1e18d377af",
        "concepts" : "goes HIGH ; synchronization ; SBYPASS signal ; HADDR ; HSEL ; cycle ; software read ; rising edge ; Wait states ; pipelined nature ; bus master ; indicating ; MuxedData",
        "documenttype" : "html",
        "isattachment" : "3488431",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080643000,
        "permanentid" : "88fbd60cf2b365e5f59baabbc6d8116a5444c257c1d57a614448f012be3b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e22eb88295d1e18d377d7",
        "transactionid" : 863678,
        "title" : "Read transfer ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649080643000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0275:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080643148787013,
        "sysisattachment" : "3488431",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488431,
        "size" : 2592,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080519743,
        "syssize" : 2592,
        "sysdate" : 1649080643000,
        "haslayout" : "1",
        "topparent" : "3488431",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488431,
        "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080643000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
        "modified" : 1638977990000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080643148787013,
        "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
        "syscollection" : "default"
      },
      "Title" : "Read transfer",
      "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/ahb-transfers/read-transfer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/ahb-transfers/read-transfer",
      "Excerpt" : "How the CReq, CAck, and HAck signals are produced is shown in Figure 2.8. ... Figure 2.10. Software read cycle with synchronous CLK and HCLK Read transfer Debug Visibility and Trace",
      "FirstSentences" : "Read transfer Two types of read transfer are described: Asynchronous HCLK and CLK Synchronous HCLK and CLK. Asynchronous HCLK and CLK When HSEL goes HIGH, this indicates that an AHB transfer ..."
    } ],
    "totalNumberOfChildResults" : 52,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Global configurability ",
      "document_number" : "ddi0275",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488431",
      "sysurihash" : "iyW0obrabm4sFXnz",
      "urihash" : "iyW0obrabm4sFXnz",
      "sysuri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172756805000,
      "topparentid" : 3488431,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373354000,
      "sysconcepts" : "trace RAM ; ETB ; ADDR ; configurability ; ETM11RV ; ETB11",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "attachmentparentid" : 3488431,
      "parentitem" : "5e8e22ea88295d1e18d377af",
      "concepts" : "trace RAM ; ETB ; ADDR ; configurability ; ETM11RV ; ETB11",
      "documenttype" : "html",
      "isattachment" : "3488431",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080644000,
      "permanentid" : "e81c4c4fc7cb801a61837cb31365643ee96760a05bd9a0bdd6c5dd20ac31",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e22eb88295d1e18d377c2",
      "transactionid" : 863678,
      "title" : "Global configurability ",
      "products" : [ "Debug Visibility and Trace" ],
      "date" : 1649080644000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0275:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080644540752615,
      "sysisattachment" : "3488431",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488431,
      "size" : 484,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080519743,
      "syssize" : 484,
      "sysdate" : 1649080644000,
      "haslayout" : "1",
      "topparent" : "3488431",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3488431,
      "content_description" : "This document is the technical reference manual for the ARM11 Embedded Trace Buffer (ETB11) r0p1.",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080644000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
      "modified" : 1638977990000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080644540752615,
      "uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
      "syscollection" : "default"
    },
    "Title" : "Global configurability",
    "Uri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0275/d/functional-description/functional-information/global-configurability?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0275/d/en/functional-description/functional-information/global-configurability",
    "Excerpt" : "Global configurability The size of the trace RAM is configurable. See the ETB11 Implementation Guide for more information. ... ETB11 must always use 32-bit trace RAM with ETM11RV.",
    "FirstSentences" : "Global configurability The size of the trace RAM is configurable. See the ETB11 Implementation Guide for more information. Throughout this document ETB_ADDR_WIDTH refers to the address of the ..."
  }, {
    "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "excerpt" : "",
    "firstSentences" : null,
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "document_number" : "ddi0228",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684372",
        "sysurihash" : "G5vn1IJxujfT0wJC",
        "urihash" : "G5vn1IJxujfT0wJC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "systransactionid" : 863677,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3684372,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080624000,
        "permanentid" : "4617f333ad03422111d1065c02ad5bcf27ec9716fac1c8cbcbd6d608b728",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905d",
        "transactionid" : 863677,
        "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080624000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0228:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080624049502151,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080527967,
        "syssize" : 227,
        "sysdate" : 1649080624000,
        "haslayout" : "1",
        "topparent" : "3684372",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684372,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080624000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0228/a/?lang=en",
        "modified" : 1638976581000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080624049502151,
        "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "Excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "document_number" : "ddi0228",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684372",
        "sysurihash" : "G5vn1IJxujfT0wJC",
        "urihash" : "G5vn1IJxujfT0wJC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "systransactionid" : 863677,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3684372,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080624000,
        "permanentid" : "4617f333ad03422111d1065c02ad5bcf27ec9716fac1c8cbcbd6d608b728",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905d",
        "transactionid" : 863677,
        "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080624000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0228:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080624049502151,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080527967,
        "syssize" : 227,
        "sysdate" : 1649080624000,
        "haslayout" : "1",
        "topparent" : "3684372",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684372,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080624000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0228/a/?lang=en",
        "modified" : 1638976581000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080624049502151,
        "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "Excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
      "document_number" : "ddi0228",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3684372",
      "sysurihash" : "Gwo47cIhcð2XgvYH",
      "urihash" : "Gwo47cIhcð2XgvYH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
      "systransactionid" : 863677,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3684372,
      "numberofpages" : 122,
      "sysconcepts" : "registers ; shows ; parity errors ; smart cards ; signals ; deactivation sequence ; PrimeCell SCI ; SCI ; sequence ; cards ; nSCIDATAOUTEN ; nSCICLKOUTEN ; assignment ; warm reset ; leading edges ; DMA controller",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3684372,
      "parentitem" : "5ed11e40ca06a95ce53f905d",
      "concepts" : "registers ; shows ; parity errors ; smart cards ; signals ; deactivation sequence ; PrimeCell SCI ; SCI ; sequence ; cards ; nSCIDATAOUTEN ; nSCICLKOUTEN ; assignment ; warm reset ; leading edges ; DMA controller",
      "documenttype" : "pdf",
      "isattachment" : "3684372",
      "sysindexeddate" : 1649080627000,
      "permanentid" : "23d6ec56661a51516b24134d63c1f226455fb848deeb51d83ec96818c444",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11e40ca06a95ce53f905f",
      "transactionid" : 863677,
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
      "date" : 1649080626000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0228:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080626960031814,
      "sysisattachment" : "3684372",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3684372,
      "size" : 1213749,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080529828,
      "syssize" : 1213749,
      "sysdate" : 1649080626000,
      "topparent" : "3684372",
      "label_version" : "1.0",
      "systopparentid" : 3684372,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
      "wordcount" : 1837,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080627000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080626960031814,
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "Excerpt" : "",
    "FirstSentences" : null
  }, {
    "title" : "PSA Cryptography API 1.0",
    "uri" : "https://developer.arm.com/documentation/ihi0086/a/en/pdf/IHI0086-PSA_Cryptography_API-1.0.1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0086/a/en/pdf/IHI0086-PSA_Cryptography_API-1.0.1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fae7799ca04df4095c1cab0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/a/en/pdf/IHI0086-PSA_Cryptography_API-1.0.1.pdf",
    "excerpt" : "Optional isolation Choice of algorithms ... Network Credentials ... Device Pairing ... Secure Boot ... Attestation ... Factory Provisioning ... Functionality overview ... IHI 0086 ... 1.0.1",
    "firstSentences" : "Document number: Release Quality: Issue Number: Con dentiality: Date of Issue: IHI 0086 Final 1 Non-con dential 27/08/2020 PSA Cryptography API 1.0 Copyright © 2018-2020, Arm Limited. All rights ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PSA Cryptography API 1.0",
      "uri" : "https://developer.arm.com/documentation/ihi0086/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0086/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0086/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/a/en",
      "excerpt" : "PSA Cryptography API 1.0 This document is only available in a PDF version. Click Download to view. PSA Cryptography API 1.0 Platform Security Architecture",
      "firstSentences" : "PSA Cryptography API 1.0 This document is only available in a PDF version. Click Download to view. PSA Cryptography API 1.0 Platform Security Architecture",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "PSA Cryptography API 1.0 ",
        "document_number" : "ihi0086",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "4275068",
        "sysurihash" : "6xdh8yAñLx4IoIc5",
        "urihash" : "6xdh8yAñLx4IoIc5",
        "sysuri" : "https://developer.arm.com/documentation/ihi0086/a/en",
        "systransactionid" : 1003661,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1603354392000,
        "topparentid" : 4275068,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1605269401000,
        "sysconcepts" : "Cryptography API",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "concepts" : "Cryptography API",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1666604039000,
        "permanentid" : "66efcc4a0ebb6e0077995bd61aca3aa4e0b41313a69a7e77f25a70b605f3",
        "syslanguage" : [ "English" ],
        "itemid" : "5fae7799ca04df4095c1caae",
        "transactionid" : 1003661,
        "title" : "PSA Cryptography API 1.0 ",
        "products" : [ "Platform Security Architecture" ],
        "date" : 1666604039000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0086:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666604039720740445,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0086/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666604019419,
        "syssize" : 154,
        "sysdate" : 1666604039000,
        "haslayout" : "1",
        "topparent" : "4275068",
        "label_version" : "1.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4275068,
        "content_description" : "The PSA Cryptographic API (Crypto API) described in this document is an important PSA component that provides a portable interface to cryptographic operations on a wide range of hardware.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666604039000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0086/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0086/a/?lang=en",
        "modified" : 1645025502000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1666604039720740445,
        "uri" : "https://developer.arm.com/documentation/ihi0086/a/en",
        "syscollection" : "default"
      },
      "Title" : "PSA Cryptography API 1.0",
      "Uri" : "https://developer.arm.com/documentation/ihi0086/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0086/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0086/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/a/en",
      "Excerpt" : "PSA Cryptography API 1.0 This document is only available in a PDF version. Click Download to view. PSA Cryptography API 1.0 Platform Security Architecture",
      "FirstSentences" : "PSA Cryptography API 1.0 This document is only available in a PDF version. Click Download to view. PSA Cryptography API 1.0 Platform Security Architecture"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "PSA Cryptography API 1.0 ",
      "document_number" : "ihi0086",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "4275068",
      "sysurihash" : "yKnE9jblmDtzLeHf",
      "urihash" : "yKnE9jblmDtzLeHf",
      "sysuri" : "https://developer.arm.com/documentation/ihi0086/a/en/pdf/IHI0086-PSA_Cryptography_API-1.0.1.pdf",
      "systransactionid" : 861204,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1603354392000,
      "topparentid" : 4275068,
      "numberofpages" : 260,
      "sysconcepts" : "implementations ; psa ; error code ; speci cations ; algorithms ; applications ; failure ; previously initialized ; encryption ; documentation ; key types ; alg ; initialization ; implementation-de ned ; decryption ; bu",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
      "attachmentparentid" : 4275068,
      "parentitem" : "5fae7799ca04df4095c1caae",
      "concepts" : "implementations ; psa ; error code ; speci cations ; algorithms ; applications ; failure ; previously initialized ; encryption ; documentation ; key types ; alg ; initialization ; implementation-de ned ; decryption ; bu",
      "documenttype" : "pdf",
      "isattachment" : "4275068",
      "sysindexeddate" : 1648714813000,
      "permanentid" : "1b2382fff5b21c348edd168260e844f333b4050555f67f09480d400dfec6",
      "syslanguage" : [ "English" ],
      "itemid" : "5fae7799ca04df4095c1cab0",
      "transactionid" : 861204,
      "title" : "PSA Cryptography API 1.0 ",
      "date" : 1648714813000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0086:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714813076437800,
      "sysisattachment" : "4275068",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4275068,
      "size" : 1056676,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fae7799ca04df4095c1cab0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714810992,
      "syssize" : 1056676,
      "sysdate" : 1648714813000,
      "topparent" : "4275068",
      "label_version" : "1.0.1",
      "systopparentid" : 4275068,
      "content_description" : "The PSA Cryptographic API (Crypto API) described in this document is an important PSA component that provides a portable interface to cryptographic operations on a wide range of hardware.",
      "wordcount" : 2997,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714813000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fae7799ca04df4095c1cab0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714813076437800,
      "uri" : "https://developer.arm.com/documentation/ihi0086/a/en/pdf/IHI0086-PSA_Cryptography_API-1.0.1.pdf",
      "syscollection" : "default"
    },
    "Title" : "PSA Cryptography API 1.0",
    "Uri" : "https://developer.arm.com/documentation/ihi0086/a/en/pdf/IHI0086-PSA_Cryptography_API-1.0.1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0086/a/en/pdf/IHI0086-PSA_Cryptography_API-1.0.1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fae7799ca04df4095c1cab0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0086/a/en/pdf/IHI0086-PSA_Cryptography_API-1.0.1.pdf",
    "Excerpt" : "Optional isolation Choice of algorithms ... Network Credentials ... Device Pairing ... Secure Boot ... Attestation ... Factory Provisioning ... Functionality overview ... IHI 0086 ... 1.0.1",
    "FirstSentences" : "Document number: Release Quality: Issue Number: Con dentiality: Date of Issue: IHI 0086 Final 1 Non-con dential 27/08/2020 PSA Cryptography API 1.0 Copyright © 2018-2020, Arm Limited. All rights ..."
  }, {
    "title" : "Arm Cortex-A75 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Cortex®-A75 Core Revision: r3p1 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 100403_0301_00_en Arm® Cortex®-A75 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "aDnxwI5CiqhpJa6E",
        "urihash" : "aDnxwI5CiqhpJa6E",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09efa3736a0d2e8627db",
        "transactionid" : 861336,
        "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253425500263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4446,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 4446,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253425500263,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "aDnxwI5CiqhpJa6E",
        "urihash" : "aDnxwI5CiqhpJa6E",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09efa3736a0d2e8627db",
        "transactionid" : 861336,
        "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253425500263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4446,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 4446,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253425500263,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Load/Store accesses crossing page boundaries",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load ... Crossing a page boundary with different memory types or shareability attributes The ...",
      "firstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "document_number" : "100403",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817213",
          "sysurihash" : "aDnxwI5CiqhpJa6E",
          "urihash" : "aDnxwI5CiqhpJa6E",
          "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
          "systransactionid" : 861336,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532938753000,
          "topparentid" : 4817213,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721253000,
          "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09efa3736a0d2e8627db",
          "transactionid" : 861336,
          "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1648721253000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100403:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721253425500263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4446,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721245322,
          "syssize" : 4446,
          "sysdate" : 1648721253000,
          "haslayout" : "1",
          "topparent" : "4817213",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817213,
          "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721253000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100403/0301/?lang=en",
          "modified" : 1636361492000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721253425500263,
          "uri" : "https://developer.arm.com/documentation/100403/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Load/Store accesses crossing page boundaries ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "DyN1v0modb3fG9CK",
        "urihash" : "DyN1v0modb3fG9CK",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "memory types ; boundaries ; loads ; accesses ; stores ; constrained unpredictable ; architecture profile ; Reference Manual Armv8 ; alignment fault",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817213,
        "parentitem" : "5e7e09efa3736a0d2e8627db",
        "concepts" : "memory types ; boundaries ; loads ; accesses ; stores ; constrained unpredictable ; architecture profile ; Reference Manual Armv8 ; alignment fault",
        "documenttype" : "html",
        "isattachment" : "4817213",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "24aafd705c06a6f578ef21f549b0af7b73cdaf636c7859159966e34760f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c6b",
        "transactionid" : 861336,
        "title" : "Load/Store accesses crossing page boundaries ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253405306581,
        "sysisattachment" : "4817213",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817213,
        "size" : 1691,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 1691,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253405306581,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
        "syscollection" : "default"
      },
      "Title" : "Load/Store accesses crossing page boundaries",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "Excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load ... Crossing a page boundary with different memory types or shareability attributes The ...",
      "FirstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ..."
    }, {
      "title" : "TRCACVRn, Address Comparator Value Registers 0-7",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "excerpt" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register.",
      "firstSentences" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register. Figure D10-2 TRCACVRn bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "document_number" : "100403",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817213",
          "sysurihash" : "aDnxwI5CiqhpJa6E",
          "urihash" : "aDnxwI5CiqhpJa6E",
          "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
          "systransactionid" : 861336,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532938753000,
          "topparentid" : 4817213,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721253000,
          "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09efa3736a0d2e8627db",
          "transactionid" : 861336,
          "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1648721253000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100403:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721253425500263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4446,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721245322,
          "syssize" : 4446,
          "sysdate" : 1648721253000,
          "haslayout" : "1",
          "topparent" : "4817213",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817213,
          "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721253000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100403/0301/?lang=en",
          "modified" : 1636361492000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721253425500263,
          "uri" : "https://developer.arm.com/documentation/100403/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "TRCACVRn, Address Comparator Value Registers 0-7 ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "4EHrñf3nLly9Y21k",
        "urihash" : "4EHrñf3nLly9Y21k",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "address comparators ; TRCACVRn ; Reference Manual Armv8 ; Figure D10 ; interface ; register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817213,
        "parentitem" : "5e7e09efa3736a0d2e8627db",
        "concepts" : "address comparators ; TRCACVRn ; Reference Manual Armv8 ; Figure D10 ; interface ; register",
        "documenttype" : "html",
        "isattachment" : "4817213",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "10b7c383579c3ee1074602ed8840ac053cb932bf0db750a80abdaa22d1b1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c1d",
        "transactionid" : 861336,
        "title" : "TRCACVRn, Address Comparator Value Registers 0-7 ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253385491989,
        "sysisattachment" : "4817213",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817213,
        "size" : 576,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245166,
        "syssize" : 576,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253385491989,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
        "syscollection" : "default"
      },
      "Title" : "TRCACVRn, Address Comparator Value Registers 0-7",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "Excerpt" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register.",
      "FirstSentences" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register. Figure D10-2 TRCACVRn bit ..."
    } ],
    "totalNumberOfChildResults" : 598,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
      "document_number" : "100403",
      "document_version" : "0301",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4817213",
      "sysauthor" : "ARM",
      "sysurihash" : "Wd3IrBðioOYd0nvA",
      "urihash" : "Wd3IrBðioOYd0nvA",
      "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A75",
      "systransactionid" : 861336,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1532938753000,
      "topparentid" : 4817213,
      "numberofpages" : 826,
      "sysconcepts" : "registers ; functional groups ; instructions ; architecture profile ; translations ; A75 cores ; Reference Manual Armv8 ; cores ; exception levels ; EL1 ; configurations ; arm ; Cortex ; reset ; Non-secure states ; assignments",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
      "attachmentparentid" : 4817213,
      "parentitem" : "5e7e09efa3736a0d2e8627db",
      "concepts" : "registers ; functional groups ; instructions ; architecture profile ; translations ; A75 cores ; Reference Manual Armv8 ; cores ; exception levels ; EL1 ; configurations ; arm ; Cortex ; reset ; Non-secure states ; assignments",
      "documenttype" : "pdf",
      "isattachment" : "4817213",
      "sysindexeddate" : 1648721256000,
      "permanentid" : "ecd0ad7956a6b3e1d37045182c0917857cdc6885f096faebe6fa0674cc4f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e09f6a3736a0d2e862e90",
      "transactionid" : 861336,
      "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®‑A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1648721255000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100403:0301:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648721255560673396,
      "sysisattachment" : "4817213",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4817213,
      "size" : 3276984,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648721250787,
      "syssubject" : "This Technical Reference Manual is for the Cortex®‑A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 3276984,
      "sysdate" : 1648721255000,
      "topparent" : "4817213",
      "author" : "ARM",
      "label_version" : "r3p1",
      "systopparentid" : 4817213,
      "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5528,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648721256000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648721255560673396,
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Cortex®-A75 Core Revision: r3p1 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 100403_0301_00_en Arm® Cortex®-A75 Core Technical ..."
  }, {
    "title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta",
    "uri" : "https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60af72bae022752339b44aa8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
    "excerpt" : "5.2.2 fwu_begin_staging ... 5.2.5 fwu_open ... 5.2.6 fwu_write_stream ... 5.2.7 fwu_read_stream ... 5.2.8 fwu_commit ... 5.2.9 fwu_accept_image ... 5.2.10 fwu_select_previous ... Return status",
    "firstSentences" : "Platform Security Firmware Update for the A-proﬁle Arm Architecture 1.0BET0 Notice This document is a Beta version of a speciﬁcation undergoing review by Arm partners. It is provided to give ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta",
      "uri" : "https://developer.arm.com/documentation/den0118/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0118/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0118/a/en",
      "excerpt" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view. Platform Security Firmware Update for the A- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta ",
        "document_number" : "den0118",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "5043285",
        "sysurihash" : "FQlWA514jIOFkfvl",
        "urihash" : "FQlWA514jIOFkfvl",
        "sysuri" : "https://developer.arm.com/documentation/den0118/a/en",
        "systransactionid" : 861203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1622073660000,
        "topparentid" : 5043285,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622110906000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648714751000,
        "permanentid" : "5b66ad7e9dd89efe018e07cfdf7e58fa4c6caf474dbe6ebf491cb523f7fa",
        "syslanguage" : [ "English" ],
        "itemid" : "60af72bae022752339b44aa6",
        "transactionid" : 861203,
        "title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta ",
        "products" : [ "Platform security" ],
        "date" : 1648714751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0118:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "kernelDevelopers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1648714751870428356,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 239,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714741319,
        "syssize" : 239,
        "sysdate" : 1648714751000,
        "haslayout" : "1",
        "topparent" : "5043285",
        "label_version" : "1.0BET0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043285,
        "content_description" : "This document defines the standard infrastructure to enable robust FW updates on A-class products.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0118/a/?lang=en",
        "modified" : 1645021343000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714751870428356,
        "uri" : "https://developer.arm.com/documentation/den0118/a/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta",
      "Uri" : "https://developer.arm.com/documentation/den0118/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0118/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0118/a/en",
      "Excerpt" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view. Platform Security Firmware Update for the A- ..."
    },
    "childResults" : [ {
      "title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta",
      "uri" : "https://developer.arm.com/documentation/den0118/a/en",
      "printableUri" : "https://developer.arm.com/documentation/den0118/a/en",
      "clickUri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0118/a/en",
      "excerpt" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view. Platform Security Firmware Update for the A- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta ",
        "document_number" : "den0118",
        "document_version" : "a",
        "content_type" : "archDoc",
        "systopparent" : "5043285",
        "sysurihash" : "FQlWA514jIOFkfvl",
        "urihash" : "FQlWA514jIOFkfvl",
        "sysuri" : "https://developer.arm.com/documentation/den0118/a/en",
        "systransactionid" : 861203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1622073660000,
        "topparentid" : 5043285,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1622110906000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648714751000,
        "permanentid" : "5b66ad7e9dd89efe018e07cfdf7e58fa4c6caf474dbe6ebf491cb523f7fa",
        "syslanguage" : [ "English" ],
        "itemid" : "60af72bae022752339b44aa6",
        "transactionid" : 861203,
        "title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta ",
        "products" : [ "Platform security" ],
        "date" : 1648714751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0118:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "kernelDevelopers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1648714751870428356,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 239,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714741319,
        "syssize" : 239,
        "sysdate" : 1648714751000,
        "haslayout" : "1",
        "topparent" : "5043285",
        "label_version" : "1.0BET0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043285,
        "content_description" : "This document defines the standard infrastructure to enable robust FW updates on A-class products.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0118/a/?lang=en",
        "modified" : 1645021343000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714751870428356,
        "uri" : "https://developer.arm.com/documentation/den0118/a/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta",
      "Uri" : "https://developer.arm.com/documentation/den0118/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0118/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0118/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0118/a/en",
      "Excerpt" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta This document is only available in a PDF version. Click Download to view. Platform Security Firmware Update for the A- ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta ",
      "document_number" : "den0118",
      "document_version" : "a",
      "content_type" : "archDoc",
      "systopparent" : "5043285",
      "sysurihash" : "RðAcI1gYCXX55Qoñ",
      "urihash" : "RðAcI1gYCXX55Qoñ",
      "sysuri" : "https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
      "systransactionid" : 861203,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1622073660000,
      "topparentid" : 5043285,
      "numberofpages" : 46,
      "sysconcepts" : "client ; images ; banks ; platform ; shared buffer ; Staging states ; acceptance ; anti-rollback counter ; arm ; PSA Certified ; Licensee ; state variables ; Subsidiaries ; platform designs ; boot procedure ; third parties",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
      "attachmentparentid" : 5043285,
      "parentitem" : "60af72bae022752339b44aa6",
      "concepts" : "client ; images ; banks ; platform ; shared buffer ; Staging states ; acceptance ; anti-rollback counter ; arm ; PSA Certified ; Licensee ; state variables ; Subsidiaries ; platform designs ; boot procedure ; third parties",
      "documenttype" : "pdf",
      "isattachment" : "5043285",
      "sysindexeddate" : 1648714752000,
      "permanentid" : "ede621440c00a92d2862c529a5d1415ddf3e4d23f64b045e6ec944a7704e",
      "syslanguage" : [ "English" ],
      "itemid" : "60af72bae022752339b44aa8",
      "transactionid" : 861203,
      "title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta ",
      "date" : 1648714752000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0118:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Kernel Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "kernelDevelopers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1648714752077970326,
      "sysisattachment" : "5043285",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5043285,
      "size" : 481823,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60af72bae022752339b44aa8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714742875,
      "syssize" : 481823,
      "sysdate" : 1648714752000,
      "topparent" : "5043285",
      "label_version" : "1.0BET0",
      "systopparentid" : 5043285,
      "content_description" : "This document defines the standard infrastructure to enable robust FW updates on A-class products.",
      "wordcount" : 1342,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714752000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60af72bae022752339b44aa8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714752077970326,
      "uri" : "https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Platform Security Firmware Update for the A-profile Arm Architecture Beta",
    "Uri" : "https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60af72bae022752339b44aa8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0118/a/en/pdf/FWU-PSA-A_DEN0118_1.0BET0.pdf",
    "Excerpt" : "5.2.2 fwu_begin_staging ... 5.2.5 fwu_open ... 5.2.6 fwu_write_stream ... 5.2.7 fwu_read_stream ... 5.2.8 fwu_commit ... 5.2.9 fwu_accept_image ... 5.2.10 fwu_select_previous ... Return status",
    "FirstSentences" : "Platform Security Firmware Update for the A-proﬁle Arm Architecture 1.0BET0 Notice This document is a Beta version of a speciﬁcation undergoing review by Arm partners. It is provided to give ..."
  }, {
    "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2c7588295d1e18d38b5f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "excerpt" : "However, all warranties implied or expressed, including but not limited to implied ... Confidentiality Status ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright © 1999-2001 ARM Limited. All rights reserved. ARM DDI 0159D ii Date ARM PrimeCell SDRAM Controller (PL170) Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
      "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
      "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
        "document_number" : "ddi0159",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495200",
        "sysurihash" : "is4JcXu2FOf9xLey",
        "urihash" : "is4JcXu2FOf9xLey",
        "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599589000,
        "topparentid" : 3495200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375796000,
        "sysconcepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714697000,
        "permanentid" : "b2bd25e5c6c1c86b09a43a8749e6632365979d98e14c0cea611b592bc1fd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c7488295d1e18d38b2f",
        "transactionid" : 861201,
        "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648714697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0159:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714697678138591,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2715,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714693690,
        "syssize" : 2715,
        "sysdate" : 1648714697000,
        "haslayout" : "1",
        "topparent" : "3495200",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495200,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
        "wordcount" : 204,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0159/d/?lang=en",
        "modified" : 1638974420000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714697678138591,
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
      "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
      "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Commands",
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/command-descriptions/commands?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "excerpt" : "Commands The SDRAM contoller engine supports the commands shown in Table B.1. Mnemonic Operation ACT Opens an SDRAM row. REF CAS before RAS style refresh. SREF Self refresh.",
      "firstSentences" : "Commands The SDRAM contoller engine supports the commands shown in Table B.1. Mnemonic Operation ACT Opens an SDRAM row. REF CAS before RAS style refresh. SREF Self refresh. PRE Precharge, closes ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "document_number" : "ddi0159",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495200",
          "sysurihash" : "is4JcXu2FOf9xLey",
          "urihash" : "is4JcXu2FOf9xLey",
          "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599589000,
          "topparentid" : 3495200,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375796000,
          "sysconcepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714697000,
          "permanentid" : "b2bd25e5c6c1c86b09a43a8749e6632365979d98e14c0cea611b592bc1fd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c7488295d1e18d38b2f",
          "transactionid" : 861201,
          "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648714697000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0159:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714697678138591,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2715,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714693690,
          "syssize" : 2715,
          "sysdate" : 1648714697000,
          "haslayout" : "1",
          "topparent" : "3495200",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495200,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
          "wordcount" : 204,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0159/d/?lang=en",
          "modified" : 1638974420000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714697678138591,
          "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Commands ",
        "document_number" : "ddi0159",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495200",
        "sysurihash" : "ñyjEgNkascclTCok",
        "urihash" : "ñyjEgNkascclTCok",
        "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599589000,
        "topparentid" : 3495200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375796000,
        "sysconcepts" : "open row ; precharge ; SREF Self ; RAS style ; contoller engine ; WRA ; bank ; commands",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495200,
        "parentitem" : "5e8e2c7488295d1e18d38b2f",
        "concepts" : "open row ; precharge ; SREF Self ; RAS style ; contoller engine ; WRA ; bank ; commands",
        "documenttype" : "html",
        "isattachment" : "3495200",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714698000,
        "permanentid" : "efef2686598f3bae0edbf5e5bd3733c744dc8556c91fd9a1976c8de3ee26",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c7588295d1e18d38b5d",
        "transactionid" : 861201,
        "title" : "Commands ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648714698000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0159:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714698311172683,
        "sysisattachment" : "3495200",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495200,
        "size" : 567,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/command-descriptions/commands?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714693690,
        "syssize" : 567,
        "sysdate" : 1648714698000,
        "haslayout" : "1",
        "topparent" : "3495200",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495200,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714698000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/command-descriptions/commands?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0159/d/command-descriptions/commands?lang=en",
        "modified" : 1638974420000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714698311172683,
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
        "syscollection" : "default"
      },
      "Title" : "Commands",
      "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/command-descriptions/commands?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "Excerpt" : "Commands The SDRAM contoller engine supports the commands shown in Table B.1. Mnemonic Operation ACT Opens an SDRAM row. REF CAS before RAS style refresh. SREF Self refresh.",
      "FirstSentences" : "Commands The SDRAM contoller engine supports the commands shown in Table B.1. Mnemonic Operation ACT Opens an SDRAM row. REF CAS before RAS style refresh. SREF Self refresh. PRE Precharge, closes ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter provides an overview of the ARM PrimeCell SDRAM Controller ( ... It contains the following sections: Overview of a Primecell SDRAM, ASIC\\/ASSP, ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter provides an overview of the ARM PrimeCell SDRAM Controller (PL170). It contains the following sections: Overview of a Primecell SDRAM, ASIC\\/ASSP, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "document_number" : "ddi0159",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495200",
          "sysurihash" : "is4JcXu2FOf9xLey",
          "urihash" : "is4JcXu2FOf9xLey",
          "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599589000,
          "topparentid" : 3495200,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375796000,
          "sysconcepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714697000,
          "permanentid" : "b2bd25e5c6c1c86b09a43a8749e6632365979d98e14c0cea611b592bc1fd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c7488295d1e18d38b2f",
          "transactionid" : 861201,
          "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648714697000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0159:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714697678138591,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2715,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714693690,
          "syssize" : 2715,
          "sysdate" : 1648714697000,
          "haslayout" : "1",
          "topparent" : "3495200",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495200,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
          "wordcount" : 204,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0159/d/?lang=en",
          "modified" : 1638974420000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714697678138591,
          "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0159",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495200",
        "sysurihash" : "1PjpvtZlHWno0AW1",
        "urihash" : "1PjpvtZlHWno0AW1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599589000,
        "topparentid" : 3495200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375796000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495200,
        "parentitem" : "5e8e2c7488295d1e18d38b2f",
        "documenttype" : "html",
        "isattachment" : "3495200",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714698000,
        "permanentid" : "827a651e36bd0529eaef790e273da2f590079352c3b4d1c3ca0c0f981554",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c7588295d1e18d38b40",
        "transactionid" : 861201,
        "title" : "Functional Overview ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648714698000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0159:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714698270301768,
        "sysisattachment" : "3495200",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495200,
        "size" : 307,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714693690,
        "syssize" : 307,
        "sysdate" : 1648714698000,
        "haslayout" : "1",
        "topparent" : "3495200",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495200,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714698000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0159/d/functional-overview?lang=en",
        "modified" : 1638974420000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714698270301768,
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter provides an overview of the ARM PrimeCell SDRAM Controller ( ... It contains the following sections: Overview of a Primecell SDRAM, ASIC\\/ASSP, ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter provides an overview of the ARM PrimeCell SDRAM Controller (PL170). It contains the following sections: Overview of a Primecell SDRAM, ASIC\\/ASSP, ..."
    }, {
      "title" : "Pad interface",
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "excerpt" : "Pad interface All data and control signals must be passed synchronously to the SDRAMs. Resynchronization from the ASIC clock domain to the external bus clock domain is achieved in this ...",
      "firstSentences" : "Pad interface All data and control signals must be passed synchronously to the SDRAMs. Resynchronization from the ASIC clock domain to the external bus clock domain is achieved in this block. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "document_number" : "ddi0159",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495200",
          "sysurihash" : "is4JcXu2FOf9xLey",
          "urihash" : "is4JcXu2FOf9xLey",
          "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599589000,
          "topparentid" : 3495200,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375796000,
          "sysconcepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714697000,
          "permanentid" : "b2bd25e5c6c1c86b09a43a8749e6632365979d98e14c0cea611b592bc1fd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c7488295d1e18d38b2f",
          "transactionid" : 861201,
          "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648714697000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0159:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714697678138591,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2715,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714693690,
          "syssize" : 2715,
          "sysdate" : 1648714697000,
          "haslayout" : "1",
          "topparent" : "3495200",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495200,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
          "wordcount" : 204,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0159/d/?lang=en",
          "modified" : 1638974420000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714697678138591,
          "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Pad interface ",
        "document_number" : "ddi0159",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495200",
        "sysurihash" : "YuEvoc8dñw7oJWEW",
        "urihash" : "YuEvoc8dñw7oJWEW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599589000,
        "topparentid" : 3495200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375796000,
        "sysconcepts" : "clock ; external bus ; pad ; control signals ; Resynchronization ; SDRAMs",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495200,
        "parentitem" : "5e8e2c7488295d1e18d38b2f",
        "concepts" : "clock ; external bus ; pad ; control signals ; Resynchronization ; SDRAMs",
        "documenttype" : "html",
        "isattachment" : "3495200",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714698000,
        "permanentid" : "1a08ba97e9e2fb53b44196975017e9590ebc5896fa4a44656211f141e68d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c7588295d1e18d38b46",
        "transactionid" : 861201,
        "title" : "Pad interface ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648714698000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0159:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714698193330887,
        "sysisattachment" : "3495200",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495200,
        "size" : 437,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714693690,
        "syssize" : 437,
        "sysdate" : 1648714698000,
        "haslayout" : "1",
        "topparent" : "3495200",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495200,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714698000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
        "modified" : 1638974420000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714698193330887,
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
        "syscollection" : "default"
      },
      "Title" : "Pad interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "Excerpt" : "Pad interface All data and control signals must be passed synchronously to the SDRAMs. Resynchronization from the ASIC clock domain to the external bus clock domain is achieved in this ...",
      "FirstSentences" : "Pad interface All data and control signals must be passed synchronously to the SDRAMs. Resynchronization from the ASIC clock domain to the external bus clock domain is achieved in this block. The ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
      "document_number" : "ddi0159",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3495200",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "E7guVgG14ngHaIRY",
      "urihash" : "E7guVgG14ngHaIRY",
      "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
      "systransactionid" : 861201,
      "copyright" : "Copyright © 1999-2001 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172599589000,
      "topparentid" : 3495200,
      "numberofpages" : 54,
      "sysconcepts" : "AHB interfaces ; quad word ; registers ; AHB ports ; SDRAM controller ; documentation ; ARM ; accesses ; highest priority ; diagram conventions ; Arbitration Arbitration ; controller engine ; bursts ; PrimeCell SDRAM ; read buffers ; clock domains",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3495200,
      "parentitem" : "5e8e2c7488295d1e18d38b2f",
      "concepts" : "AHB interfaces ; quad word ; registers ; AHB ports ; SDRAM controller ; documentation ; ARM ; accesses ; highest priority ; diagram conventions ; Arbitration Arbitration ; controller engine ; bursts ; PrimeCell SDRAM ; read buffers ; clock domains",
      "documenttype" : "pdf",
      "isattachment" : "3495200",
      "sysindexeddate" : 1648714699000,
      "permanentid" : "43a32d2e28788ecc88b5c62e0a785162b1309735da9ed52b6ad4f3967f41",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c7588295d1e18d38b5f",
      "transactionid" : 861201,
      "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
      "date" : 1648714699000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0159:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714699490547776,
      "sysisattachment" : "3495200",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3495200,
      "size" : 434650,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2c7588295d1e18d38b5f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714695412,
      "syssize" : 434650,
      "sysdate" : 1648714699000,
      "topparent" : "3495200",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3495200,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
      "wordcount" : 1235,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714699000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2c7588295d1e18d38b5f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714699490547776,
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2c7588295d1e18d38b5f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied ... Confidentiality Status ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright © 1999-2001 ARM Limited. All rights reserved. ARM DDI 0159D ii Date ARM PrimeCell SDRAM Controller (PL170) Technical ..."
  }, {
    "title" : "Deploying Yocto on SystemReady IR compliant hardware",
    "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
    "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/616d37ebe4f35d248467e039",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
    "excerpt" : "Other brands and names mentioned in this ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Copyright © 2021 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm SystemReady IR Deploying Yocto on SystemReady IR compliant hardware Issue 01 Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). DUI1102 All rights reserved. Deploying Yocto on ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Deploying Yocto on SystemReady IR compliant hardware",
      "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
      "excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
      "firstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Deploying Yocto on SystemReady IR compliant hardware ",
        "document_number" : "DUI1102",
        "document_version" : "0100",
        "content_type" : "archDoc",
        "systopparent" : "4796704",
        "sysurihash" : "5cy2Qx0kVF6eat5e",
        "urihash" : "5cy2Qx0kVF6eat5e",
        "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634515260000,
        "topparentid" : 4796704,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547691000,
        "sysconcepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "concepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714692000,
        "permanentid" : "539060ef067a7ae1ec1ad890564fd9ddd1e8d1919ff7f7ddbf0c6dd65873",
        "syslanguage" : [ "English" ],
        "itemid" : "616d37ebe4f35d248467e02e",
        "transactionid" : 861201,
        "title" : "Deploying Yocto on SystemReady IR compliant hardware ",
        "products" : [ "SystemReady IR" ],
        "date" : 1648714692000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "DUI1102:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714692902208630,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 1796,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714691273,
        "syssize" : 1796,
        "sysdate" : 1648714692000,
        "haslayout" : "1",
        "topparent" : "4796704",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796704,
        "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714692000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/DUI1102/0100/?lang=en",
        "modified" : 1642420682000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714692902208630,
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Deploying Yocto on SystemReady IR compliant hardware",
      "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
      "Excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
      "FirstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ..."
    },
    "childResults" : [ {
      "title" : "Example: deployment on an NXP board",
      "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
      "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
      "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/Example--deployment-on-an-NXP-board?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
      "excerpt" : "This tool is used to program the onboard eMMC. ... Build a generic SystemReady IR Yocto image Now that the board is SystemReady IR ... Example: deployment on an NXP board SystemReady IR",
      "firstSentences" : "Example: deployment on an NXP board Before you begin, you will need the following: An NXP i.MX 8M Mini EVK board A micro SD card that is 2GB or larger A computer running a Linux environment Make ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Deploying Yocto on SystemReady IR compliant hardware",
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
        "excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
        "firstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Deploying Yocto on SystemReady IR compliant hardware ",
          "document_number" : "DUI1102",
          "document_version" : "0100",
          "content_type" : "archDoc",
          "systopparent" : "4796704",
          "sysurihash" : "5cy2Qx0kVF6eat5e",
          "urihash" : "5cy2Qx0kVF6eat5e",
          "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634515260000,
          "topparentid" : 4796704,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634547691000,
          "sysconcepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
          "concepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714692000,
          "permanentid" : "539060ef067a7ae1ec1ad890564fd9ddd1e8d1919ff7f7ddbf0c6dd65873",
          "syslanguage" : [ "English" ],
          "itemid" : "616d37ebe4f35d248467e02e",
          "transactionid" : 861201,
          "title" : "Deploying Yocto on SystemReady IR compliant hardware ",
          "products" : [ "SystemReady IR" ],
          "date" : 1648714692000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "DUI1102:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714692902208630,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 1796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714691273,
          "syssize" : 1796,
          "sysdate" : 1648714692000,
          "haslayout" : "1",
          "topparent" : "4796704",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796704,
          "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714692000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/DUI1102/0100/?lang=en",
          "modified" : 1642420682000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714692902208630,
          "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Deploying Yocto on SystemReady IR compliant hardware",
        "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
        "Excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
        "FirstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Example: deployment on an NXP board ",
        "document_number" : "DUI1102",
        "document_version" : "0100",
        "content_type" : "archDoc",
        "systopparent" : "4796704",
        "sysurihash" : "2p3ZFqFoñd5BmFxJ",
        "urihash" : "2p3ZFqFoñd5BmFxJ",
        "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634515260000,
        "topparentid" : 4796704,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547691000,
        "sysconcepts" : "SystemReady IR ; onboard eMMC ; card ; micro ; uuu ; evk ; Yocto image ; SW9 SW10 ; boot mode ; screen shot ; bitbake core-image-base ; operating systems ; systemd-boot ; imx8mmevk",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "attachmentparentid" : 4796704,
        "parentitem" : "616d37ebe4f35d248467e02e",
        "concepts" : "SystemReady IR ; onboard eMMC ; card ; micro ; uuu ; evk ; Yocto image ; SW9 SW10 ; boot mode ; screen shot ; bitbake core-image-base ; operating systems ; systemd-boot ; imx8mmevk",
        "documenttype" : "html",
        "isattachment" : "4796704",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714693000,
        "permanentid" : "759e31d2edc074205eb771cb865078a8055c795bfe4148b16ed9c92726e6",
        "syslanguage" : [ "English" ],
        "itemid" : "616d37ebe4f35d248467e033",
        "transactionid" : 861201,
        "title" : "Example: deployment on an NXP board ",
        "products" : [ "SystemReady IR" ],
        "date" : 1648714693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "DUI1102:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714693136393370,
        "sysisattachment" : "4796704",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4796704,
        "size" : 3368,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/Example--deployment-on-an-NXP-board?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714691273,
        "syssize" : 3368,
        "sysdate" : 1648714693000,
        "haslayout" : "1",
        "topparent" : "4796704",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796704,
        "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
        "wordcount" : 215,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/Example--deployment-on-an-NXP-board?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/DUI1102/0100/Example--deployment-on-an-NXP-board?lang=en",
        "modified" : 1642420682000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714693136393370,
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
        "syscollection" : "default"
      },
      "Title" : "Example: deployment on an NXP board",
      "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
      "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
      "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/Example--deployment-on-an-NXP-board?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/Example--deployment-on-an-NXP-board",
      "Excerpt" : "This tool is used to program the onboard eMMC. ... Build a generic SystemReady IR Yocto image Now that the board is SystemReady IR ... Example: deployment on an NXP board SystemReady IR",
      "FirstSentences" : "Example: deployment on an NXP board Before you begin, you will need the following: An NXP i.MX 8M Mini EVK board A micro SD card that is 2GB or larger A computer running a Linux environment Make ..."
    }, {
      "title" : "Glossary",
      "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
      "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
      "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/Glossary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
      "excerpt" : "GNU GR and Unified Bootloader GRUB Bootloader package from the GNU Project which displays a boot menu. ... Poky - Reference embedded OS for the Yocto project. ... See What is SystemReady IR?",
      "firstSentences" : "Glossary Abbreviations and terms used in this document are defined in the following table: Term Abbreviation Definition AArch32\\/64 - 32\\/64-bit version of the Arm architecture. Application Binary ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Deploying Yocto on SystemReady IR compliant hardware",
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
        "excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
        "firstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Deploying Yocto on SystemReady IR compliant hardware ",
          "document_number" : "DUI1102",
          "document_version" : "0100",
          "content_type" : "archDoc",
          "systopparent" : "4796704",
          "sysurihash" : "5cy2Qx0kVF6eat5e",
          "urihash" : "5cy2Qx0kVF6eat5e",
          "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634515260000,
          "topparentid" : 4796704,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634547691000,
          "sysconcepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
          "concepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714692000,
          "permanentid" : "539060ef067a7ae1ec1ad890564fd9ddd1e8d1919ff7f7ddbf0c6dd65873",
          "syslanguage" : [ "English" ],
          "itemid" : "616d37ebe4f35d248467e02e",
          "transactionid" : 861201,
          "title" : "Deploying Yocto on SystemReady IR compliant hardware ",
          "products" : [ "SystemReady IR" ],
          "date" : 1648714692000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "DUI1102:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714692902208630,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 1796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714691273,
          "syssize" : 1796,
          "sysdate" : 1648714692000,
          "haslayout" : "1",
          "topparent" : "4796704",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796704,
          "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714692000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/DUI1102/0100/?lang=en",
          "modified" : 1642420682000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714692902208630,
          "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Deploying Yocto on SystemReady IR compliant hardware",
        "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
        "Excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
        "FirstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Glossary ",
        "document_number" : "DUI1102",
        "document_version" : "0100",
        "content_type" : "archDoc",
        "systopparent" : "4796704",
        "sysurihash" : "ðNVTiuð1ðok9QD51",
        "urihash" : "ðNVTiuð1ðok9QD51",
        "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634515260000,
        "topparentid" : 4796704,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547691000,
        "sysconcepts" : "boot ; hardware components ; Arm ; data structures ; environments ; second stage ; certification program ; SMBIOS Specification ; loader signatures ; Linux distributions ; Build automation ; cloud computing ; running applications ; runtime services ; SystemReady ; OpenEmbedded",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "attachmentparentid" : 4796704,
        "parentitem" : "616d37ebe4f35d248467e02e",
        "concepts" : "boot ; hardware components ; Arm ; data structures ; environments ; second stage ; certification program ; SMBIOS Specification ; loader signatures ; Linux distributions ; Build automation ; cloud computing ; running applications ; runtime services ; SystemReady ; OpenEmbedded",
        "documenttype" : "html",
        "isattachment" : "4796704",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714693000,
        "permanentid" : "7806170c73485bf8e39f24a54829d3ca37a48332fce289091f30cdfe9dfd",
        "syslanguage" : [ "English" ],
        "itemid" : "616d37ebe4f35d248467e035",
        "transactionid" : 861201,
        "title" : "Glossary ",
        "products" : [ "SystemReady IR" ],
        "date" : 1648714693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "DUI1102:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714693101762688,
        "sysisattachment" : "4796704",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4796704,
        "size" : 2930,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/Glossary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714691273,
        "syssize" : 2930,
        "sysdate" : 1648714693000,
        "haslayout" : "1",
        "topparent" : "4796704",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796704,
        "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
        "wordcount" : 220,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/Glossary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/DUI1102/0100/Glossary?lang=en",
        "modified" : 1642420682000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714693101762688,
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
        "syscollection" : "default"
      },
      "Title" : "Glossary",
      "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
      "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
      "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/Glossary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/Glossary",
      "Excerpt" : "GNU GR and Unified Bootloader GRUB Bootloader package from the GNU Project which displays a boot menu. ... Poky - Reference embedded OS for the Yocto project. ... See What is SystemReady IR?",
      "FirstSentences" : "Glossary Abbreviations and terms used in this document are defined in the following table: Term Abbreviation Definition AArch32\\/64 - 32\\/64-bit version of the Arm architecture. Application Binary ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
      "excerpt" : "Next steps In this guide, you learned about SystemReady, the Yocto Project, and how the two work ... As a next step, you can follow the example in Example: deployment on an NXP board to deploy ...",
      "firstSentences" : "Next steps In this guide, you learned about SystemReady, the Yocto Project, and how the two work together. As a next step, you can follow the example in Example: deployment on an NXP board to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Deploying Yocto on SystemReady IR compliant hardware",
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
        "excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
        "firstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Deploying Yocto on SystemReady IR compliant hardware ",
          "document_number" : "DUI1102",
          "document_version" : "0100",
          "content_type" : "archDoc",
          "systopparent" : "4796704",
          "sysurihash" : "5cy2Qx0kVF6eat5e",
          "urihash" : "5cy2Qx0kVF6eat5e",
          "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634515260000,
          "topparentid" : 4796704,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634547691000,
          "sysconcepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
          "concepts" : "SystemReady IR ; YP ; custom ; hardware ; standards ; firmware ; configuration ; band ; board Information ; reference deployment ; single image ; per-platform enablement ; maintenance ; flexibility ; hypervisors ; interoperability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714692000,
          "permanentid" : "539060ef067a7ae1ec1ad890564fd9ddd1e8d1919ff7f7ddbf0c6dd65873",
          "syslanguage" : [ "English" ],
          "itemid" : "616d37ebe4f35d248467e02e",
          "transactionid" : 861201,
          "title" : "Deploying Yocto on SystemReady IR compliant hardware ",
          "products" : [ "SystemReady IR" ],
          "date" : 1648714692000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "DUI1102:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714692902208630,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 1796,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714691273,
          "syssize" : 1796,
          "sysdate" : 1648714692000,
          "haslayout" : "1",
          "topparent" : "4796704",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796704,
          "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
          "document_revision" : "0",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714692000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/DUI1102/0100/?lang=en",
          "modified" : 1642420682000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714692902208630,
          "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Deploying Yocto on SystemReady IR compliant hardware",
        "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en",
        "Excerpt" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware ... These standards include the Base System Architecture (BSA) and Base Boot Requirements ...",
        "FirstSentences" : "Overview SystemReady IR is a compliance certification program based on a set of hardware and firmware standards that enable interoperability with generic off-the-shelf operating systems and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "DUI1102",
        "document_version" : "0100",
        "content_type" : "archDoc",
        "systopparent" : "4796704",
        "sysurihash" : "o2DiAPFg5UkjrcsF",
        "urihash" : "o2DiAPFg5UkjrcsF",
        "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1634515260000,
        "topparentid" : 4796704,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547691000,
        "sysconcepts" : "SystemReady ; Yocto Project ; compliant hardware ; deployment",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
        "attachmentparentid" : 4796704,
        "parentitem" : "616d37ebe4f35d248467e02e",
        "concepts" : "SystemReady ; Yocto Project ; compliant hardware ; deployment",
        "documenttype" : "html",
        "isattachment" : "4796704",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714693000,
        "permanentid" : "69db9d1e0016784c520507c97c154658c6407ad769776b41dc8c9f773d0d",
        "syslanguage" : [ "English" ],
        "itemid" : "616d37ebe4f35d248467e037",
        "transactionid" : 861201,
        "title" : "Next steps ",
        "products" : [ "SystemReady IR" ],
        "date" : 1648714693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "DUI1102:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714693045101934,
        "sysisattachment" : "4796704",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 4796704,
        "size" : 273,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714691273,
        "syssize" : 273,
        "sysdate" : 1648714693000,
        "haslayout" : "1",
        "topparent" : "4796704",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796704,
        "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/DUI1102/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/DUI1102/0100/Next-steps?lang=en",
        "modified" : 1642420682000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714693045101934,
        "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/DUI1102/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/Next-steps",
      "Excerpt" : "Next steps In this guide, you learned about SystemReady, the Yocto Project, and how the two work ... As a next step, you can follow the example in Example: deployment on an NXP board to deploy ...",
      "FirstSentences" : "Next steps In this guide, you learned about SystemReady, the Yocto Project, and how the two work together. As a next step, you can follow the example in Example: deployment on an NXP board to ..."
    } ],
    "totalNumberOfChildResults" : 20,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Deploying Yocto on SystemReady IR compliant hardware ",
      "document_number" : "DUI1102",
      "document_version" : "0100",
      "content_type" : "archDoc",
      "systopparent" : "4796704",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "f6vqgoohBIFlReIp",
      "urihash" : "f6vqgoohBIFlReIp",
      "sysuri" : "https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
      "systransactionid" : 861201,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1634515260000,
      "topparentid" : 4796704,
      "numberofpages" : 22,
      "sysconcepts" : "UEFI ; boot ; SystemReady IR ; implementations ; firmware ; Project Cassini ; compliant platforms ; devicetree specification ; hardware ; Arm Limited ; Linux kernel ; memory management ; execution environment ; written agreement ; controllers ; block devices",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542559d71f0e06cc73f82a" ],
      "attachmentparentid" : 4796704,
      "parentitem" : "616d37ebe4f35d248467e02e",
      "concepts" : "UEFI ; boot ; SystemReady IR ; implementations ; firmware ; Project Cassini ; compliant platforms ; devicetree specification ; hardware ; Arm Limited ; Linux kernel ; memory management ; execution environment ; written agreement ; controllers ; block devices",
      "documenttype" : "pdf",
      "isattachment" : "4796704",
      "sysindexeddate" : 1648714693000,
      "permanentid" : "f56e7d3379b48d0ee8da0c8086a1ec6b7ed91b2445ff9155b8932cdf3569",
      "syslanguage" : [ "English" ],
      "itemid" : "616d37ebe4f35d248467e039",
      "transactionid" : 861201,
      "title" : "Deploying Yocto on SystemReady IR compliant hardware ",
      "date" : 1648714693000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "DUI1102:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714693153215445,
      "sysisattachment" : "4796704",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4796704,
      "size" : 484929,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/616d37ebe4f35d248467e039",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714692560,
      "syssize" : 484929,
      "sysdate" : 1648714693000,
      "topparent" : "4796704",
      "author" : "Arm Limited",
      "label_version" : "1.0",
      "systopparentid" : 4796704,
      "content_description" : "In this guide, read about the SystemReady IR band, a deployment example, and getting the Yocto Project running.",
      "wordcount" : 1209,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady IR" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady IR" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714693000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/616d37ebe4f35d248467e039",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714693153215445,
      "uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
      "syscollection" : "default"
    },
    "Title" : "Deploying Yocto on SystemReady IR compliant hardware",
    "Uri" : "https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/616d37ebe4f35d248467e039",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/DUI1102/0100/en/pdf/Deploying-Yocto-on-SystemReadyIR-Compliant-Hardware.pdf",
    "Excerpt" : "Other brands and names mentioned in this ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Copyright © 2021 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm SystemReady IR Deploying Yocto on SystemReady IR compliant hardware Issue 01 Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). DUI1102 All rights reserved. Deploying Yocto on ..."
  }, {
    "title" : "ARM720T Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e124c88295d1e18d34cf0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "excerpt" : "ARM DDI 0229C Contents ... ARM720T Technical Reference Manual ... Chapter 2 ... ARM DDI 0229C ... Preface ... About this document ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
    "firstSentences" : "ARM720T Revision: r4p3 Technical Reference Manual Copyright © 2001, 2003, 2004 ARM Limited. All rights reserved. ARM DDI 0229C ii ARM720T Technical Reference Manual Copyright © 2001, 2003, 2004 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM720T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
      "firstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM720T Technical Reference Manual ",
        "document_number" : "ddi0229",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3473824",
        "sysurihash" : "OF2UaSLwcljiw2eW",
        "urihash" : "OF2UaSLwcljiw2eW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172759972000,
        "topparentid" : 3473824,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369098000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714640000,
        "permanentid" : "842dc28b91d4574220278bf723c7caff2b7d16edccbe5c96b919b9bd5f1f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e124a88295d1e18d34ba8",
        "transactionid" : 861200,
        "title" : "ARM720T Technical Reference Manual ",
        "products" : [ "ARM720T" ],
        "date" : 1648714640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0229:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714640821562739,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2109,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714597178,
        "syssize" : 2109,
        "sysdate" : 1648714640000,
        "haslayout" : "1",
        "topparent" : "3473824",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3473824,
        "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0229/c/?lang=en",
        "modified" : 1638976630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714640821562739,
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM720T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
      "FirstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM720T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
      "firstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "ARM720T Technical Reference Manual ",
        "document_number" : "ddi0229",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3473824",
        "sysurihash" : "OF2UaSLwcljiw2eW",
        "urihash" : "OF2UaSLwcljiw2eW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172759972000,
        "topparentid" : 3473824,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369098000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714640000,
        "permanentid" : "842dc28b91d4574220278bf723c7caff2b7d16edccbe5c96b919b9bd5f1f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e124a88295d1e18d34ba8",
        "transactionid" : 861200,
        "title" : "ARM720T Technical Reference Manual ",
        "products" : [ "ARM720T" ],
        "date" : 1648714640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0229:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714640821562739,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2109,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714597178,
        "syssize" : 2109,
        "sysdate" : 1648714640000,
        "haslayout" : "1",
        "topparent" : "3473824",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3473824,
        "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0229/c/?lang=en",
        "modified" : 1638976630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714640821562739,
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM720T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
      "FirstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "The coprocessor",
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "excerpt" : "The coprocessor The coprocessor decodes the instruction currently in the Decode stage of its pipeline ... A coprocessor instruction has a coprocessor number that matches the coprocessor ID of ...",
      "firstSentences" : "The coprocessor The coprocessor decodes the instruction currently in the Decode stage of its pipeline and checks whether that instruction is a coprocessor instruction. A coprocessor instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
        "firstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM720T Technical Reference Manual ",
          "document_number" : "ddi0229",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3473824",
          "sysurihash" : "OF2UaSLwcljiw2eW",
          "urihash" : "OF2UaSLwcljiw2eW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en",
          "systransactionid" : 861200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172759972000,
          "topparentid" : 3473824,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369098000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714640000,
          "permanentid" : "842dc28b91d4574220278bf723c7caff2b7d16edccbe5c96b919b9bd5f1f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e124a88295d1e18d34ba8",
          "transactionid" : 861200,
          "title" : "ARM720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1648714640000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0229:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714640821562739,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2109,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714597178,
          "syssize" : 2109,
          "sysdate" : 1648714640000,
          "haslayout" : "1",
          "topparent" : "3473824",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3473824,
          "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0229/c/?lang=en",
          "modified" : 1638976630000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714640821562739,
          "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
        "FirstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "The coprocessor ",
        "document_number" : "ddi0229",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3473824",
        "sysurihash" : "h89SnBleSGOkðCic",
        "urihash" : "h89SnBleSGOkðCic",
        "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172759972000,
        "topparentid" : 3473824,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369098000,
        "sysconcepts" : "coprocessor instruction ; using EXTCPA ; ARM720T core ; checks ; pipeline",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3473824,
        "parentitem" : "5e8e124a88295d1e18d34ba8",
        "concepts" : "coprocessor instruction ; using EXTCPA ; ARM720T core ; checks ; pipeline",
        "documenttype" : "html",
        "isattachment" : "3473824",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714640000,
        "permanentid" : "b6dd4f46c99e53efd8c98589264bc9fa39c3743d977c22b6b3edba4ab7f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e124b88295d1e18d34c45",
        "transactionid" : 861200,
        "title" : "The coprocessor ",
        "products" : [ "ARM720T" ],
        "date" : 1648714640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0229:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714640772979407,
        "sysisattachment" : "3473824",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3473824,
        "size" : 500,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714597162,
        "syssize" : 500,
        "sysdate" : 1648714640000,
        "haslayout" : "1",
        "topparent" : "3473824",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3473824,
        "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
        "modified" : 1638976630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714640772979407,
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
        "syscollection" : "default"
      },
      "Title" : "The coprocessor",
      "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "Excerpt" : "The coprocessor The coprocessor decodes the instruction currently in the Decode stage of its pipeline ... A coprocessor instruction has a coprocessor number that matches the coprocessor ID of ...",
      "FirstSentences" : "The coprocessor The coprocessor decodes the instruction currently in the Decode stage of its pipeline and checks whether that instruction is a coprocessor instruction. A coprocessor instruction ..."
    }, {
      "title" : "Coprocessor interface signals",
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "excerpt" : "Coprocessor interface signals The signals used to interface the ARM720T core to a coprocessor are ... The clock and clock control signals include the main processor clock and bus reset: HCLK ...",
      "firstSentences" : "Coprocessor interface signals The signals used to interface the ARM720T core to a coprocessor are grouped into four categories. The clock and clock control signals include the main processor clock ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
        "firstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "ARM720T Technical Reference Manual ",
          "document_number" : "ddi0229",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3473824",
          "sysurihash" : "OF2UaSLwcljiw2eW",
          "urihash" : "OF2UaSLwcljiw2eW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en",
          "systransactionid" : 861200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172759972000,
          "topparentid" : 3473824,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369098000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714640000,
          "permanentid" : "842dc28b91d4574220278bf723c7caff2b7d16edccbe5c96b919b9bd5f1f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e124a88295d1e18d34ba8",
          "transactionid" : 861200,
          "title" : "ARM720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1648714640000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0229:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714640821562739,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2109,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714597178,
          "syssize" : 2109,
          "sysdate" : 1648714640000,
          "haslayout" : "1",
          "topparent" : "3473824",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3473824,
          "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0229/c/?lang=en",
          "modified" : 1638976630000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714640821562739,
          "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
        "FirstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Coprocessor interface signals ",
        "document_number" : "ddi0229",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3473824",
        "sysurihash" : "NjKðKZlLnz2AHj1n",
        "urihash" : "NjKðKZlLnz2AHj1n",
        "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172759972000,
        "topparentid" : 3473824,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369098000,
        "sysconcepts" : "signals ; Coprocessor interface ; clock ; handshaking ; instructions ; CPnOPC CPTBIT ; EXTCPCLKEN HRESETn ; bus reset ; ARM720T core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3473824,
        "parentitem" : "5e8e124a88295d1e18d34ba8",
        "concepts" : "signals ; Coprocessor interface ; clock ; handshaking ; instructions ; CPnOPC CPTBIT ; EXTCPCLKEN HRESETn ; bus reset ; ARM720T core",
        "documenttype" : "html",
        "isattachment" : "3473824",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714640000,
        "permanentid" : "9f955309b5e2fcd205f84e84a116567f6887f8096c1f4ac3349fba777cce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e124b88295d1e18d34c42",
        "transactionid" : 861200,
        "title" : "Coprocessor interface signals ",
        "products" : [ "ARM720T" ],
        "date" : 1648714640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0229:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714640458047482,
        "sysisattachment" : "3473824",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3473824,
        "size" : 667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714597162,
        "syssize" : 667,
        "sysdate" : 1648714640000,
        "haslayout" : "1",
        "topparent" : "3473824",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3473824,
        "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
        "modified" : 1638976630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714640458047482,
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor interface signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "Excerpt" : "Coprocessor interface signals The signals used to interface the ARM720T core to a coprocessor are ... The clock and clock control signals include the main processor clock and bus reset: HCLK ...",
      "FirstSentences" : "Coprocessor interface signals The signals used to interface the ARM720T core to a coprocessor are grouped into four categories. The clock and clock control signals include the main processor clock ..."
    } ],
    "totalNumberOfChildResults" : 191,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "ARM720T Technical Reference Manual ",
      "document_number" : "ddi0229",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3473824",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "UfMKYRqnaxðvhWWX",
      "urihash" : "UfMKYRqnaxðvhWWX",
      "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
      "systransactionid" : 861200,
      "copyright" : "Copyright © 2001, 2003, 2004 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172759972000,
      "topparentid" : 3473824,
      "numberofpages" : 270,
      "sysconcepts" : "ARM720T processor ; instructions ; registers ; exceptions ; programming ; watchpoints ; breakpoints ; coprocessors ; signals ; scan chains ; debugging ; EmbeddedICE-RT ; bus ; ARM Limited ; descriptors ; rising edge",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
      "attachmentparentid" : 3473824,
      "parentitem" : "5e8e124a88295d1e18d34ba8",
      "concepts" : "ARM720T processor ; instructions ; registers ; exceptions ; programming ; watchpoints ; breakpoints ; coprocessors ; signals ; scan chains ; debugging ; EmbeddedICE-RT ; bus ; ARM Limited ; descriptors ; rising edge",
      "documenttype" : "pdf",
      "isattachment" : "3473824",
      "sysindexeddate" : 1648714648000,
      "permanentid" : "d043f62813749311a4fd88d88f7d97d8bfd955f720532b181fee71a55cbe",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e124c88295d1e18d34cf0",
      "transactionid" : 861200,
      "title" : "ARM720T Technical Reference Manual ",
      "date" : 1648714648000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0229:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714648267030842,
      "sysisattachment" : "3473824",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3473824,
      "size" : 1589792,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e124c88295d1e18d34cf0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714600532,
      "syssize" : 1589792,
      "sysdate" : 1648714648000,
      "topparent" : "3473824",
      "author" : "ARM Limited",
      "label_version" : "r4p3",
      "systopparentid" : 3473824,
      "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
      "wordcount" : 2747,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714648000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e124c88295d1e18d34cf0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714648267030842,
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM720T Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e124c88295d1e18d34cf0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "Excerpt" : "ARM DDI 0229C Contents ... ARM720T Technical Reference Manual ... Chapter 2 ... ARM DDI 0229C ... Preface ... About this document ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
    "FirstSentences" : "ARM720T Revision: r4p3 Technical Reference Manual Copyright © 2001, 2003, 2004 ARM Limited. All rights reserved. ARM DDI 0229C ii ARM720T Technical Reference Manual Copyright © 2001, 2003, 2004 ..."
  }, {
    "title" : "Configuration Files",
    "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-files?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "excerpt" : "Chapter 5. Configuration Files This chapter describes the configuration files of the Versatile Express ... It contains the following sections: Overview of configuration files config.txt ...",
    "firstSentences" : "Chapter 5. Configuration Files This chapter describes the configuration files of the Versatile Express development system. It contains the following sections: Overview of configuration files ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Versatile Express Configuration Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
      "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
      "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Versatile Express Configuration Technical Reference Manual ",
        "document_number" : "ddi0496",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3519032",
        "sysurihash" : "HU5Vðfr76gslDVAi",
        "urihash" : "HU5Vðfr76gslDVAi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1372433263000,
        "topparentid" : 3519032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586525366000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714590000,
        "permanentid" : "4c4bd822c3cb66b03617616bb5bb58501e7eaa002c5ecad62679c3448713",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9074b68259fe2368e2ac9c",
        "transactionid" : 861199,
        "title" : "Versatile Express Configuration Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648714590000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0496:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714590034549216,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3016,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714585221,
        "syssize" : 3016,
        "sysdate" : 1648714590000,
        "haslayout" : "1",
        "topparent" : "3519032",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3519032,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714590000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0496/b/?lang=en",
        "modified" : 1639137369000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714590034549216,
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "syscollection" : "default"
      },
      "Title" : "Versatile Express Configuration Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
      "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
      "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Versatile Express Configuration Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e9074b78259fe2368e2acd5",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "excerpt" : "This section contains conformance notices. ... The system should be powered down when not in use. ... Ensure attached cables do not lie across the card. Reorient the receiving antenna.",
      "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0496B (ID062813) ARM DDI 0496B ID062813 Versatile Express Configuration Technical ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Versatile Express Configuration Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
        "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Versatile Express Configuration Technical Reference Manual ",
          "document_number" : "ddi0496",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3519032",
          "sysurihash" : "HU5Vðfr76gslDVAi",
          "urihash" : "HU5Vðfr76gslDVAi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en",
          "systransactionid" : 861199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1372433263000,
          "topparentid" : 3519032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586525366000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714590000,
          "permanentid" : "4c4bd822c3cb66b03617616bb5bb58501e7eaa002c5ecad62679c3448713",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9074b68259fe2368e2ac9c",
          "transactionid" : 861199,
          "title" : "Versatile Express Configuration Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648714590000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0496:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714590034549216,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3016,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714585221,
          "syssize" : 3016,
          "sysdate" : 1648714590000,
          "haslayout" : "1",
          "topparent" : "3519032",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3519032,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
          "wordcount" : 233,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714590000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0496/b/?lang=en",
          "modified" : 1639137369000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714590034549216,
          "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
          "syscollection" : "default"
        },
        "Title" : "Versatile Express Configuration Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
        "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Versatile Express Configuration Technical Reference Manual ",
        "document_number" : "ddi0496",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3519032",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "xF67ñgvjmkSñyWrJ",
        "urihash" : "xF67ñgvjmkSñyWrJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
        "keywords" : "Versatile Express, CoreTile Express",
        "systransactionid" : 861199,
        "copyright" : "Copyright ©€2012-2013 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1372433263000,
        "topparentid" : 3519032,
        "numberofpages" : 60,
        "sysconcepts" : "custom motherboard ; daughterboards ; applications ; command-line interface ; development system ; documentation ; ARM ; configuration files ; shows ; frequencies ; Versatile Express ; configuration process ; harmful interference ; architecture ; publications ; active-LOW",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3519032,
        "parentitem" : "5e9074b68259fe2368e2ac9c",
        "concepts" : "custom motherboard ; daughterboards ; applications ; command-line interface ; development system ; documentation ; ARM ; configuration files ; shows ; frequencies ; Versatile Express ; configuration process ; harmful interference ; architecture ; publications ; active-LOW",
        "documenttype" : "pdf",
        "isattachment" : "3519032",
        "sysindexeddate" : 1648714591000,
        "permanentid" : "28a5c8c11238342270fa0a49f589c733f1e3a072bed738df52e59a2639ca",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9074b78259fe2368e2acd5",
        "transactionid" : 861199,
        "title" : "Versatile Express Configuration Technical Reference Manual ",
        "subject" : "This document is written for experiencedhardware\nand software developers to aid the development of ARM-basedproducts\nusing the CoreTile Express A5x2 daughterboard with theMotherboard\nExpress µATX as part of a development system ",
        "date" : 1648714591000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0496:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714591039974008,
        "sysisattachment" : "3519032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3519032,
        "size" : 542982,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e9074b78259fe2368e2acd5",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714586891,
        "syssubject" : "This document is written for experiencedhardware\nand software developers to aid the development of ARM-basedproducts\nusing the CoreTile Express A5x2 daughterboard with theMotherboard\nExpress µATX as part of a development system ",
        "syssize" : 542982,
        "sysdate" : 1648714591000,
        "topparent" : "3519032",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3519032,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
        "wordcount" : 1415,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714591000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e9074b78259fe2368e2acd5",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714591039974008,
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
        "syscollection" : "default"
      },
      "Title" : "Versatile Express Configuration Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e9074b78259fe2368e2acd5",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "Excerpt" : "This section contains conformance notices. ... The system should be powered down when not in use. ... Ensure attached cables do not lie across the card. Reorient the receiving antenna.",
      "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0496B (ID062813) ARM DDI 0496B ID062813 Versatile Express Configuration Technical ..."
    }, {
      "title" : "Versatile Express Configuration Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
      "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
      "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Versatile Express Configuration Technical Reference Manual ",
        "document_number" : "ddi0496",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3519032",
        "sysurihash" : "HU5Vðfr76gslDVAi",
        "urihash" : "HU5Vðfr76gslDVAi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1372433263000,
        "topparentid" : 3519032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586525366000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714590000,
        "permanentid" : "4c4bd822c3cb66b03617616bb5bb58501e7eaa002c5ecad62679c3448713",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9074b68259fe2368e2ac9c",
        "transactionid" : 861199,
        "title" : "Versatile Express Configuration Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648714590000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0496:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714590034549216,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3016,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714585221,
        "syssize" : 3016,
        "sysdate" : 1648714590000,
        "haslayout" : "1",
        "topparent" : "3519032",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3519032,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714590000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0496/b/?lang=en",
        "modified" : 1639137369000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714590034549216,
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "syscollection" : "default"
      },
      "Title" : "Versatile Express Configuration Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
      "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
      "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Configuration Environment",
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-environment?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "excerpt" : "Chapter 2. Configuration Environment This chapter describes the hardware configuration system of the ... It contains the following sections: Configuration environment using the Motherboard ...",
      "firstSentences" : "Chapter 2. Configuration Environment This chapter describes the hardware configuration system of the Versatile Express system using either the Motherboard Express, V2M-P1, or a custom motherboard ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Versatile Express Configuration Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
        "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
        "raw" : {
          "systitle" : "Versatile Express Configuration Technical Reference Manual ",
          "document_number" : "ddi0496",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3519032",
          "sysurihash" : "HU5Vðfr76gslDVAi",
          "urihash" : "HU5Vðfr76gslDVAi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en",
          "systransactionid" : 861199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1372433263000,
          "topparentid" : 3519032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586525366000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714590000,
          "permanentid" : "4c4bd822c3cb66b03617616bb5bb58501e7eaa002c5ecad62679c3448713",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9074b68259fe2368e2ac9c",
          "transactionid" : 861199,
          "title" : "Versatile Express Configuration Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648714590000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0496:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714590034549216,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3016,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714585221,
          "syssize" : 3016,
          "sysdate" : 1648714590000,
          "haslayout" : "1",
          "topparent" : "3519032",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3519032,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
          "wordcount" : 233,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714590000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0496/b/?lang=en",
          "modified" : 1639137369000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714590034549216,
          "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
          "syscollection" : "default"
        },
        "Title" : "Versatile Express Configuration Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
        "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
      "raw" : {
        "systitle" : "Configuration Environment ",
        "document_number" : "ddi0496",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3519032",
        "sysurihash" : "mlLxODQzrkEiz142",
        "urihash" : "mlLxODQzrkEiz142",
        "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1372433263000,
        "topparentid" : 3519032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586525366000,
        "sysconcepts" : "Configuration environment ; custom motherboard ; V2M ; Programmer Module ; Design",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3519032,
        "parentitem" : "5e9074b68259fe2368e2ac9c",
        "concepts" : "Configuration environment ; custom motherboard ; V2M ; Programmer Module ; Design",
        "documenttype" : "html",
        "isattachment" : "3519032",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714590000,
        "permanentid" : "cdf4487802563f9b74e3dd0e254980b9e866d74e6e1bfe33641349f272b0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9074b78259fe2368e2acab",
        "transactionid" : 861199,
        "title" : "Configuration Environment ",
        "products" : [ "Logictile Express" ],
        "date" : 1648714589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0496:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714590001931022,
        "sysisattachment" : "3519032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3519032,
        "size" : 445,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-environment?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714585221,
        "syssize" : 445,
        "sysdate" : 1648714589000,
        "haslayout" : "1",
        "topparent" : "3519032",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3519032,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714590000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-environment?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0496/b/configuration-environment?lang=en",
        "modified" : 1639137369000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714590001931022,
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
        "syscollection" : "default"
      },
      "Title" : "Configuration Environment",
      "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-environment?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "Excerpt" : "Chapter 2. Configuration Environment This chapter describes the hardware configuration system of the ... It contains the following sections: Configuration environment using the Motherboard ...",
      "FirstSentences" : "Chapter 2. Configuration Environment This chapter describes the hardware configuration system of the Versatile Express system using either the Motherboard Express, V2M-P1, or a custom motherboard ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ "uri:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7", "urihash:182f394e879e98a1d969094484cf33116ba9a249637a215675d8b3a1d8a7" ],
    "raw" : {
      "systitle" : "Configuration Files ",
      "document_number" : "ddi0496",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3519032",
      "sysurihash" : "AEvcjVeTZoHxMUlA",
      "urihash" : "AEvcjVeTZoHxMUlA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
      "systransactionid" : 861199,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1372433263000,
      "topparentid" : 3519032,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586525366000,
      "sysconcepts" : "configuration files ; Express boards ; motherboard ; development system",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 3519032,
      "parentitem" : "5e9074b68259fe2368e2ac9c",
      "concepts" : "configuration files ; Express boards ; motherboard ; development system",
      "documenttype" : "html",
      "isattachment" : "3519032",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714591000,
      "permanentid" : "e6513518392efdd37b819a2592670ecc551c9e1eaf53edef3890565cdf3c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9074b78259fe2368e2acba",
      "transactionid" : 861199,
      "title" : "Configuration Files ",
      "products" : [ "Logictile Express" ],
      "date" : 1648714591000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0496:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714591162153956,
      "sysisattachment" : "3519032",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3519032,
      "size" : 461,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-files?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714585221,
      "syssize" : 461,
      "sysdate" : 1648714591000,
      "haslayout" : "1",
      "topparent" : "3519032",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3519032,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
      "wordcount" : 29,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714591000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-files?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0496/b/configuration-files?lang=en",
      "modified" : 1639137369000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714591162153956,
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
      "syscollection" : "default"
    },
    "Title" : "Configuration Files",
    "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-files?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "Excerpt" : "Chapter 5. Configuration Files This chapter describes the configuration files of the Versatile Express ... It contains the following sections: Overview of configuration files config.txt ...",
    "FirstSentences" : "Chapter 5. Configuration Files This chapter describes the configuration files of the Versatile Express development system. It contains the following sections: Overview of configuration files ..."
  } ]
}