// Seed: 2302093643
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout tri id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1
);
  assign id_1 = 1'd0;
  wire [1 : 1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign id_1 = id_3;
  wire id_4;
endmodule
module module_2 #(
    parameter id_12 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input logic [7:0] id_14;
  inout wand id_13;
  input wire _id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 : -1] id_16;
  module_0 modCall_1 (
      id_8,
      id_13
  );
  assign modCall_1.id_1 = 0;
  assign id_13 = id_14[id_12];
  assign id_13 = 1;
  always release id_4;
endmodule
