<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3781" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3781{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3781{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3781{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3781{left:70px;bottom:1084px;letter-spacing:-0.1px;}
#t5_3781{left:156px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_3781{left:70px;bottom:1060px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_3781{left:70px;bottom:1043px;letter-spacing:-0.26px;}
#t8_3781{left:70px;bottom:440px;letter-spacing:0.12px;}
#t9_3781{left:158px;bottom:440px;letter-spacing:0.12px;word-spacing:0.03px;}
#ta_3781{left:70px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3781{left:70px;bottom:399px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tc_3781{left:70px;bottom:374px;letter-spacing:-0.18px;word-spacing:-1.15px;}
#td_3781{left:70px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#te_3781{left:70px;bottom:341px;letter-spacing:-0.16px;word-spacing:-1.31px;}
#tf_3781{left:70px;bottom:324px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#tg_3781{left:70px;bottom:307px;letter-spacing:-0.17px;word-spacing:-1.23px;}
#th_3781{left:70px;bottom:290px;letter-spacing:-0.15px;}
#ti_3781{left:218px;bottom:999px;letter-spacing:0.11px;word-spacing:0.04px;}
#tj_3781{left:313px;bottom:999px;letter-spacing:0.13px;word-spacing:0.02px;}
#tk_3781{left:161px;bottom:976px;letter-spacing:-0.15px;}
#tl_3781{left:331px;bottom:976px;letter-spacing:-0.13px;}
#tm_3781{left:310px;bottom:959px;letter-spacing:-0.12px;}
#tn_3781{left:461px;bottom:976px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#to_3781{left:713px;bottom:976px;letter-spacing:-0.15px;}
#tp_3781{left:76px;bottom:935px;letter-spacing:-0.11px;}
#tq_3781{left:76px;bottom:918px;letter-spacing:-0.12px;}
#tr_3781{left:76px;bottom:901px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ts_3781{left:281px;bottom:935px;}
#tt_3781{left:460px;bottom:935px;}
#tu_3781{left:639px;bottom:935px;letter-spacing:-0.12px;word-spacing:-0.6px;}
#tv_3781{left:639px;bottom:918px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tw_3781{left:76px;bottom:877px;letter-spacing:-0.12px;}
#tx_3781{left:76px;bottom:860px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ty_3781{left:281px;bottom:877px;}
#tz_3781{left:460px;bottom:877px;}
#t10_3781{left:639px;bottom:877px;letter-spacing:-0.12px;word-spacing:-0.6px;}
#t11_3781{left:639px;bottom:860px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t12_3781{left:76px;bottom:836px;letter-spacing:-0.11px;}
#t13_3781{left:76px;bottom:819px;letter-spacing:-0.11px;}
#t14_3781{left:281px;bottom:836px;}
#t15_3781{left:460px;bottom:836px;}
#t16_3781{left:639px;bottom:836px;letter-spacing:-0.11px;}
#t17_3781{left:76px;bottom:794px;letter-spacing:-0.12px;}
#t18_3781{left:281px;bottom:794px;letter-spacing:-0.15px;}
#t19_3781{left:460px;bottom:794px;letter-spacing:-0.15px;}
#t1a_3781{left:639px;bottom:794px;letter-spacing:-0.11px;}
#t1b_3781{left:76px;bottom:770px;letter-spacing:-0.11px;}
#t1c_3781{left:281px;bottom:770px;letter-spacing:-0.14px;}
#t1d_3781{left:460px;bottom:770px;letter-spacing:-0.13px;}
#t1e_3781{left:639px;bottom:770px;letter-spacing:-0.11px;}
#t1f_3781{left:76px;bottom:745px;letter-spacing:-0.13px;}
#t1g_3781{left:281px;bottom:745px;letter-spacing:-0.12px;}
#t1h_3781{left:460px;bottom:745px;letter-spacing:-0.13px;}
#t1i_3781{left:639px;bottom:745px;letter-spacing:-0.11px;}
#t1j_3781{left:76px;bottom:721px;letter-spacing:-0.13px;}
#t1k_3781{left:281px;bottom:721px;letter-spacing:-0.11px;}
#t1l_3781{left:460px;bottom:721px;letter-spacing:-0.13px;}
#t1m_3781{left:639px;bottom:721px;letter-spacing:-0.11px;}
#t1n_3781{left:76px;bottom:697px;letter-spacing:-0.11px;}
#t1o_3781{left:281px;bottom:697px;letter-spacing:-0.13px;}
#t1p_3781{left:281px;bottom:680px;letter-spacing:-0.14px;}
#t1q_3781{left:460px;bottom:697px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1r_3781{left:460px;bottom:680px;letter-spacing:-0.14px;}
#t1s_3781{left:639px;bottom:697px;letter-spacing:-0.11px;}
#t1t_3781{left:639px;bottom:680px;letter-spacing:-0.11px;}
#t1u_3781{left:639px;bottom:663px;letter-spacing:-0.12px;}
#t1v_3781{left:76px;bottom:639px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_3781{left:281px;bottom:639px;letter-spacing:-0.12px;}
#t1x_3781{left:460px;bottom:639px;letter-spacing:-0.1px;}
#t1y_3781{left:639px;bottom:639px;letter-spacing:-0.11px;}
#t1z_3781{left:639px;bottom:622px;letter-spacing:-0.11px;}
#t20_3781{left:639px;bottom:605px;letter-spacing:-0.11px;}
#t21_3781{left:76px;bottom:580px;letter-spacing:-0.13px;}
#t22_3781{left:281px;bottom:580px;letter-spacing:-0.11px;}
#t23_3781{left:281px;bottom:564px;letter-spacing:-0.12px;}
#t24_3781{left:460px;bottom:580px;letter-spacing:-0.11px;}
#t25_3781{left:460px;bottom:564px;letter-spacing:-0.12px;}
#t26_3781{left:639px;bottom:580px;letter-spacing:-0.11px;}
#t27_3781{left:76px;bottom:539px;letter-spacing:-0.12px;}
#t28_3781{left:281px;bottom:539px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t29_3781{left:281px;bottom:522px;letter-spacing:-0.11px;}
#t2a_3781{left:281px;bottom:506px;letter-spacing:-0.11px;}
#t2b_3781{left:281px;bottom:489px;letter-spacing:-0.12px;}
#t2c_3781{left:460px;bottom:539px;letter-spacing:-0.13px;}
#t2d_3781{left:460px;bottom:522px;letter-spacing:-0.1px;}
#t2e_3781{left:460px;bottom:506px;letter-spacing:-0.12px;}
#t2f_3781{left:460px;bottom:489px;letter-spacing:-0.12px;}
#t2g_3781{left:639px;bottom:539px;letter-spacing:-0.11px;}
#t2h_3781{left:264px;bottom:246px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2i_3781{left:360px;bottom:246px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t2j_3781{left:76px;bottom:223px;letter-spacing:-0.1px;}
#t2k_3781{left:144px;bottom:223px;letter-spacing:-0.12px;}
#t2l_3781{left:318px;bottom:223px;letter-spacing:-0.12px;}
#t2m_3781{left:76px;bottom:199px;letter-spacing:-0.09px;}
#t2n_3781{left:144px;bottom:199px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2o_3781{left:318px;bottom:199px;letter-spacing:-0.12px;}
#t2p_3781{left:76px;bottom:174px;}
#t2q_3781{left:144px;bottom:174px;letter-spacing:-0.12px;}
#t2r_3781{left:318px;bottom:174px;letter-spacing:-0.11px;}
#t2s_3781{left:318px;bottom:153px;letter-spacing:-0.12px;}

.s1_3781{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3781{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3781{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3781{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3781{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3781{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_3781{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3781" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3781Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3781" style="-webkit-user-select: none;"><object width="935" height="1210" data="3781/3781.svg" type="image/svg+xml" id="pdf3781" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3781" class="t s1_3781">Vol. 3B </span><span id="t2_3781" class="t s1_3781">20-73 </span>
<span id="t3_3781" class="t s2_3781">PERFORMANCE MONITORING </span>
<span id="t4_3781" class="t s3_3781">20.3.10.2 </span><span id="t5_3781" class="t s3_3781">E-core Performance Monitoring Unit </span>
<span id="t6_3781" class="t s4_3781">The core PMU capabilities on the 12th generation Intel Core processor E-core are summarized in Table 20-52 </span>
<span id="t7_3781" class="t s4_3781">below. </span>
<span id="t8_3781" class="t s5_3781">20.3.10.2.1 </span><span id="t9_3781" class="t s5_3781">E-core PEBS Load Latency </span>
<span id="ta_3781" class="t s4_3781">The 12th generation Intel Core processor E-core includes PEBS Load Latency support similar to that described in </span>
<span id="tb_3781" class="t s4_3781">Section 20.9.7. </span>
<span id="tc_3781" class="t s4_3781">When a programmable counter is configured to count MEM_UOPS_RETIRED.LOAD_LATENCY_ABOVE_THRESHOLD </span>
<span id="td_3781" class="t s4_3781">(IA32_PERFEVTSELx[15:0] = 0xD005, with CMASK=0 and INV=0), selected load operations whose latency </span>
<span id="te_3781" class="t s4_3781">exceeds the threshold provided in MSR_PEBS_LD_LAT_THRESHOLD (MSR 03F6H) will be counted. If a PEBS record </span>
<span id="tf_3781" class="t s4_3781">is generated on overflow of this counter, the Memory Access Latency and Memory Auxiliary Info data is reported in </span>
<span id="tg_3781" class="t s4_3781">the Memory Access Info group (Section 20.9.2.2.2). The formats of these fields are shown in Table 20-53 and Table </span>
<span id="th_3781" class="t s4_3781">20-94. </span>
<span id="ti_3781" class="t s5_3781">Table 20-52. </span><span id="tj_3781" class="t s5_3781">Core PMU Summary of the Gracemont Microarchitecture </span>
<span id="tk_3781" class="t s6_3781">Box </span><span id="tl_3781" class="t s6_3781">Gracemont </span>
<span id="tm_3781" class="t s6_3781">Microarchitecture </span>
<span id="tn_3781" class="t s6_3781">Tremont Microarchitecture </span><span id="to_3781" class="t s6_3781">Comment </span>
<span id="tp_3781" class="t s7_3781">Number of fixed-function </span>
<span id="tq_3781" class="t s7_3781">performance-monitoring </span>
<span id="tr_3781" class="t s7_3781">counters per core </span>
<span id="ts_3781" class="t s7_3781">3 </span><span id="tt_3781" class="t s7_3781">3 </span><span id="tu_3781" class="t s7_3781">Use CPUID to enumerate number of </span>
<span id="tv_3781" class="t s7_3781">counters. See Section 20.2.1. </span>
<span id="tw_3781" class="t s7_3781">Number of general-purpose </span>
<span id="tx_3781" class="t s7_3781">counters per core </span>
<span id="ty_3781" class="t s7_3781">6 </span><span id="tz_3781" class="t s7_3781">4 </span><span id="t10_3781" class="t s7_3781">Use CPUID to enumerate number of </span>
<span id="t11_3781" class="t s7_3781">counters. See Section 20.2.1. </span>
<span id="t12_3781" class="t s7_3781">Architectural Performance </span>
<span id="t13_3781" class="t s7_3781">Monitoring version ID </span>
<span id="t14_3781" class="t s7_3781">5 </span><span id="t15_3781" class="t s7_3781">5 </span><span id="t16_3781" class="t s7_3781">See Section 20.2.5. </span>
<span id="t17_3781" class="t s7_3781">PEBS record format encoding </span><span id="t18_3781" class="t s7_3781">0100b </span><span id="t19_3781" class="t s7_3781">0100b </span><span id="t1a_3781" class="t s7_3781">See Section 20.5.5. </span>
<span id="t1b_3781" class="t s7_3781">EPT-friendly PEBS support </span><span id="t1c_3781" class="t s7_3781">Yes </span><span id="t1d_3781" class="t s7_3781">No </span><span id="t1e_3781" class="t s7_3781">See Section 20.9.5. </span>
<span id="t1f_3781" class="t s7_3781">Extended PEBS </span><span id="t1g_3781" class="t s7_3781">Yes </span><span id="t1h_3781" class="t s7_3781">Yes </span><span id="t1i_3781" class="t s7_3781">See Section 20.9.1. </span>
<span id="t1j_3781" class="t s7_3781">Adaptive PEBS </span><span id="t1k_3781" class="t s7_3781">Yes </span><span id="t1l_3781" class="t s7_3781">Yes </span><span id="t1m_3781" class="t s7_3781">See Section 20.9.2. </span>
<span id="t1n_3781" class="t s7_3781">Precise distribution (PDist) PEBS </span><span id="t1o_3781" class="t s7_3781">IA32_PMC0 and </span>
<span id="t1p_3781" class="t s7_3781">IA32_FIXED_CTR0 </span>
<span id="t1q_3781" class="t s7_3781">IA32_PMC0 and </span>
<span id="t1r_3781" class="t s7_3781">IA32_FIXED_CTR0 </span>
<span id="t1s_3781" class="t s7_3781">PDist eliminates skid, see Section </span>
<span id="t1t_3781" class="t s7_3781">20.9.3, Section 20.9.4, and Section </span>
<span id="t1u_3781" class="t s7_3781">20.9.6. </span>
<span id="t1v_3781" class="t s7_3781">PEBS Latency </span><span id="t1w_3781" class="t s7_3781">Load and Store Latency </span><span id="t1x_3781" class="t s7_3781">No </span><span id="t1y_3781" class="t s7_3781">See Section 20.3.10.2.1, Section </span>
<span id="t1z_3781" class="t s7_3781">20.3.10.2.2, Section 20.9.7, and </span>
<span id="t20_3781" class="t s7_3781">Section 20.9.8. </span>
<span id="t21_3781" class="t s7_3781">PEBS Output </span><span id="t22_3781" class="t s7_3781">DS Save Area or Intel® </span>
<span id="t23_3781" class="t s7_3781">Processor Trace </span>
<span id="t24_3781" class="t s7_3781">DS Save Area or Intel® </span>
<span id="t25_3781" class="t s7_3781">Processor Trace </span>
<span id="t26_3781" class="t s7_3781">See Section 20.5.5.2.1. </span>
<span id="t27_3781" class="t s7_3781">Offcore Response </span><span id="t28_3781" class="t s7_3781">MSR 01A6H and 01A7H, </span>
<span id="t29_3781" class="t s7_3781">each core has its own </span>
<span id="t2a_3781" class="t s7_3781">register, extended request </span>
<span id="t2b_3781" class="t s7_3781">and response types. </span>
<span id="t2c_3781" class="t s7_3781">MSR 1A6H and 1A7H, each </span>
<span id="t2d_3781" class="t s7_3781">core has its own register, </span>
<span id="t2e_3781" class="t s7_3781">extended request and </span>
<span id="t2f_3781" class="t s7_3781">response types. </span>
<span id="t2g_3781" class="t s7_3781">See Section 20.5.5.4. </span>
<span id="t2h_3781" class="t s5_3781">Table 20-53. </span><span id="t2i_3781" class="t s5_3781">E-core PEBS Memory Access Info Encoding </span>
<span id="t2j_3781" class="t s6_3781">Bit(s) </span><span id="t2k_3781" class="t s6_3781">Field </span><span id="t2l_3781" class="t s6_3781">Description </span>
<span id="t2m_3781" class="t s7_3781">3:0 </span><span id="t2n_3781" class="t s7_3781">Data Source </span><span id="t2o_3781" class="t s7_3781">The source of the data; see Table 20-54. </span>
<span id="t2p_3781" class="t s7_3781">4 </span><span id="t2q_3781" class="t s7_3781">Lock </span><span id="t2r_3781" class="t s7_3781">0: The operation was not part of a locked transaction. </span>
<span id="t2s_3781" class="t s7_3781">1: The operation was part of a locked transaction. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
