
threadx_PSU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fb74  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  0800fdd0  0800fdd0  00010dd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080102d8  080102d8  000121d8  2**0
                  CONTENTS
  4 .ARM          00000008  080102d8  080102d8  000112d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080102e0  080102e0  000121d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080102e0  080102e0  000112e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080102e4  080102e4  000112e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  080102e8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c20  200001d8  080104c0  000121d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001df8  080104c0  00012df8  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000121d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002140d  00000000  00000000  0001220e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c0f  00000000  00000000  0003361b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001800  00000000  00000000  00038230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011fa  00000000  00000000  00039a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026254  00000000  00000000  0003ac2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002360e  00000000  00000000  00060e7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e8a3d  00000000  00000000  0008448c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016cec9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007498  00000000  00000000  0016cf0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000dc  00000000  00000000  001743a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	200001d8 	.word	0x200001d8
 8000274:	00000000 	.word	0x00000000
 8000278:	0800fdb4 	.word	0x0800fdb4

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	200001dc 	.word	0x200001dc
 8000294:	0800fdb4 	.word	0x0800fdb4

08000298 <_tx_initialize_low_level>:
    .thumb_func
.type _tx_initialize_low_level, function
_tx_initialize_low_level:

    /* Disable interrupts during ThreadX initialization.  */
    CPSID   i
 8000298:	b672      	cpsid	i
    LDR     r1, =__RAM_segment_used_end__           // Build first free address
    ADD     r1, r1, #4                              //
    STR     r1, [r0]                                // Setup first unused memory pointer
#endif
    /* Setup Vector Table Offset Register.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 800029a:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 800029e:	4918      	ldr	r1, [pc, #96]	@ (8000300 <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        // Set vector table address
 80002a0:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08

    /* Enable the cycle count register.  */
    LDR     r0, =0xE0001000                         // Build address of DWT register
 80002a4:	4817      	ldr	r0, [pc, #92]	@ (8000304 <__tx_DBGHandler+0x8>)
    LDR     r1, [r0]                                // Pickup the current value
 80002a6:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              // Set the CYCCNTENA bit
 80002a8:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                // Enable the cycle count register
 80002ac:	6001      	str	r1, [r0, #0]

    /* Set system stack pointer from vector value.  */
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 80002ae:	4816      	ldr	r0, [pc, #88]	@ (8000308 <__tx_DBGHandler+0xc>)
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 80002b0:	4913      	ldr	r1, [pc, #76]	@ (8000300 <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                // Pickup reset stack pointer
 80002b2:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                // Save system stack pointer
 80002b4:	6001      	str	r1, [r0, #0]

    /* Configure SysTick.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 80002b6:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 80002ba:	f647 41ff 	movw	r1, #31999	@ 0x7cff
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 80002be:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                // Build SysTick Control Enable Value
 80002c0:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 80002c4:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 80002c6:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        // Setup System Handlers 4-7 Priority Registers
 80002ca:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 80002ce:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        // Setup System Handlers 8-11 Priority Registers
 80002d2:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    // Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002d6:	490d      	ldr	r1, [pc, #52]	@ (800030c <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0xD20]                        // Setup System Handlers 12-15 Priority Registers
 80002d8:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__tx_BadHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_BadHandler
    .thumb_func
.type __tx_BadHandler, function
__tx_BadHandler:
    B       __tx_BadHandler
 80002e0:	f7ff bffe 	b.w	80002e0 <__tx_BadHandler>

080002e4 <__tx_IntHandler>:
    .thumb_func
.type __tx_IntHandler, function
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002e4:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* .... */
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002e6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002ea:	4770      	bx	lr

080002ec <SysTick_Handler>:
    .thumb_func
.type SysTick_Handler, function
SysTick_Handler:
// VOID TimerInterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002ec:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 80002ee:	f000 f895 	bl	800041c <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002f2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002f6:	4770      	bx	lr

080002f8 <__tx_NMIHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_NMIHandler
    .thumb_func
.type __tx_NMIHandler, function
__tx_NMIHandler:
    B       __tx_NMIHandler
 80002f8:	f7ff bffe 	b.w	80002f8 <__tx_NMIHandler>

080002fc <__tx_DBGHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_DBGHandler
    .thumb_func
.type __tx_DBGHandler, function
__tx_DBGHandler:
    B       __tx_DBGHandler
 80002fc:	f7ff bffe 	b.w	80002fc <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 8000300:	08000000 	.word	0x08000000
    LDR     r0, =0xE0001000                         // Build address of DWT register
 8000304:	e0001000 	.word	0xe0001000
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 8000308:	200016a0 	.word	0x200016a0
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 800030c:	40ff0000 	.word	0x40ff0000

08000310 <_tx_thread_schedule>:
    /* This function should only ever be called on Cortex-M
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
    MOV     r0, #0                                  // Build value for TX_FALSE
 8000310:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000314:	4a2d      	ldr	r2, [pc, #180]	@ (80003cc <_tx_vfp_access+0x4>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000316:	6010      	str	r0, [r2, #0]

#ifdef __ARM_FP
    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000318:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800031c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000320:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000324:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */
    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000326:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800032a:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800032e:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000332:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000336:	f3bf 8f6f 	isb	sy

0800033a <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800033a:	e7fe      	b.n	800033a <__tx_wait_here>

0800033c <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800033c:	4824      	ldr	r0, [pc, #144]	@ (80003d0 <_tx_vfp_access+0x8>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800033e:	4a25      	ldr	r2, [pc, #148]	@ (80003d4 <_tx_vfp_access+0xc>)
    MOV     r3, #0                                  // Build NULL value
 8000340:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000344:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000346:	b191      	cbz	r1, 800036e <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000348:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800034a:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800034e:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000352:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 8000356:	d101      	bne.n	800035c <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 8000358:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

0800035c <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035c:	4c1e      	ldr	r4, [pc, #120]	@ (80003d8 <_tx_vfp_access+0x10>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 800035e:	f84c ed04 	str.w	lr, [ip, #-4]!
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 8000362:	f8c1 c008 	str.w	ip, [r1, #8]
_skip_secure_save:
#endif

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 8000366:	6825      	ldr	r5, [r4, #0]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 8000368:	b10d      	cbz	r5, 800036e <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 800036a:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 800036c:	6023      	str	r3, [r4, #0]

0800036e <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800036e:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000370:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000372:	b1d1      	cbz	r1, 80003aa <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000374:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000376:	b662      	cpsie	i

08000378 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000378:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800037a:	4c17      	ldr	r4, [pc, #92]	@ (80003d8 <_tx_vfp_access+0x10>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800037c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800037e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000382:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000384:	6025      	str	r5, [r4, #0]
    POP     {r0,r1}                                 // Restore r1 (and dummy r0)
_skip_secure_restore:
#endif

    /* Restore the thread context and PSP.  */
    LDR     r12, [r1, #12]                          // Get stack start
 8000386:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    MSR     PSPLIM, r12                             // Set stack limit
 800038a:	f38c 880b 	msr	PSPLIM, ip
    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 800038e:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 8000392:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000396:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 800039a:	d101      	bne.n	80003a0 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 800039c:	ecbc 8a10 	vldmia	ip!, {s16-s31}

080003a0 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 80003a0:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 80003a4:	f38c 8809 	msr	PSP, ip

    BX      lr                                      // Return to thread!
 80003a8:	4770      	bx	lr

080003aa <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80003aa:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 80003ac:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 80003ae:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 80003b0:	b909      	cbnz	r1, 80003b6 <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003b2:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 80003b4:	e7f9      	b.n	80003aa <__tx_ts_wait>

080003b6 <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */
__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 80003b6:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 80003ba:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 80003be:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003c2:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 80003c4:	e7d8      	b.n	8000378 <__tx_ts_restore>
 80003c6:	bf00      	nop

080003c8 <_tx_vfp_access>:
.type _tx_vfp_access, function
_tx_vfp_access:
#if TX_ENABLE_FPU_SUPPORT
    VMOV.F32 s0, s0                                 // Simply access the VFP
#endif
    BX       lr                                     // Return to caller
 80003c8:	4770      	bx	lr
 80003ca:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003cc:	2000173c 	.word	0x2000173c
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003d0:	200016a4 	.word	0x200016a4
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003d4:	200016a8 	.word	0x200016a8
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003d8:	20001ca8 	.word	0x20001ca8

080003dc <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 80003dc:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 80003de:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 80003e2:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
#ifdef TX_SINGLE_MODE_SECURE
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value for secure mode
#else
    LDR     r3, =0xFFFFFFBC                         // Build initial LR value to return to non-secure PSP
 80003e6:	f06f 0343 	mvn.w	r3, #67	@ 0x43
#endif
    STR     r3, [r2, #0]                            // Save on the stack
 80003ea:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 80003ec:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 80003f0:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 80003f2:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 80003f4:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 80003f6:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 80003f8:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 80003fa:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 80003fc:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 80003fe:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000400:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000402:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000404:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 8000406:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 8000408:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800040a:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 800040e:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000410:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000412:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 8000416:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 8000418:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800041a:	4770      	bx	lr

0800041c <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800041c:	4922      	ldr	r1, [pc, #136]	@ (80004a8 <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 800041e:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000420:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000424:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000426:	4b21      	ldr	r3, [pc, #132]	@ (80004ac <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 8000428:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800042a:	b13a      	cbz	r2, 800043c <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 800042c:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000430:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000432:	b91a      	cbnz	r2, 800043c <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000434:	4b1e      	ldr	r3, [pc, #120]	@ (80004b0 <__tx_timer_nothing_expired+0x10>)
    MOV     r0, #1                                  // Build expired value
 8000436:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800043a:	6018      	str	r0, [r3, #0]

0800043c <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 800043c:	491d      	ldr	r1, [pc, #116]	@ (80004b4 <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 800043e:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000440:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000442:	b122      	cbz	r2, 800044e <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000444:	4b1c      	ldr	r3, [pc, #112]	@ (80004b8 <__tx_timer_nothing_expired+0x18>)
    MOV     r2, #1                                  // Build expired value
 8000446:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800044a:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 800044c:	e008      	b.n	8000460 <__tx_timer_done>

0800044e <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 800044e:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000452:	4b1a      	ldr	r3, [pc, #104]	@ (80004bc <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000454:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 8000456:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 8000458:	d101      	bne.n	800045e <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800045a:	4b19      	ldr	r3, [pc, #100]	@ (80004c0 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 800045c:	6818      	ldr	r0, [r3, #0]

0800045e <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 800045e:	6008      	str	r0, [r1, #0]

08000460 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 8000460:	4b13      	ldr	r3, [pc, #76]	@ (80004b0 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 8000462:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 8000464:	b912      	cbnz	r2, 800046c <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 8000466:	4914      	ldr	r1, [pc, #80]	@ (80004b8 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000468:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 800046a:	b1c8      	cbz	r0, 80004a0 <__tx_timer_nothing_expired>

0800046c <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    PUSH    {r0, lr}                                // Save the lr register on the stack
 800046c:	b501      	push	{r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 800046e:	4912      	ldr	r1, [pc, #72]	@ (80004b8 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000470:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 8000472:	b108      	cbz	r0, 8000478 <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 8000474:	f00a fd3e 	bl	800aef4 <_tx_timer_expiration_process>

08000478 <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 8000478:	4b0d      	ldr	r3, [pc, #52]	@ (80004b0 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 800047a:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 800047c:	b172      	cbz	r2, 800049c <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 800047e:	f00a fc8d 	bl	800ad9c <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000482:	4810      	ldr	r0, [pc, #64]	@ (80004c4 <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 8000484:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 8000486:	b949      	cbnz	r1, 800049c <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000488:	480f      	ldr	r0, [pc, #60]	@ (80004c8 <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 800048a:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800048c:	4a0f      	ldr	r2, [pc, #60]	@ (80004cc <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 800048e:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000490:	480f      	ldr	r0, [pc, #60]	@ (80004d0 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000492:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 8000496:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 8000498:	d000      	beq.n	800049c <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 800049a:	6002      	str	r2, [r0, #0]

0800049c <__tx_timer_not_ts_expiration>:
__tx_timer_skip_time_slice:
    // }

__tx_timer_not_ts_expiration:

    POP     {r0, lr}                                // Recover lr register (r0 is just there for
 800049c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

080004a0 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 80004a0:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 80004a4:	4770      	bx	lr
 80004a6:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80004a8:	20001748 	.word	0x20001748
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80004ac:	20001ca8 	.word	0x20001ca8
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80004b0:	2000174c 	.word	0x2000174c
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80004b4:	200017d8 	.word	0x200017d8
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80004b8:	200017dc 	.word	0x200017dc
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80004bc:	200017d4 	.word	0x200017d4
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80004c0:	200017d0 	.word	0x200017d0
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004c4:	2000173c 	.word	0x2000173c
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004c8:	200016a4 	.word	0x200016a4
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004cc:	200016a8 	.word	0x200016a8
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004d0:	e000ed04 	.word	0xe000ed04

080004d4 <strlen>:
 80004d4:	4603      	mov	r3, r0
 80004d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80004da:	2a00      	cmp	r2, #0
 80004dc:	d1fb      	bne.n	80004d6 <strlen+0x2>
 80004de:	1a18      	subs	r0, r3, r0
 80004e0:	3801      	subs	r0, #1
 80004e2:	4770      	bx	lr

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	@ 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__aeabi_dmul>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8de 	bleq	8000a38 <__aeabi_dmul+0x1dc>
 800087c:	442c      	add	r4, r5
 800087e:	ea81 0603 	eor.w	r6, r1, r3
 8000882:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000886:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800088a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800088e:	bf18      	it	ne
 8000890:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000894:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000898:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800089c:	d038      	beq.n	8000910 <__aeabi_dmul+0xb4>
 800089e:	fba0 ce02 	umull	ip, lr, r0, r2
 80008a2:	f04f 0500 	mov.w	r5, #0
 80008a6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80008aa:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80008ae:	fbe0 e503 	umlal	lr, r5, r0, r3
 80008b2:	f04f 0600 	mov.w	r6, #0
 80008b6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80008ba:	f09c 0f00 	teq	ip, #0
 80008be:	bf18      	it	ne
 80008c0:	f04e 0e01 	orrne.w	lr, lr, #1
 80008c4:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80008c8:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80008cc:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80008d0:	d204      	bcs.n	80008dc <__aeabi_dmul+0x80>
 80008d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80008d6:	416d      	adcs	r5, r5
 80008d8:	eb46 0606 	adc.w	r6, r6, r6
 80008dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80008e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80008e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80008e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80008ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80008f0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f4:	bf88      	it	hi
 80008f6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fa:	d81e      	bhi.n	800093a <__aeabi_dmul+0xde>
 80008fc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000900:	bf08      	it	eq
 8000902:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000914:	ea46 0101 	orr.w	r1, r6, r1
 8000918:	ea40 0002 	orr.w	r0, r0, r2
 800091c:	ea81 0103 	eor.w	r1, r1, r3
 8000920:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	f300 80ab 	bgt.w	8000a94 <__aeabi_dmul+0x238>
 800093e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000942:	bfde      	ittt	le
 8000944:	2000      	movle	r0, #0
 8000946:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800094a:	bd70      	pople	{r4, r5, r6, pc}
 800094c:	f1c4 0400 	rsb	r4, r4, #0
 8000950:	3c20      	subs	r4, #32
 8000952:	da35      	bge.n	80009c0 <__aeabi_dmul+0x164>
 8000954:	340c      	adds	r4, #12
 8000956:	dc1b      	bgt.n	8000990 <__aeabi_dmul+0x134>
 8000958:	f104 0414 	add.w	r4, r4, #20
 800095c:	f1c4 0520 	rsb	r5, r4, #32
 8000960:	fa00 f305 	lsl.w	r3, r0, r5
 8000964:	fa20 f004 	lsr.w	r0, r0, r4
 8000968:	fa01 f205 	lsl.w	r2, r1, r5
 800096c:	ea40 0002 	orr.w	r0, r0, r2
 8000970:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000974:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000978:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800097c:	fa21 f604 	lsr.w	r6, r1, r4
 8000980:	eb42 0106 	adc.w	r1, r2, r6
 8000984:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000988:	bf08      	it	eq
 800098a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f1c4 040c 	rsb	r4, r4, #12
 8000994:	f1c4 0520 	rsb	r5, r4, #32
 8000998:	fa00 f304 	lsl.w	r3, r0, r4
 800099c:	fa20 f005 	lsr.w	r0, r0, r5
 80009a0:	fa01 f204 	lsl.w	r2, r1, r4
 80009a4:	ea40 0002 	orr.w	r0, r0, r2
 80009a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80009ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80009b0:	f141 0100 	adc.w	r1, r1, #0
 80009b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009b8:	bf08      	it	eq
 80009ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f1c4 0520 	rsb	r5, r4, #32
 80009c4:	fa00 f205 	lsl.w	r2, r0, r5
 80009c8:	ea4e 0e02 	orr.w	lr, lr, r2
 80009cc:	fa20 f304 	lsr.w	r3, r0, r4
 80009d0:	fa01 f205 	lsl.w	r2, r1, r5
 80009d4:	ea43 0302 	orr.w	r3, r3, r2
 80009d8:	fa21 f004 	lsr.w	r0, r1, r4
 80009dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80009e0:	fa21 f204 	lsr.w	r2, r1, r4
 80009e4:	ea20 0002 	bic.w	r0, r0, r2
 80009e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80009ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009f0:	bf08      	it	eq
 80009f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009f6:	bd70      	pop	{r4, r5, r6, pc}
 80009f8:	f094 0f00 	teq	r4, #0
 80009fc:	d10f      	bne.n	8000a1e <__aeabi_dmul+0x1c2>
 80009fe:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000a02:	0040      	lsls	r0, r0, #1
 8000a04:	eb41 0101 	adc.w	r1, r1, r1
 8000a08:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a0c:	bf08      	it	eq
 8000a0e:	3c01      	subeq	r4, #1
 8000a10:	d0f7      	beq.n	8000a02 <__aeabi_dmul+0x1a6>
 8000a12:	ea41 0106 	orr.w	r1, r1, r6
 8000a16:	f095 0f00 	teq	r5, #0
 8000a1a:	bf18      	it	ne
 8000a1c:	4770      	bxne	lr
 8000a1e:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000a22:	0052      	lsls	r2, r2, #1
 8000a24:	eb43 0303 	adc.w	r3, r3, r3
 8000a28:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000a2c:	bf08      	it	eq
 8000a2e:	3d01      	subeq	r5, #1
 8000a30:	d0f7      	beq.n	8000a22 <__aeabi_dmul+0x1c6>
 8000a32:	ea43 0306 	orr.w	r3, r3, r6
 8000a36:	4770      	bx	lr
 8000a38:	ea94 0f0c 	teq	r4, ip
 8000a3c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a40:	bf18      	it	ne
 8000a42:	ea95 0f0c 	teqne	r5, ip
 8000a46:	d00c      	beq.n	8000a62 <__aeabi_dmul+0x206>
 8000a48:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a4c:	bf18      	it	ne
 8000a4e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a52:	d1d1      	bne.n	80009f8 <__aeabi_dmul+0x19c>
 8000a54:	ea81 0103 	eor.w	r1, r1, r3
 8000a58:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	bd70      	pop	{r4, r5, r6, pc}
 8000a62:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a66:	bf06      	itte	eq
 8000a68:	4610      	moveq	r0, r2
 8000a6a:	4619      	moveq	r1, r3
 8000a6c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a70:	d019      	beq.n	8000aa6 <__aeabi_dmul+0x24a>
 8000a72:	ea94 0f0c 	teq	r4, ip
 8000a76:	d102      	bne.n	8000a7e <__aeabi_dmul+0x222>
 8000a78:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000a7c:	d113      	bne.n	8000aa6 <__aeabi_dmul+0x24a>
 8000a7e:	ea95 0f0c 	teq	r5, ip
 8000a82:	d105      	bne.n	8000a90 <__aeabi_dmul+0x234>
 8000a84:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000a88:	bf1c      	itt	ne
 8000a8a:	4610      	movne	r0, r2
 8000a8c:	4619      	movne	r1, r3
 8000a8e:	d10a      	bne.n	8000aa6 <__aeabi_dmul+0x24a>
 8000a90:	ea81 0103 	eor.w	r1, r1, r3
 8000a94:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000a98:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000a9c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	bd70      	pop	{r4, r5, r6, pc}
 8000aa6:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000aaa:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000aae:	bd70      	pop	{r4, r5, r6, pc}

08000ab0 <__aeabi_ddiv>:
 8000ab0:	b570      	push	{r4, r5, r6, lr}
 8000ab2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ab6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000aba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000abe:	bf1d      	ittte	ne
 8000ac0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000ac4:	ea94 0f0c 	teqne	r4, ip
 8000ac8:	ea95 0f0c 	teqne	r5, ip
 8000acc:	f000 f8a7 	bleq	8000c1e <__aeabi_ddiv+0x16e>
 8000ad0:	eba4 0405 	sub.w	r4, r4, r5
 8000ad4:	ea81 0e03 	eor.w	lr, r1, r3
 8000ad8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000adc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000ae0:	f000 8088 	beq.w	8000bf4 <__aeabi_ddiv+0x144>
 8000ae4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000ae8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000aec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000af0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000af4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000af8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000afc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000b00:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000b04:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000b08:	429d      	cmp	r5, r3
 8000b0a:	bf08      	it	eq
 8000b0c:	4296      	cmpeq	r6, r2
 8000b0e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000b12:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000b16:	d202      	bcs.n	8000b1e <__aeabi_ddiv+0x6e>
 8000b18:	085b      	lsrs	r3, r3, #1
 8000b1a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b1e:	1ab6      	subs	r6, r6, r2
 8000b20:	eb65 0503 	sbc.w	r5, r5, r3
 8000b24:	085b      	lsrs	r3, r3, #1
 8000b26:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b2a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000b2e:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000b32:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b36:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b3a:	bf22      	ittt	cs
 8000b3c:	1ab6      	subcs	r6, r6, r2
 8000b3e:	4675      	movcs	r5, lr
 8000b40:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b44:	085b      	lsrs	r3, r3, #1
 8000b46:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b4a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b4e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b52:	bf22      	ittt	cs
 8000b54:	1ab6      	subcs	r6, r6, r2
 8000b56:	4675      	movcs	r5, lr
 8000b58:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b5c:	085b      	lsrs	r3, r3, #1
 8000b5e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b62:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b66:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b6a:	bf22      	ittt	cs
 8000b6c:	1ab6      	subcs	r6, r6, r2
 8000b6e:	4675      	movcs	r5, lr
 8000b70:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b74:	085b      	lsrs	r3, r3, #1
 8000b76:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b7a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b7e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b82:	bf22      	ittt	cs
 8000b84:	1ab6      	subcs	r6, r6, r2
 8000b86:	4675      	movcs	r5, lr
 8000b88:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b8c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000b90:	d018      	beq.n	8000bc4 <__aeabi_ddiv+0x114>
 8000b92:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000b96:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000b9a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000b9e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000ba2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000ba6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000baa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000bae:	d1c0      	bne.n	8000b32 <__aeabi_ddiv+0x82>
 8000bb0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000bb4:	d10b      	bne.n	8000bce <__aeabi_ddiv+0x11e>
 8000bb6:	ea41 0100 	orr.w	r1, r1, r0
 8000bba:	f04f 0000 	mov.w	r0, #0
 8000bbe:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000bc2:	e7b6      	b.n	8000b32 <__aeabi_ddiv+0x82>
 8000bc4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000bc8:	bf04      	itt	eq
 8000bca:	4301      	orreq	r1, r0
 8000bcc:	2000      	moveq	r0, #0
 8000bce:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000bd2:	bf88      	it	hi
 8000bd4:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000bd8:	f63f aeaf 	bhi.w	800093a <__aeabi_dmul+0xde>
 8000bdc:	ebb5 0c03 	subs.w	ip, r5, r3
 8000be0:	bf04      	itt	eq
 8000be2:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000be6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000bea:	f150 0000 	adcs.w	r0, r0, #0
 8000bee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000bf2:	bd70      	pop	{r4, r5, r6, pc}
 8000bf4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000bf8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000bfc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000c00:	bfc2      	ittt	gt
 8000c02:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000c06:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000c0a:	bd70      	popgt	{r4, r5, r6, pc}
 8000c0c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c10:	f04f 0e00 	mov.w	lr, #0
 8000c14:	3c01      	subs	r4, #1
 8000c16:	e690      	b.n	800093a <__aeabi_dmul+0xde>
 8000c18:	ea45 0e06 	orr.w	lr, r5, r6
 8000c1c:	e68d      	b.n	800093a <__aeabi_dmul+0xde>
 8000c1e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c22:	ea94 0f0c 	teq	r4, ip
 8000c26:	bf08      	it	eq
 8000c28:	ea95 0f0c 	teqeq	r5, ip
 8000c2c:	f43f af3b 	beq.w	8000aa6 <__aeabi_dmul+0x24a>
 8000c30:	ea94 0f0c 	teq	r4, ip
 8000c34:	d10a      	bne.n	8000c4c <__aeabi_ddiv+0x19c>
 8000c36:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000c3a:	f47f af34 	bne.w	8000aa6 <__aeabi_dmul+0x24a>
 8000c3e:	ea95 0f0c 	teq	r5, ip
 8000c42:	f47f af25 	bne.w	8000a90 <__aeabi_dmul+0x234>
 8000c46:	4610      	mov	r0, r2
 8000c48:	4619      	mov	r1, r3
 8000c4a:	e72c      	b.n	8000aa6 <__aeabi_dmul+0x24a>
 8000c4c:	ea95 0f0c 	teq	r5, ip
 8000c50:	d106      	bne.n	8000c60 <__aeabi_ddiv+0x1b0>
 8000c52:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000c56:	f43f aefd 	beq.w	8000a54 <__aeabi_dmul+0x1f8>
 8000c5a:	4610      	mov	r0, r2
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	e722      	b.n	8000aa6 <__aeabi_dmul+0x24a>
 8000c60:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c64:	bf18      	it	ne
 8000c66:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c6a:	f47f aec5 	bne.w	80009f8 <__aeabi_dmul+0x19c>
 8000c6e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000c72:	f47f af0d 	bne.w	8000a90 <__aeabi_dmul+0x234>
 8000c76:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000c7a:	f47f aeeb 	bne.w	8000a54 <__aeabi_dmul+0x1f8>
 8000c7e:	e712      	b.n	8000aa6 <__aeabi_dmul+0x24a>

08000c80 <__gedf2>:
 8000c80:	f04f 3cff 	mov.w	ip, #4294967295
 8000c84:	e006      	b.n	8000c94 <__cmpdf2+0x4>
 8000c86:	bf00      	nop

08000c88 <__ledf2>:
 8000c88:	f04f 0c01 	mov.w	ip, #1
 8000c8c:	e002      	b.n	8000c94 <__cmpdf2+0x4>
 8000c8e:	bf00      	nop

08000c90 <__cmpdf2>:
 8000c90:	f04f 0c01 	mov.w	ip, #1
 8000c94:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ca0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ca4:	bf18      	it	ne
 8000ca6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000caa:	d01b      	beq.n	8000ce4 <__cmpdf2+0x54>
 8000cac:	b001      	add	sp, #4
 8000cae:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000cb2:	bf0c      	ite	eq
 8000cb4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000cb8:	ea91 0f03 	teqne	r1, r3
 8000cbc:	bf02      	ittt	eq
 8000cbe:	ea90 0f02 	teqeq	r0, r2
 8000cc2:	2000      	moveq	r0, #0
 8000cc4:	4770      	bxeq	lr
 8000cc6:	f110 0f00 	cmn.w	r0, #0
 8000cca:	ea91 0f03 	teq	r1, r3
 8000cce:	bf58      	it	pl
 8000cd0:	4299      	cmppl	r1, r3
 8000cd2:	bf08      	it	eq
 8000cd4:	4290      	cmpeq	r0, r2
 8000cd6:	bf2c      	ite	cs
 8000cd8:	17d8      	asrcs	r0, r3, #31
 8000cda:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000cde:	f040 0001 	orr.w	r0, r0, #1
 8000ce2:	4770      	bx	lr
 8000ce4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ce8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000cec:	d102      	bne.n	8000cf4 <__cmpdf2+0x64>
 8000cee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000cf2:	d107      	bne.n	8000d04 <__cmpdf2+0x74>
 8000cf4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000cf8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000cfc:	d1d6      	bne.n	8000cac <__cmpdf2+0x1c>
 8000cfe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000d02:	d0d3      	beq.n	8000cac <__cmpdf2+0x1c>
 8000d04:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop

08000d0c <__aeabi_cdrcmple>:
 8000d0c:	4684      	mov	ip, r0
 8000d0e:	4610      	mov	r0, r2
 8000d10:	4662      	mov	r2, ip
 8000d12:	468c      	mov	ip, r1
 8000d14:	4619      	mov	r1, r3
 8000d16:	4663      	mov	r3, ip
 8000d18:	e000      	b.n	8000d1c <__aeabi_cdcmpeq>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_cdcmpeq>:
 8000d1c:	b501      	push	{r0, lr}
 8000d1e:	f7ff ffb7 	bl	8000c90 <__cmpdf2>
 8000d22:	2800      	cmp	r0, #0
 8000d24:	bf48      	it	mi
 8000d26:	f110 0f00 	cmnmi.w	r0, #0
 8000d2a:	bd01      	pop	{r0, pc}

08000d2c <__aeabi_dcmpeq>:
 8000d2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d30:	f7ff fff4 	bl	8000d1c <__aeabi_cdcmpeq>
 8000d34:	bf0c      	ite	eq
 8000d36:	2001      	moveq	r0, #1
 8000d38:	2000      	movne	r0, #0
 8000d3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d3e:	bf00      	nop

08000d40 <__aeabi_dcmplt>:
 8000d40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d44:	f7ff ffea 	bl	8000d1c <__aeabi_cdcmpeq>
 8000d48:	bf34      	ite	cc
 8000d4a:	2001      	movcc	r0, #1
 8000d4c:	2000      	movcs	r0, #0
 8000d4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d52:	bf00      	nop

08000d54 <__aeabi_dcmple>:
 8000d54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d58:	f7ff ffe0 	bl	8000d1c <__aeabi_cdcmpeq>
 8000d5c:	bf94      	ite	ls
 8000d5e:	2001      	movls	r0, #1
 8000d60:	2000      	movhi	r0, #0
 8000d62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d66:	bf00      	nop

08000d68 <__aeabi_dcmpge>:
 8000d68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d6c:	f7ff ffce 	bl	8000d0c <__aeabi_cdrcmple>
 8000d70:	bf94      	ite	ls
 8000d72:	2001      	movls	r0, #1
 8000d74:	2000      	movhi	r0, #0
 8000d76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d7a:	bf00      	nop

08000d7c <__aeabi_dcmpgt>:
 8000d7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d80:	f7ff ffc4 	bl	8000d0c <__aeabi_cdrcmple>
 8000d84:	bf34      	ite	cc
 8000d86:	2001      	movcc	r0, #1
 8000d88:	2000      	movcs	r0, #0
 8000d8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d8e:	bf00      	nop

08000d90 <__aeabi_dcmpun>:
 8000d90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000d94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d98:	d102      	bne.n	8000da0 <__aeabi_dcmpun+0x10>
 8000d9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000d9e:	d10a      	bne.n	8000db6 <__aeabi_dcmpun+0x26>
 8000da0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000da4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000da8:	d102      	bne.n	8000db0 <__aeabi_dcmpun+0x20>
 8000daa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000dae:	d102      	bne.n	8000db6 <__aeabi_dcmpun+0x26>
 8000db0:	f04f 0000 	mov.w	r0, #0
 8000db4:	4770      	bx	lr
 8000db6:	f04f 0001 	mov.w	r0, #1
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_d2iz>:
 8000dbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000dc0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000dc4:	d215      	bcs.n	8000df2 <__aeabi_d2iz+0x36>
 8000dc6:	d511      	bpl.n	8000dec <__aeabi_d2iz+0x30>
 8000dc8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000dcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000dd0:	d912      	bls.n	8000df8 <__aeabi_d2iz+0x3c>
 8000dd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000dd6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000dda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000dde:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000de2:	fa23 f002 	lsr.w	r0, r3, r2
 8000de6:	bf18      	it	ne
 8000de8:	4240      	negne	r0, r0
 8000dea:	4770      	bx	lr
 8000dec:	f04f 0000 	mov.w	r0, #0
 8000df0:	4770      	bx	lr
 8000df2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000df6:	d105      	bne.n	8000e04 <__aeabi_d2iz+0x48>
 8000df8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000dfc:	bf08      	it	eq
 8000dfe:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000e02:	4770      	bx	lr
 8000e04:	f04f 0000 	mov.w	r0, #0
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop

08000e0c <__aeabi_d2uiz>:
 8000e0c:	004a      	lsls	r2, r1, #1
 8000e0e:	d211      	bcs.n	8000e34 <__aeabi_d2uiz+0x28>
 8000e10:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000e14:	d211      	bcs.n	8000e3a <__aeabi_d2uiz+0x2e>
 8000e16:	d50d      	bpl.n	8000e34 <__aeabi_d2uiz+0x28>
 8000e18:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000e1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000e20:	d40e      	bmi.n	8000e40 <__aeabi_d2uiz+0x34>
 8000e22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000e26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000e2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000e32:	4770      	bx	lr
 8000e34:	f04f 0000 	mov.w	r0, #0
 8000e38:	4770      	bx	lr
 8000e3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000e3e:	d102      	bne.n	8000e46 <__aeabi_d2uiz+0x3a>
 8000e40:	f04f 30ff 	mov.w	r0, #4294967295
 8000e44:	4770      	bx	lr
 8000e46:	f04f 0000 	mov.w	r0, #0
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_d2f>:
 8000e4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000e50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000e54:	bf24      	itt	cs
 8000e56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000e5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000e5e:	d90d      	bls.n	8000e7c <__aeabi_d2f+0x30>
 8000e60:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000e68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000e6c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000e70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000e74:	bf08      	it	eq
 8000e76:	f020 0001 	biceq.w	r0, r0, #1
 8000e7a:	4770      	bx	lr
 8000e7c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000e80:	d121      	bne.n	8000ec6 <__aeabi_d2f+0x7a>
 8000e82:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000e86:	bfbc      	itt	lt
 8000e88:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000e8c:	4770      	bxlt	lr
 8000e8e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000e92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000e96:	f1c2 0218 	rsb	r2, r2, #24
 8000e9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000e9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ea2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ea6:	bf18      	it	ne
 8000ea8:	f040 0001 	orrne.w	r0, r0, #1
 8000eac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000eb0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000eb4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000eb8:	ea40 000c 	orr.w	r0, r0, ip
 8000ebc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ec0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ec4:	e7cc      	b.n	8000e60 <__aeabi_d2f+0x14>
 8000ec6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000eca:	d107      	bne.n	8000edc <__aeabi_d2f+0x90>
 8000ecc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ed0:	bf1e      	ittt	ne
 8000ed2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ed6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000eda:	4770      	bxne	lr
 8000edc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ee0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <__aeabi_uldivmod>:
 8000eec:	b953      	cbnz	r3, 8000f04 <__aeabi_uldivmod+0x18>
 8000eee:	b94a      	cbnz	r2, 8000f04 <__aeabi_uldivmod+0x18>
 8000ef0:	2900      	cmp	r1, #0
 8000ef2:	bf08      	it	eq
 8000ef4:	2800      	cmpeq	r0, #0
 8000ef6:	bf1c      	itt	ne
 8000ef8:	f04f 31ff 	movne.w	r1, #4294967295
 8000efc:	f04f 30ff 	movne.w	r0, #4294967295
 8000f00:	f000 b9b4 	b.w	800126c <__aeabi_idiv0>
 8000f04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f0c:	f000 f83c 	bl	8000f88 <__udivmoddi4>
 8000f10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f18:	b004      	add	sp, #16
 8000f1a:	4770      	bx	lr

08000f1c <__aeabi_d2lz>:
 8000f1c:	b538      	push	{r3, r4, r5, lr}
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2300      	movs	r3, #0
 8000f22:	4604      	mov	r4, r0
 8000f24:	460d      	mov	r5, r1
 8000f26:	f7ff ff0b 	bl	8000d40 <__aeabi_dcmplt>
 8000f2a:	b928      	cbnz	r0, 8000f38 <__aeabi_d2lz+0x1c>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	4629      	mov	r1, r5
 8000f30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f34:	f000 b80a 	b.w	8000f4c <__aeabi_d2ulz>
 8000f38:	4620      	mov	r0, r4
 8000f3a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f3e:	f000 f805 	bl	8000f4c <__aeabi_d2ulz>
 8000f42:	4240      	negs	r0, r0
 8000f44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f48:	bd38      	pop	{r3, r4, r5, pc}
 8000f4a:	bf00      	nop

08000f4c <__aeabi_d2ulz>:
 8000f4c:	b5d0      	push	{r4, r6, r7, lr}
 8000f4e:	2200      	movs	r2, #0
 8000f50:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <__aeabi_d2ulz+0x34>)
 8000f52:	4606      	mov	r6, r0
 8000f54:	460f      	mov	r7, r1
 8000f56:	f7ff fc81 	bl	800085c <__aeabi_dmul>
 8000f5a:	f7ff ff57 	bl	8000e0c <__aeabi_d2uiz>
 8000f5e:	4604      	mov	r4, r0
 8000f60:	f7ff fc02 	bl	8000768 <__aeabi_ui2d>
 8000f64:	2200      	movs	r2, #0
 8000f66:	4b07      	ldr	r3, [pc, #28]	@ (8000f84 <__aeabi_d2ulz+0x38>)
 8000f68:	f7ff fc78 	bl	800085c <__aeabi_dmul>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	460b      	mov	r3, r1
 8000f70:	4630      	mov	r0, r6
 8000f72:	4639      	mov	r1, r7
 8000f74:	f7ff faba 	bl	80004ec <__aeabi_dsub>
 8000f78:	f7ff ff48 	bl	8000e0c <__aeabi_d2uiz>
 8000f7c:	4621      	mov	r1, r4
 8000f7e:	bdd0      	pop	{r4, r6, r7, pc}
 8000f80:	3df00000 	.word	0x3df00000
 8000f84:	41f00000 	.word	0x41f00000

08000f88 <__udivmoddi4>:
 8000f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f8c:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000f8e:	460c      	mov	r4, r1
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d14d      	bne.n	8001030 <__udivmoddi4+0xa8>
 8000f94:	428a      	cmp	r2, r1
 8000f96:	460f      	mov	r7, r1
 8000f98:	4684      	mov	ip, r0
 8000f9a:	4696      	mov	lr, r2
 8000f9c:	fab2 f382 	clz	r3, r2
 8000fa0:	d960      	bls.n	8001064 <__udivmoddi4+0xdc>
 8000fa2:	b14b      	cbz	r3, 8000fb8 <__udivmoddi4+0x30>
 8000fa4:	fa02 fe03 	lsl.w	lr, r2, r3
 8000fa8:	f1c3 0220 	rsb	r2, r3, #32
 8000fac:	409f      	lsls	r7, r3
 8000fae:	fa00 fc03 	lsl.w	ip, r0, r3
 8000fb2:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb6:	4317      	orrs	r7, r2
 8000fb8:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000fbc:	fa1f f48e 	uxth.w	r4, lr
 8000fc0:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000fc4:	fbb7 f1f6 	udiv	r1, r7, r6
 8000fc8:	fb06 7711 	mls	r7, r6, r1, r7
 8000fcc:	fb01 f004 	mul.w	r0, r1, r4
 8000fd0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000fd4:	4290      	cmp	r0, r2
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x62>
 8000fd8:	eb1e 0202 	adds.w	r2, lr, r2
 8000fdc:	f101 37ff 	add.w	r7, r1, #4294967295
 8000fe0:	d202      	bcs.n	8000fe8 <__udivmoddi4+0x60>
 8000fe2:	4290      	cmp	r0, r2
 8000fe4:	f200 812d 	bhi.w	8001242 <__udivmoddi4+0x2ba>
 8000fe8:	4639      	mov	r1, r7
 8000fea:	1a12      	subs	r2, r2, r0
 8000fec:	fa1f fc8c 	uxth.w	ip, ip
 8000ff0:	fbb2 f0f6 	udiv	r0, r2, r6
 8000ff4:	fb06 2210 	mls	r2, r6, r0, r2
 8000ff8:	fb00 f404 	mul.w	r4, r0, r4
 8000ffc:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8001000:	4564      	cmp	r4, ip
 8001002:	d908      	bls.n	8001016 <__udivmoddi4+0x8e>
 8001004:	eb1e 0c0c 	adds.w	ip, lr, ip
 8001008:	f100 32ff 	add.w	r2, r0, #4294967295
 800100c:	d202      	bcs.n	8001014 <__udivmoddi4+0x8c>
 800100e:	4564      	cmp	r4, ip
 8001010:	f200 811a 	bhi.w	8001248 <__udivmoddi4+0x2c0>
 8001014:	4610      	mov	r0, r2
 8001016:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800101a:	ebac 0c04 	sub.w	ip, ip, r4
 800101e:	2100      	movs	r1, #0
 8001020:	b125      	cbz	r5, 800102c <__udivmoddi4+0xa4>
 8001022:	fa2c f303 	lsr.w	r3, ip, r3
 8001026:	2200      	movs	r2, #0
 8001028:	e9c5 3200 	strd	r3, r2, [r5]
 800102c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001030:	428b      	cmp	r3, r1
 8001032:	d905      	bls.n	8001040 <__udivmoddi4+0xb8>
 8001034:	b10d      	cbz	r5, 800103a <__udivmoddi4+0xb2>
 8001036:	e9c5 0100 	strd	r0, r1, [r5]
 800103a:	2100      	movs	r1, #0
 800103c:	4608      	mov	r0, r1
 800103e:	e7f5      	b.n	800102c <__udivmoddi4+0xa4>
 8001040:	fab3 f183 	clz	r1, r3
 8001044:	2900      	cmp	r1, #0
 8001046:	d14d      	bne.n	80010e4 <__udivmoddi4+0x15c>
 8001048:	42a3      	cmp	r3, r4
 800104a:	f0c0 80f2 	bcc.w	8001232 <__udivmoddi4+0x2aa>
 800104e:	4290      	cmp	r0, r2
 8001050:	f080 80ef 	bcs.w	8001232 <__udivmoddi4+0x2aa>
 8001054:	4606      	mov	r6, r0
 8001056:	4623      	mov	r3, r4
 8001058:	4608      	mov	r0, r1
 800105a:	2d00      	cmp	r5, #0
 800105c:	d0e6      	beq.n	800102c <__udivmoddi4+0xa4>
 800105e:	e9c5 6300 	strd	r6, r3, [r5]
 8001062:	e7e3      	b.n	800102c <__udivmoddi4+0xa4>
 8001064:	2b00      	cmp	r3, #0
 8001066:	f040 80a2 	bne.w	80011ae <__udivmoddi4+0x226>
 800106a:	1a8a      	subs	r2, r1, r2
 800106c:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8001070:	fa1f f68e 	uxth.w	r6, lr
 8001074:	2101      	movs	r1, #1
 8001076:	fbb2 f4f7 	udiv	r4, r2, r7
 800107a:	fb07 2014 	mls	r0, r7, r4, r2
 800107e:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8001082:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001086:	fb06 f004 	mul.w	r0, r6, r4
 800108a:	4290      	cmp	r0, r2
 800108c:	d90f      	bls.n	80010ae <__udivmoddi4+0x126>
 800108e:	eb1e 0202 	adds.w	r2, lr, r2
 8001092:	f104 38ff 	add.w	r8, r4, #4294967295
 8001096:	bf2c      	ite	cs
 8001098:	f04f 0901 	movcs.w	r9, #1
 800109c:	f04f 0900 	movcc.w	r9, #0
 80010a0:	4290      	cmp	r0, r2
 80010a2:	d903      	bls.n	80010ac <__udivmoddi4+0x124>
 80010a4:	f1b9 0f00 	cmp.w	r9, #0
 80010a8:	f000 80c8 	beq.w	800123c <__udivmoddi4+0x2b4>
 80010ac:	4644      	mov	r4, r8
 80010ae:	1a12      	subs	r2, r2, r0
 80010b0:	fa1f fc8c 	uxth.w	ip, ip
 80010b4:	fbb2 f0f7 	udiv	r0, r2, r7
 80010b8:	fb07 2210 	mls	r2, r7, r0, r2
 80010bc:	fb00 f606 	mul.w	r6, r0, r6
 80010c0:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 80010c4:	4566      	cmp	r6, ip
 80010c6:	d908      	bls.n	80010da <__udivmoddi4+0x152>
 80010c8:	eb1e 0c0c 	adds.w	ip, lr, ip
 80010cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80010d0:	d202      	bcs.n	80010d8 <__udivmoddi4+0x150>
 80010d2:	4566      	cmp	r6, ip
 80010d4:	f200 80bb 	bhi.w	800124e <__udivmoddi4+0x2c6>
 80010d8:	4610      	mov	r0, r2
 80010da:	ebac 0c06 	sub.w	ip, ip, r6
 80010de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80010e2:	e79d      	b.n	8001020 <__udivmoddi4+0x98>
 80010e4:	f1c1 0620 	rsb	r6, r1, #32
 80010e8:	408b      	lsls	r3, r1
 80010ea:	fa04 fe01 	lsl.w	lr, r4, r1
 80010ee:	fa22 f706 	lsr.w	r7, r2, r6
 80010f2:	fa20 fc06 	lsr.w	ip, r0, r6
 80010f6:	40f4      	lsrs	r4, r6
 80010f8:	408a      	lsls	r2, r1
 80010fa:	431f      	orrs	r7, r3
 80010fc:	ea4e 030c 	orr.w	r3, lr, ip
 8001100:	fa00 fe01 	lsl.w	lr, r0, r1
 8001104:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8001108:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800110c:	fa1f fc87 	uxth.w	ip, r7
 8001110:	fbb4 f0f8 	udiv	r0, r4, r8
 8001114:	fb08 4410 	mls	r4, r8, r0, r4
 8001118:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800111c:	fb00 f90c 	mul.w	r9, r0, ip
 8001120:	45a1      	cmp	r9, r4
 8001122:	d90e      	bls.n	8001142 <__udivmoddi4+0x1ba>
 8001124:	193c      	adds	r4, r7, r4
 8001126:	f100 3aff 	add.w	sl, r0, #4294967295
 800112a:	bf2c      	ite	cs
 800112c:	f04f 0b01 	movcs.w	fp, #1
 8001130:	f04f 0b00 	movcc.w	fp, #0
 8001134:	45a1      	cmp	r9, r4
 8001136:	d903      	bls.n	8001140 <__udivmoddi4+0x1b8>
 8001138:	f1bb 0f00 	cmp.w	fp, #0
 800113c:	f000 8093 	beq.w	8001266 <__udivmoddi4+0x2de>
 8001140:	4650      	mov	r0, sl
 8001142:	eba4 0409 	sub.w	r4, r4, r9
 8001146:	fa1f f983 	uxth.w	r9, r3
 800114a:	fbb4 f3f8 	udiv	r3, r4, r8
 800114e:	fb08 4413 	mls	r4, r8, r3, r4
 8001152:	fb03 fc0c 	mul.w	ip, r3, ip
 8001156:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800115a:	45a4      	cmp	ip, r4
 800115c:	d906      	bls.n	800116c <__udivmoddi4+0x1e4>
 800115e:	193c      	adds	r4, r7, r4
 8001160:	f103 38ff 	add.w	r8, r3, #4294967295
 8001164:	d201      	bcs.n	800116a <__udivmoddi4+0x1e2>
 8001166:	45a4      	cmp	ip, r4
 8001168:	d87a      	bhi.n	8001260 <__udivmoddi4+0x2d8>
 800116a:	4643      	mov	r3, r8
 800116c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001170:	eba4 040c 	sub.w	r4, r4, ip
 8001174:	fba0 9802 	umull	r9, r8, r0, r2
 8001178:	4544      	cmp	r4, r8
 800117a:	46cc      	mov	ip, r9
 800117c:	4643      	mov	r3, r8
 800117e:	d302      	bcc.n	8001186 <__udivmoddi4+0x1fe>
 8001180:	d106      	bne.n	8001190 <__udivmoddi4+0x208>
 8001182:	45ce      	cmp	lr, r9
 8001184:	d204      	bcs.n	8001190 <__udivmoddi4+0x208>
 8001186:	3801      	subs	r0, #1
 8001188:	ebb9 0c02 	subs.w	ip, r9, r2
 800118c:	eb68 0307 	sbc.w	r3, r8, r7
 8001190:	b15d      	cbz	r5, 80011aa <__udivmoddi4+0x222>
 8001192:	ebbe 020c 	subs.w	r2, lr, ip
 8001196:	eb64 0403 	sbc.w	r4, r4, r3
 800119a:	fa04 f606 	lsl.w	r6, r4, r6
 800119e:	fa22 f301 	lsr.w	r3, r2, r1
 80011a2:	40cc      	lsrs	r4, r1
 80011a4:	431e      	orrs	r6, r3
 80011a6:	e9c5 6400 	strd	r6, r4, [r5]
 80011aa:	2100      	movs	r1, #0
 80011ac:	e73e      	b.n	800102c <__udivmoddi4+0xa4>
 80011ae:	fa02 fe03 	lsl.w	lr, r2, r3
 80011b2:	f1c3 0120 	rsb	r1, r3, #32
 80011b6:	fa04 f203 	lsl.w	r2, r4, r3
 80011ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80011be:	40cc      	lsrs	r4, r1
 80011c0:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80011c4:	fa20 f101 	lsr.w	r1, r0, r1
 80011c8:	fa1f f68e 	uxth.w	r6, lr
 80011cc:	fbb4 f0f7 	udiv	r0, r4, r7
 80011d0:	430a      	orrs	r2, r1
 80011d2:	fb07 4410 	mls	r4, r7, r0, r4
 80011d6:	0c11      	lsrs	r1, r2, #16
 80011d8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80011dc:	fb00 f406 	mul.w	r4, r0, r6
 80011e0:	428c      	cmp	r4, r1
 80011e2:	d90e      	bls.n	8001202 <__udivmoddi4+0x27a>
 80011e4:	eb1e 0101 	adds.w	r1, lr, r1
 80011e8:	f100 38ff 	add.w	r8, r0, #4294967295
 80011ec:	bf2c      	ite	cs
 80011ee:	f04f 0901 	movcs.w	r9, #1
 80011f2:	f04f 0900 	movcc.w	r9, #0
 80011f6:	428c      	cmp	r4, r1
 80011f8:	d902      	bls.n	8001200 <__udivmoddi4+0x278>
 80011fa:	f1b9 0f00 	cmp.w	r9, #0
 80011fe:	d02c      	beq.n	800125a <__udivmoddi4+0x2d2>
 8001200:	4640      	mov	r0, r8
 8001202:	1b09      	subs	r1, r1, r4
 8001204:	b292      	uxth	r2, r2
 8001206:	fbb1 f4f7 	udiv	r4, r1, r7
 800120a:	fb07 1114 	mls	r1, r7, r4, r1
 800120e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001212:	fb04 f106 	mul.w	r1, r4, r6
 8001216:	4291      	cmp	r1, r2
 8001218:	d907      	bls.n	800122a <__udivmoddi4+0x2a2>
 800121a:	eb1e 0202 	adds.w	r2, lr, r2
 800121e:	f104 38ff 	add.w	r8, r4, #4294967295
 8001222:	d201      	bcs.n	8001228 <__udivmoddi4+0x2a0>
 8001224:	4291      	cmp	r1, r2
 8001226:	d815      	bhi.n	8001254 <__udivmoddi4+0x2cc>
 8001228:	4644      	mov	r4, r8
 800122a:	1a52      	subs	r2, r2, r1
 800122c:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8001230:	e721      	b.n	8001076 <__udivmoddi4+0xee>
 8001232:	1a86      	subs	r6, r0, r2
 8001234:	eb64 0303 	sbc.w	r3, r4, r3
 8001238:	2001      	movs	r0, #1
 800123a:	e70e      	b.n	800105a <__udivmoddi4+0xd2>
 800123c:	3c02      	subs	r4, #2
 800123e:	4472      	add	r2, lr
 8001240:	e735      	b.n	80010ae <__udivmoddi4+0x126>
 8001242:	3902      	subs	r1, #2
 8001244:	4472      	add	r2, lr
 8001246:	e6d0      	b.n	8000fea <__udivmoddi4+0x62>
 8001248:	44f4      	add	ip, lr
 800124a:	3802      	subs	r0, #2
 800124c:	e6e3      	b.n	8001016 <__udivmoddi4+0x8e>
 800124e:	44f4      	add	ip, lr
 8001250:	3802      	subs	r0, #2
 8001252:	e742      	b.n	80010da <__udivmoddi4+0x152>
 8001254:	3c02      	subs	r4, #2
 8001256:	4472      	add	r2, lr
 8001258:	e7e7      	b.n	800122a <__udivmoddi4+0x2a2>
 800125a:	3802      	subs	r0, #2
 800125c:	4471      	add	r1, lr
 800125e:	e7d0      	b.n	8001202 <__udivmoddi4+0x27a>
 8001260:	3b02      	subs	r3, #2
 8001262:	443c      	add	r4, r7
 8001264:	e782      	b.n	800116c <__udivmoddi4+0x1e4>
 8001266:	3802      	subs	r0, #2
 8001268:	443c      	add	r4, r7
 800126a:	e76a      	b.n	8001142 <__udivmoddi4+0x1ba>

0800126c <__aeabi_idiv0>:
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop

08001270 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af02      	add	r7, sp, #8
 8001276:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8001278:	2300      	movs	r3, #0
 800127a:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800127c:	2334      	movs	r3, #52	@ 0x34
 800127e:	9300      	str	r3, [sp, #0]
 8001280:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001284:	4a0b      	ldr	r2, [pc, #44]	@ (80012b4 <tx_application_define+0x44>)
 8001286:	490c      	ldr	r1, [pc, #48]	@ (80012b8 <tx_application_define+0x48>)
 8001288:	480c      	ldr	r0, [pc, #48]	@ (80012bc <tx_application_define+0x4c>)
 800128a:	f00a f869 	bl	800b360 <_txe_byte_pool_create>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d10a      	bne.n	80012aa <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8001294:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <tx_application_define+0x4c>)
 8001296:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8001298:	68b8      	ldr	r0, [r7, #8]
 800129a:	f000 f811 	bl	80012c0 <App_ThreadX_Init>
 800129e:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 80012a6:	bf00      	nop
 80012a8:	e7fd      	b.n	80012a6 <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	200001f4 	.word	0x200001f4
 80012b8:	0800fdd0 	.word	0x0800fdd0
 80012bc:	200005f4 	.word	0x200005f4

080012c0 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08c      	sub	sp, #48	@ 0x30
 80012c4:	af08      	add	r7, sp, #32
 80012c6:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN App_ThreadX_MEM_POOL */
	TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	60bb      	str	r3, [r7, #8]
	(void)byte_pool;

  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */
	tx_thread_create(&setone, "Setone", ReadADC_voltage_current, 0, thread_Setone, THREAD_STACK_SIZE, 14, 14, 1, TX_AUTO_START);
 80012d0:	23b0      	movs	r3, #176	@ 0xb0
 80012d2:	9306      	str	r3, [sp, #24]
 80012d4:	2301      	movs	r3, #1
 80012d6:	9305      	str	r3, [sp, #20]
 80012d8:	2301      	movs	r3, #1
 80012da:	9304      	str	r3, [sp, #16]
 80012dc:	230e      	movs	r3, #14
 80012de:	9303      	str	r3, [sp, #12]
 80012e0:	230e      	movs	r3, #14
 80012e2:	9302      	str	r3, [sp, #8]
 80012e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012e8:	9301      	str	r3, [sp, #4]
 80012ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001358 <App_ThreadX_Init+0x98>)
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	2300      	movs	r3, #0
 80012f0:	4a1a      	ldr	r2, [pc, #104]	@ (800135c <App_ThreadX_Init+0x9c>)
 80012f2:	491b      	ldr	r1, [pc, #108]	@ (8001360 <App_ThreadX_Init+0xa0>)
 80012f4:	481b      	ldr	r0, [pc, #108]	@ (8001364 <App_ThreadX_Init+0xa4>)
 80012f6:	f00a f8d3 	bl	800b4a0 <_txe_thread_create>
	tx_thread_create(&settwo, "Settwo", Set_print, 0, thread_Settwo, THREAD_STACK_SIZE, 13, 13, 1, TX_AUTO_START);
 80012fa:	23b0      	movs	r3, #176	@ 0xb0
 80012fc:	9306      	str	r3, [sp, #24]
 80012fe:	2301      	movs	r3, #1
 8001300:	9305      	str	r3, [sp, #20]
 8001302:	2301      	movs	r3, #1
 8001304:	9304      	str	r3, [sp, #16]
 8001306:	230d      	movs	r3, #13
 8001308:	9303      	str	r3, [sp, #12]
 800130a:	230d      	movs	r3, #13
 800130c:	9302      	str	r3, [sp, #8]
 800130e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001312:	9301      	str	r3, [sp, #4]
 8001314:	4b14      	ldr	r3, [pc, #80]	@ (8001368 <App_ThreadX_Init+0xa8>)
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	2300      	movs	r3, #0
 800131a:	4a14      	ldr	r2, [pc, #80]	@ (800136c <App_ThreadX_Init+0xac>)
 800131c:	4914      	ldr	r1, [pc, #80]	@ (8001370 <App_ThreadX_Init+0xb0>)
 800131e:	4815      	ldr	r0, [pc, #84]	@ (8001374 <App_ThreadX_Init+0xb4>)
 8001320:	f00a f8be 	bl	800b4a0 <_txe_thread_create>
	tx_thread_create(&setthree, "Setthree", Set_LED, 0, thread_Setthree, THREAD_STACK_SIZE, 12, 12, 1, TX_AUTO_START);
 8001324:	23b0      	movs	r3, #176	@ 0xb0
 8001326:	9306      	str	r3, [sp, #24]
 8001328:	2301      	movs	r3, #1
 800132a:	9305      	str	r3, [sp, #20]
 800132c:	2301      	movs	r3, #1
 800132e:	9304      	str	r3, [sp, #16]
 8001330:	230c      	movs	r3, #12
 8001332:	9303      	str	r3, [sp, #12]
 8001334:	230c      	movs	r3, #12
 8001336:	9302      	str	r3, [sp, #8]
 8001338:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800133c:	9301      	str	r3, [sp, #4]
 800133e:	4b0e      	ldr	r3, [pc, #56]	@ (8001378 <App_ThreadX_Init+0xb8>)
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	2300      	movs	r3, #0
 8001344:	4a0d      	ldr	r2, [pc, #52]	@ (800137c <App_ThreadX_Init+0xbc>)
 8001346:	490e      	ldr	r1, [pc, #56]	@ (8001380 <App_ThreadX_Init+0xc0>)
 8001348:	480e      	ldr	r0, [pc, #56]	@ (8001384 <App_ThreadX_Init+0xc4>)
 800134a:	f00a f8a9 	bl	800b4a0 <_txe_thread_create>
  /* USER CODE END App_ThreadX_Init */

  return ret;
 800134e:	68fb      	ldr	r3, [r7, #12]
}
 8001350:	4618      	mov	r0, r3
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000628 	.word	0x20000628
 800135c:	08001399 	.word	0x08001399
 8001360:	0800fde4 	.word	0x0800fde4
 8001364:	20001228 	.word	0x20001228
 8001368:	20000a28 	.word	0x20000a28
 800136c:	08001769 	.word	0x08001769
 8001370:	0800fdec 	.word	0x0800fdec
 8001374:	200012d8 	.word	0x200012d8
 8001378:	20000e28 	.word	0x20000e28
 800137c:	08001795 	.word	0x08001795
 8001380:	0800fdf4 	.word	0x0800fdf4
 8001384:	20001388 	.word	0x20001388

08001388 <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 800138c:	f009 f88c 	bl	800a4a8 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8001390:	bf00      	nop
 8001392:	bd80      	pop	{r7, pc}
 8001394:	0000      	movs	r0, r0
	...

08001398 <ReadADC_voltage_current>:

/* USER CODE BEGIN 1 */
void ReadADC_voltage_current(ULONG initial_input) {
 8001398:	b5b0      	push	{r4, r5, r7, lr}
 800139a:	b08c      	sub	sp, #48	@ 0x30
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
    while(1	) {

    	uint32_t sumADC_voltage1 = 0, sumADC_current1 = 0,sumADC_voltage2 = 0, sumADC_current2 = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013a4:	2300      	movs	r3, #0
 80013a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013a8:	2300      	movs	r3, #0
 80013aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80013ac:	2300      	movs	r3, #0
 80013ae:	623b      	str	r3, [r7, #32]
    	uint16_t value_voltage1, value_current1, value_voltage2, value_current2;
    	float voltage_current1,voltage_current2;

    	for (int i = 0; i < 500; i++) {
 80013b0:	2300      	movs	r3, #0
 80013b2:	61fb      	str	r3, [r7, #28]
 80013b4:	e01e      	b.n	80013f4 <ReadADC_voltage_current+0x5c>
    		HAL_ADC_Start_DMA(&hadc1, adcBuffer, 4);
 80013b6:	2204      	movs	r2, #4
 80013b8:	49c9      	ldr	r1, [pc, #804]	@ (80016e0 <ReadADC_voltage_current+0x348>)
 80013ba:	48ca      	ldr	r0, [pc, #808]	@ (80016e4 <ReadADC_voltage_current+0x34c>)
 80013bc:	f001 fd06 	bl	8002dcc <HAL_ADC_Start_DMA>
    		sumADC_voltage1 += adcBuffer[0];
 80013c0:	4bc7      	ldr	r3, [pc, #796]	@ (80016e0 <ReadADC_voltage_current+0x348>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013c6:	4413      	add	r3, r2
 80013c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    		sumADC_voltage2 += adcBuffer[1];
 80013ca:	4bc5      	ldr	r3, [pc, #788]	@ (80016e0 <ReadADC_voltage_current+0x348>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013d0:	4413      	add	r3, r2
 80013d2:	627b      	str	r3, [r7, #36]	@ 0x24
    		sumADC_current1 += adcBuffer[2];
 80013d4:	4bc2      	ldr	r3, [pc, #776]	@ (80016e0 <ReadADC_voltage_current+0x348>)
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80013da:	4413      	add	r3, r2
 80013dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    		sumADC_current2 += adcBuffer[3];
 80013de:	4bc0      	ldr	r3, [pc, #768]	@ (80016e0 <ReadADC_voltage_current+0x348>)
 80013e0:	68db      	ldr	r3, [r3, #12]
 80013e2:	6a3a      	ldr	r2, [r7, #32]
 80013e4:	4413      	add	r3, r2
 80013e6:	623b      	str	r3, [r7, #32]
    		HAL_ADC_Stop_DMA(&hadc1);
 80013e8:	48be      	ldr	r0, [pc, #760]	@ (80016e4 <ReadADC_voltage_current+0x34c>)
 80013ea:	f001 fde7 	bl	8002fbc <HAL_ADC_Stop_DMA>
    	for (int i = 0; i < 500; i++) {
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	3301      	adds	r3, #1
 80013f2:	61fb      	str	r3, [r7, #28]
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80013fa:	dbdc      	blt.n	80013b6 <ReadADC_voltage_current+0x1e>
    	}

    	value_voltage1 = ((sumADC_voltage1 / 500) - 60) * 3882 / (3942 - 60);
 80013fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013fe:	4aba      	ldr	r2, [pc, #744]	@ (80016e8 <ReadADC_voltage_current+0x350>)
 8001400:	fba2 2303 	umull	r2, r3, r2, r3
 8001404:	095b      	lsrs	r3, r3, #5
 8001406:	f640 722a 	movw	r2, #3882	@ 0xf2a
 800140a:	fb02 f303 	mul.w	r3, r2, r3
 800140e:	f5a3 3363 	sub.w	r3, r3, #232448	@ 0x38c00
 8001412:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001416:	4ab5      	ldr	r2, [pc, #724]	@ (80016ec <ReadADC_voltage_current+0x354>)
 8001418:	fba2 2303 	umull	r2, r3, r2, r3
 800141c:	0a1b      	lsrs	r3, r3, #8
 800141e:	837b      	strh	r3, [r7, #26]
    	value_current1 = ((sumADC_current1 / 500) - 60) * 4035 / (4095 - 60);
 8001420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001422:	4ab1      	ldr	r2, [pc, #708]	@ (80016e8 <ReadADC_voltage_current+0x350>)
 8001424:	fba2 2303 	umull	r2, r3, r2, r3
 8001428:	095b      	lsrs	r3, r3, #5
 800142a:	f640 72c3 	movw	r2, #4035	@ 0xfc3
 800142e:	fb02 f303 	mul.w	r3, r2, r3
 8001432:	f5a3 336c 	sub.w	r3, r3, #241664	@ 0x3b000
 8001436:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800143a:	4aad      	ldr	r2, [pc, #692]	@ (80016f0 <ReadADC_voltage_current+0x358>)
 800143c:	fba2 1203 	umull	r1, r2, r2, r3
 8001440:	1a9b      	subs	r3, r3, r2
 8001442:	085b      	lsrs	r3, r3, #1
 8001444:	4413      	add	r3, r2
 8001446:	0adb      	lsrs	r3, r3, #11
 8001448:	833b      	strh	r3, [r7, #24]
    	value_voltage2 = ((sumADC_voltage2 / 500) - 59) * 3886 / (3994 - 59);
 800144a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800144c:	4aa6      	ldr	r2, [pc, #664]	@ (80016e8 <ReadADC_voltage_current+0x350>)
 800144e:	fba2 2303 	umull	r2, r3, r2, r3
 8001452:	095b      	lsrs	r3, r3, #5
 8001454:	f640 722e 	movw	r2, #3886	@ 0xf2e
 8001458:	fb02 f303 	mul.w	r3, r2, r3
 800145c:	f5a3 335f 	sub.w	r3, r3, #228352	@ 0x37c00
 8001460:	f2a3 339a 	subw	r3, r3, #922	@ 0x39a
 8001464:	4aa3      	ldr	r2, [pc, #652]	@ (80016f4 <ReadADC_voltage_current+0x35c>)
 8001466:	fba2 2303 	umull	r2, r3, r2, r3
 800146a:	0adb      	lsrs	r3, r3, #11
 800146c:	82fb      	strh	r3, [r7, #22]
    	value_current2 = ((sumADC_current2 / 500) - 57) * 4038 / (4095 - 57);
 800146e:	6a3b      	ldr	r3, [r7, #32]
 8001470:	4a9d      	ldr	r2, [pc, #628]	@ (80016e8 <ReadADC_voltage_current+0x350>)
 8001472:	fba2 2303 	umull	r2, r3, r2, r3
 8001476:	095b      	lsrs	r3, r3, #5
 8001478:	f640 72c6 	movw	r2, #4038	@ 0xfc6
 800147c:	fb02 f303 	mul.w	r3, r2, r3
 8001480:	f5a3 3360 	sub.w	r3, r3, #229376	@ 0x38000
 8001484:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 8001488:	4a9b      	ldr	r2, [pc, #620]	@ (80016f8 <ReadADC_voltage_current+0x360>)
 800148a:	fba2 2303 	umull	r2, r3, r2, r3
 800148e:	0adb      	lsrs	r3, r3, #11
 8001490:	82bb      	strh	r3, [r7, #20]

    	voltage1 = (value_voltage1 * 14.6) / 3882;
 8001492:	8b7b      	ldrh	r3, [r7, #26]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff f977 	bl	8000788 <__aeabi_i2d>
 800149a:	a37f      	add	r3, pc, #508	@ (adr r3, 8001698 <ReadADC_voltage_current+0x300>)
 800149c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a0:	f7ff f9dc 	bl	800085c <__aeabi_dmul>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	4610      	mov	r0, r2
 80014aa:	4619      	mov	r1, r3
 80014ac:	a37c      	add	r3, pc, #496	@ (adr r3, 80016a0 <ReadADC_voltage_current+0x308>)
 80014ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b2:	f7ff fafd 	bl	8000ab0 <__aeabi_ddiv>
 80014b6:	4602      	mov	r2, r0
 80014b8:	460b      	mov	r3, r1
 80014ba:	4610      	mov	r0, r2
 80014bc:	4619      	mov	r1, r3
 80014be:	f7ff fcc5 	bl	8000e4c <__aeabi_d2f>
 80014c2:	4603      	mov	r3, r0
 80014c4:	4a8d      	ldr	r2, [pc, #564]	@ (80016fc <ReadADC_voltage_current+0x364>)
 80014c6:	6013      	str	r3, [r2, #0]
    	voltage_current1 = (value_current1 * 3.31) / 4095;
 80014c8:	8b3b      	ldrh	r3, [r7, #24]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff f95c 	bl	8000788 <__aeabi_i2d>
 80014d0:	a375      	add	r3, pc, #468	@ (adr r3, 80016a8 <ReadADC_voltage_current+0x310>)
 80014d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d6:	f7ff f9c1 	bl	800085c <__aeabi_dmul>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	4610      	mov	r0, r2
 80014e0:	4619      	mov	r1, r3
 80014e2:	a373      	add	r3, pc, #460	@ (adr r3, 80016b0 <ReadADC_voltage_current+0x318>)
 80014e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e8:	f7ff fae2 	bl	8000ab0 <__aeabi_ddiv>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
 80014f0:	4610      	mov	r0, r2
 80014f2:	4619      	mov	r1, r3
 80014f4:	f7ff fcaa 	bl	8000e4c <__aeabi_d2f>
 80014f8:	4603      	mov	r3, r0
 80014fa:	613b      	str	r3, [r7, #16]
    	current1 = fabs((voltage_current1 - 2.5) / 0.097);
 80014fc:	6938      	ldr	r0, [r7, #16]
 80014fe:	f7ff f955 	bl	80007ac <__aeabi_f2d>
 8001502:	f04f 0200 	mov.w	r2, #0
 8001506:	4b7e      	ldr	r3, [pc, #504]	@ (8001700 <ReadADC_voltage_current+0x368>)
 8001508:	f7fe fff0 	bl	80004ec <__aeabi_dsub>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4610      	mov	r0, r2
 8001512:	4619      	mov	r1, r3
 8001514:	a368      	add	r3, pc, #416	@ (adr r3, 80016b8 <ReadADC_voltage_current+0x320>)
 8001516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800151a:	f7ff fac9 	bl	8000ab0 <__aeabi_ddiv>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	4610      	mov	r0, r2
 8001524:	4619      	mov	r1, r3
 8001526:	f7ff fc91 	bl	8000e4c <__aeabi_d2f>
 800152a:	ee07 0a90 	vmov	s15, r0
 800152e:	eef0 7ae7 	vabs.f32	s15, s15
 8001532:	4b74      	ldr	r3, [pc, #464]	@ (8001704 <ReadADC_voltage_current+0x36c>)
 8001534:	edc3 7a00 	vstr	s15, [r3]

    	voltage2 = (value_voltage2 * 14.6) / 3836;
 8001538:	8afb      	ldrh	r3, [r7, #22]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff f924 	bl	8000788 <__aeabi_i2d>
 8001540:	a355      	add	r3, pc, #340	@ (adr r3, 8001698 <ReadADC_voltage_current+0x300>)
 8001542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001546:	f7ff f989 	bl	800085c <__aeabi_dmul>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4610      	mov	r0, r2
 8001550:	4619      	mov	r1, r3
 8001552:	a35b      	add	r3, pc, #364	@ (adr r3, 80016c0 <ReadADC_voltage_current+0x328>)
 8001554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001558:	f7ff faaa 	bl	8000ab0 <__aeabi_ddiv>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4610      	mov	r0, r2
 8001562:	4619      	mov	r1, r3
 8001564:	f7ff fc72 	bl	8000e4c <__aeabi_d2f>
 8001568:	4603      	mov	r3, r0
 800156a:	4a67      	ldr	r2, [pc, #412]	@ (8001708 <ReadADC_voltage_current+0x370>)
 800156c:	6013      	str	r3, [r2, #0]
    	voltage_current2 = (value_current2 * 3.31) / 4095;
 800156e:	8abb      	ldrh	r3, [r7, #20]
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff f909 	bl	8000788 <__aeabi_i2d>
 8001576:	a34c      	add	r3, pc, #304	@ (adr r3, 80016a8 <ReadADC_voltage_current+0x310>)
 8001578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157c:	f7ff f96e 	bl	800085c <__aeabi_dmul>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	4610      	mov	r0, r2
 8001586:	4619      	mov	r1, r3
 8001588:	a349      	add	r3, pc, #292	@ (adr r3, 80016b0 <ReadADC_voltage_current+0x318>)
 800158a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158e:	f7ff fa8f 	bl	8000ab0 <__aeabi_ddiv>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	4610      	mov	r0, r2
 8001598:	4619      	mov	r1, r3
 800159a:	f7ff fc57 	bl	8000e4c <__aeabi_d2f>
 800159e:	4603      	mov	r3, r0
 80015a0:	60fb      	str	r3, [r7, #12]
    	current2 = fabs((voltage_current2 - 2.5) / 0.098);
 80015a2:	68f8      	ldr	r0, [r7, #12]
 80015a4:	f7ff f902 	bl	80007ac <__aeabi_f2d>
 80015a8:	f04f 0200 	mov.w	r2, #0
 80015ac:	4b54      	ldr	r3, [pc, #336]	@ (8001700 <ReadADC_voltage_current+0x368>)
 80015ae:	f7fe ff9d 	bl	80004ec <__aeabi_dsub>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	4610      	mov	r0, r2
 80015b8:	4619      	mov	r1, r3
 80015ba:	a343      	add	r3, pc, #268	@ (adr r3, 80016c8 <ReadADC_voltage_current+0x330>)
 80015bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c0:	f7ff fa76 	bl	8000ab0 <__aeabi_ddiv>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	4610      	mov	r0, r2
 80015ca:	4619      	mov	r1, r3
 80015cc:	f7ff fc3e 	bl	8000e4c <__aeabi_d2f>
 80015d0:	ee07 0a90 	vmov	s15, r0
 80015d4:	eef0 7ae7 	vabs.f32	s15, s15
 80015d8:	4b4c      	ldr	r3, [pc, #304]	@ (800170c <ReadADC_voltage_current+0x374>)
 80015da:	edc3 7a00 	vstr	s15, [r3]

    	//Konsumsi Arus Algoritma
    	NowMillis = tx_time_get();
 80015de:	f009 fc6b 	bl	800aeb8 <_tx_time_get>
 80015e2:	4603      	mov	r3, r0
 80015e4:	4a4a      	ldr	r2, [pc, #296]	@ (8001710 <ReadADC_voltage_current+0x378>)
 80015e6:	6013      	str	r3, [r2, #0]
    	if (NowMillis - SebelumMillis >= 1000){
 80015e8:	4b49      	ldr	r3, [pc, #292]	@ (8001710 <ReadADC_voltage_current+0x378>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	4b49      	ldr	r3, [pc, #292]	@ (8001714 <ReadADC_voltage_current+0x37c>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80015f6:	d339      	bcc.n	800166c <ReadADC_voltage_current+0x2d4>
    		arusFiltered = 0.2 * current1 + 0.8 * arusFiltered;
 80015f8:	4b42      	ldr	r3, [pc, #264]	@ (8001704 <ReadADC_voltage_current+0x36c>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff f8d5 	bl	80007ac <__aeabi_f2d>
 8001602:	a333      	add	r3, pc, #204	@ (adr r3, 80016d0 <ReadADC_voltage_current+0x338>)
 8001604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001608:	f7ff f928 	bl	800085c <__aeabi_dmul>
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	4614      	mov	r4, r2
 8001612:	461d      	mov	r5, r3
 8001614:	4b40      	ldr	r3, [pc, #256]	@ (8001718 <ReadADC_voltage_current+0x380>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff f8c7 	bl	80007ac <__aeabi_f2d>
 800161e:	a32e      	add	r3, pc, #184	@ (adr r3, 80016d8 <ReadADC_voltage_current+0x340>)
 8001620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001624:	f7ff f91a 	bl	800085c <__aeabi_dmul>
 8001628:	4602      	mov	r2, r0
 800162a:	460b      	mov	r3, r1
 800162c:	4620      	mov	r0, r4
 800162e:	4629      	mov	r1, r5
 8001630:	f7fe ff5e 	bl	80004f0 <__adddf3>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	4610      	mov	r0, r2
 800163a:	4619      	mov	r1, r3
 800163c:	f7ff fc06 	bl	8000e4c <__aeabi_d2f>
 8001640:	4603      	mov	r3, r0
 8001642:	4a35      	ldr	r2, [pc, #212]	@ (8001718 <ReadADC_voltage_current+0x380>)
 8001644:	6013      	str	r3, [r2, #0]
    		konsumsiEnergi += (arusFiltered / 3600);
 8001646:	4b34      	ldr	r3, [pc, #208]	@ (8001718 <ReadADC_voltage_current+0x380>)
 8001648:	edd3 7a00 	vldr	s15, [r3]
 800164c:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800171c <ReadADC_voltage_current+0x384>
 8001650:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001654:	4b32      	ldr	r3, [pc, #200]	@ (8001720 <ReadADC_voltage_current+0x388>)
 8001656:	edd3 7a00 	vldr	s15, [r3]
 800165a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800165e:	4b30      	ldr	r3, [pc, #192]	@ (8001720 <ReadADC_voltage_current+0x388>)
 8001660:	edc3 7a00 	vstr	s15, [r3]
    		SebelumMillis = NowMillis;
 8001664:	4b2a      	ldr	r3, [pc, #168]	@ (8001710 <ReadADC_voltage_current+0x378>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a2a      	ldr	r2, [pc, #168]	@ (8001714 <ReadADC_voltage_current+0x37c>)
 800166a:	6013      	str	r3, [r2, #0]
    	}
    	printf("Voltage1 : %.2f |", voltage1);
 800166c:	4b23      	ldr	r3, [pc, #140]	@ (80016fc <ReadADC_voltage_current+0x364>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff f89b 	bl	80007ac <__aeabi_f2d>
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
 800167a:	482a      	ldr	r0, [pc, #168]	@ (8001724 <ReadADC_voltage_current+0x38c>)
 800167c:	f00a ff30 	bl	800c4e0 <iprintf>
    	printf("current1 : %.4f |", current1);
 8001680:	4b20      	ldr	r3, [pc, #128]	@ (8001704 <ReadADC_voltage_current+0x36c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff f891 	bl	80007ac <__aeabi_f2d>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4826      	ldr	r0, [pc, #152]	@ (8001728 <ReadADC_voltage_current+0x390>)
 8001690:	f00a ff26 	bl	800c4e0 <iprintf>
 8001694:	e04a      	b.n	800172c <ReadADC_voltage_current+0x394>
 8001696:	bf00      	nop
 8001698:	33333333 	.word	0x33333333
 800169c:	402d3333 	.word	0x402d3333
 80016a0:	00000000 	.word	0x00000000
 80016a4:	40ae5400 	.word	0x40ae5400
 80016a8:	47ae147b 	.word	0x47ae147b
 80016ac:	400a7ae1 	.word	0x400a7ae1
 80016b0:	00000000 	.word	0x00000000
 80016b4:	40affe00 	.word	0x40affe00
 80016b8:	f3b645a2 	.word	0xf3b645a2
 80016bc:	3fb8d4fd 	.word	0x3fb8d4fd
 80016c0:	00000000 	.word	0x00000000
 80016c4:	40adf800 	.word	0x40adf800
 80016c8:	2b020c4a 	.word	0x2b020c4a
 80016cc:	3fb91687 	.word	0x3fb91687
 80016d0:	9999999a 	.word	0x9999999a
 80016d4:	3fc99999 	.word	0x3fc99999
 80016d8:	9999999a 	.word	0x9999999a
 80016dc:	3fe99999 	.word	0x3fe99999
 80016e0:	20001440 	.word	0x20001440
 80016e4:	20001468 	.word	0x20001468
 80016e8:	10624dd3 	.word	0x10624dd3
 80016ec:	10e1cc09 	.word	0x10e1cc09
 80016f0:	03dec141 	.word	0x03dec141
 80016f4:	853cb2c7 	.word	0x853cb2c7
 80016f8:	81d6aa29 	.word	0x81d6aa29
 80016fc:	20001450 	.word	0x20001450
 8001700:	40040000 	.word	0x40040000
 8001704:	20001454 	.word	0x20001454
 8001708:	20001458 	.word	0x20001458
 800170c:	2000145c 	.word	0x2000145c
 8001710:	20001438 	.word	0x20001438
 8001714:	2000143c 	.word	0x2000143c
 8001718:	20001464 	.word	0x20001464
 800171c:	45610000 	.word	0x45610000
 8001720:	20001460 	.word	0x20001460
 8001724:	0800fe00 	.word	0x0800fe00
 8001728:	0800fe14 	.word	0x0800fe14
    	printf("Voltage2 : %.2f |", voltage2);
 800172c:	4b0a      	ldr	r3, [pc, #40]	@ (8001758 <ReadADC_voltage_current+0x3c0>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff f83b 	bl	80007ac <__aeabi_f2d>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4808      	ldr	r0, [pc, #32]	@ (800175c <ReadADC_voltage_current+0x3c4>)
 800173c:	f00a fed0 	bl	800c4e0 <iprintf>
    	printf("current2 : %.4f \n", current2);
 8001740:	4b07      	ldr	r3, [pc, #28]	@ (8001760 <ReadADC_voltage_current+0x3c8>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff f831 	bl	80007ac <__aeabi_f2d>
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	4805      	ldr	r0, [pc, #20]	@ (8001764 <ReadADC_voltage_current+0x3cc>)
 8001750:	f00a fec6 	bl	800c4e0 <iprintf>
    while(1	) {
 8001754:	e624      	b.n	80013a0 <ReadADC_voltage_current+0x8>
 8001756:	bf00      	nop
 8001758:	20001458 	.word	0x20001458
 800175c:	0800fe28 	.word	0x0800fe28
 8001760:	2000145c 	.word	0x2000145c
 8001764:	0800fe3c 	.word	0x0800fe3c

08001768 <Set_print>:
    }
}

void Set_print(ULONG initial_input) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
	int counter = 1;
 8001770:	2301      	movs	r3, #1
 8001772:	60fb      	str	r3, [r7, #12]
    while(1) {
    	printf("Hai %d\n", counter);
 8001774:	68f9      	ldr	r1, [r7, #12]
 8001776:	4806      	ldr	r0, [pc, #24]	@ (8001790 <Set_print+0x28>)
 8001778:	f00a feb2 	bl	800c4e0 <iprintf>
    	counter++;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	3301      	adds	r3, #1
 8001780:	60fb      	str	r3, [r7, #12]
    	tx_thread_sleep(1000);
 8001782:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001786:	f009 f837 	bl	800a7f8 <_tx_thread_sleep>
    	printf("Hai %d\n", counter);
 800178a:	bf00      	nop
 800178c:	e7f2      	b.n	8001774 <Set_print+0xc>
 800178e:	bf00      	nop
 8001790:	0800fe50 	.word	0x0800fe50

08001794 <Set_LED>:
    }
}

void Set_LED(ULONG initial_input) {
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800179c:	2104      	movs	r1, #4
 800179e:	4813      	ldr	r0, [pc, #76]	@ (80017ec <Set_LED+0x58>)
 80017a0:	f007 f8ba 	bl	8008918 <HAL_TIM_PWM_Start>
	while(1) {
		for(int i = 0; i < 4095; i++){
 80017a4:	2300      	movs	r3, #0
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	e009      	b.n	80017be <Set_LED+0x2a>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, i);
 80017aa:	4b10      	ldr	r3, [pc, #64]	@ (80017ec <Set_LED+0x58>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	639a      	str	r2, [r3, #56]	@ 0x38
			tx_thread_sleep(1);
 80017b2:	2001      	movs	r0, #1
 80017b4:	f009 f820 	bl	800a7f8 <_tx_thread_sleep>
		for(int i = 0; i < 4095; i++){
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	3301      	adds	r3, #1
 80017bc:	60fb      	str	r3, [r7, #12]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80017c4:	4293      	cmp	r3, r2
 80017c6:	ddf0      	ble.n	80017aa <Set_LED+0x16>
		}
		for(int i = 4095; i > 0; i--){
 80017c8:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	e009      	b.n	80017e4 <Set_LED+0x50>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, i);
 80017d0:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <Set_LED+0x58>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	68ba      	ldr	r2, [r7, #8]
 80017d6:	639a      	str	r2, [r3, #56]	@ 0x38
			tx_thread_sleep(1);
 80017d8:	2001      	movs	r0, #1
 80017da:	f009 f80d 	bl	800a7f8 <_tx_thread_sleep>
		for(int i = 4095; i > 0; i--){
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	3b01      	subs	r3, #1
 80017e2:	60bb      	str	r3, [r7, #8]
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	dcf2      	bgt.n	80017d0 <Set_LED+0x3c>
		for(int i = 0; i < 4095; i++){
 80017ea:	e7db      	b.n	80017a4 <Set_LED+0x10>
 80017ec:	20001584 	.word	0x20001584

080017f0 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void __io_putchar(char ch) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 10);
 80017fa:	1df9      	adds	r1, r7, #7
 80017fc:	230a      	movs	r3, #10
 80017fe:	2201      	movs	r2, #1
 8001800:	4803      	ldr	r0, [pc, #12]	@ (8001810 <__io_putchar+0x20>)
 8001802:	f008 f839 	bl	8009878 <HAL_UART_Transmit>
}
 8001806:	bf00      	nop
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	200015d0 	.word	0x200015d0

08001814 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001818:	f000 fe5c 	bl	80024d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800181c:	f000 f80e 	bl	800183c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001820:	f000 fa30 	bl	8001c84 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8001824:	f000 f906 	bl	8001a34 <MX_GPDMA1_Init>
  MX_USART1_UART_Init();
 8001828:	f000 f9e0 	bl	8001bec <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800182c:	f000 f922 	bl	8001a74 <MX_TIM1_Init>
  MX_ADC1_Init();
 8001830:	f000 f864 	bl	80018fc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  //tx_kernel_enter();
  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8001834:	f7ff fda8 	bl	8001388 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <main+0x24>

0800183c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b09c      	sub	sp, #112	@ 0x70
 8001840:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001842:	f107 0320 	add.w	r3, r7, #32
 8001846:	2250      	movs	r2, #80	@ 0x50
 8001848:	2100      	movs	r1, #0
 800184a:	4618      	mov	r0, r3
 800184c:	f00a febd 	bl	800c5ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001850:	f107 0308 	add.w	r3, r7, #8
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]
 8001860:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001862:	4b24      	ldr	r3, [pc, #144]	@ (80018f4 <SystemClock_Config+0xb8>)
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	4a23      	ldr	r2, [pc, #140]	@ (80018f4 <SystemClock_Config+0xb8>)
 8001868:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800186c:	6113      	str	r3, [r2, #16]
 800186e:	4b21      	ldr	r3, [pc, #132]	@ (80018f4 <SystemClock_Config+0xb8>)
 8001870:	691b      	ldr	r3, [r3, #16]
 8001872:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001876:	607b      	str	r3, [r7, #4]
 8001878:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800187a:	bf00      	nop
 800187c:	4b1d      	ldr	r3, [pc, #116]	@ (80018f4 <SystemClock_Config+0xb8>)
 800187e:	695b      	ldr	r3, [r3, #20]
 8001880:	f003 0308 	and.w	r3, r3, #8
 8001884:	2b08      	cmp	r3, #8
 8001886:	d1f9      	bne.n	800187c <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001888:	2302      	movs	r3, #2
 800188a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800188c:	2301      	movs	r3, #1
 800188e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8001890:	2308      	movs	r3, #8
 8001892:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001894:	2340      	movs	r3, #64	@ 0x40
 8001896:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001898:	2300      	movs	r3, #0
 800189a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800189c:	f107 0320 	add.w	r3, r7, #32
 80018a0:	4618      	mov	r0, r3
 80018a2:	f003 ff39 	bl	8005718 <HAL_RCC_OscConfig>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80018ac:	f000 fa2c 	bl	8001d08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018b0:	231f      	movs	r3, #31
 80018b2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80018b4:	2300      	movs	r3, #0
 80018b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018b8:	2300      	movs	r3, #0
 80018ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018c0:	2300      	movs	r3, #0
 80018c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80018c4:	2300      	movs	r3, #0
 80018c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80018c8:	f107 0308 	add.w	r3, r7, #8
 80018cc:	2101      	movs	r1, #1
 80018ce:	4618      	mov	r0, r3
 80018d0:	f004 fb5a 	bl	8005f88 <HAL_RCC_ClockConfig>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80018da:	f000 fa15 	bl	8001d08 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 80018de:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <SystemClock_Config+0xbc>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a05      	ldr	r2, [pc, #20]	@ (80018f8 <SystemClock_Config+0xbc>)
 80018e4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80018e8:	6013      	str	r3, [r2, #0]
}
 80018ea:	bf00      	nop
 80018ec:	3770      	adds	r7, #112	@ 0x70
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	44020800 	.word	0x44020800
 80018f8:	40022000 	.word	0x40022000

080018fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b088      	sub	sp, #32
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001902:	463b      	mov	r3, r7
 8001904:	2220      	movs	r2, #32
 8001906:	2100      	movs	r1, #0
 8001908:	4618      	mov	r0, r3
 800190a:	f00a fe5e 	bl	800c5ca <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800190e:	4b43      	ldr	r3, [pc, #268]	@ (8001a1c <MX_ADC1_Init+0x120>)
 8001910:	4a43      	ldr	r2, [pc, #268]	@ (8001a20 <MX_ADC1_Init+0x124>)
 8001912:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001914:	4b41      	ldr	r3, [pc, #260]	@ (8001a1c <MX_ADC1_Init+0x120>)
 8001916:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800191a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800191c:	4b3f      	ldr	r3, [pc, #252]	@ (8001a1c <MX_ADC1_Init+0x120>)
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001922:	4b3e      	ldr	r3, [pc, #248]	@ (8001a1c <MX_ADC1_Init+0x120>)
 8001924:	2200      	movs	r2, #0
 8001926:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001928:	4b3c      	ldr	r3, [pc, #240]	@ (8001a1c <MX_ADC1_Init+0x120>)
 800192a:	2201      	movs	r2, #1
 800192c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800192e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a1c <MX_ADC1_Init+0x120>)
 8001930:	2204      	movs	r2, #4
 8001932:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001934:	4b39      	ldr	r3, [pc, #228]	@ (8001a1c <MX_ADC1_Init+0x120>)
 8001936:	2200      	movs	r2, #0
 8001938:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800193a:	4b38      	ldr	r3, [pc, #224]	@ (8001a1c <MX_ADC1_Init+0x120>)
 800193c:	2201      	movs	r2, #1
 800193e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 8001940:	4b36      	ldr	r3, [pc, #216]	@ (8001a1c <MX_ADC1_Init+0x120>)
 8001942:	2204      	movs	r2, #4
 8001944:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001946:	4b35      	ldr	r3, [pc, #212]	@ (8001a1c <MX_ADC1_Init+0x120>)
 8001948:	2200      	movs	r2, #0
 800194a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800194e:	4b33      	ldr	r3, [pc, #204]	@ (8001a1c <MX_ADC1_Init+0x120>)
 8001950:	2200      	movs	r2, #0
 8001952:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001954:	4b31      	ldr	r3, [pc, #196]	@ (8001a1c <MX_ADC1_Init+0x120>)
 8001956:	2200      	movs	r2, #0
 8001958:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800195a:	4b30      	ldr	r3, [pc, #192]	@ (8001a1c <MX_ADC1_Init+0x120>)
 800195c:	2201      	movs	r2, #1
 800195e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8001962:	4b2e      	ldr	r3, [pc, #184]	@ (8001a1c <MX_ADC1_Init+0x120>)
 8001964:	2200      	movs	r2, #0
 8001966:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001968:	4b2c      	ldr	r3, [pc, #176]	@ (8001a1c <MX_ADC1_Init+0x120>)
 800196a:	2200      	movs	r2, #0
 800196c:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800196e:	4b2b      	ldr	r3, [pc, #172]	@ (8001a1c <MX_ADC1_Init+0x120>)
 8001970:	2200      	movs	r2, #0
 8001972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001976:	4829      	ldr	r0, [pc, #164]	@ (8001a1c <MX_ADC1_Init+0x120>)
 8001978:	f001 f8da 	bl	8002b30 <HAL_ADC_Init>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001982:	f000 f9c1 	bl	8001d08 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001986:	4b27      	ldr	r3, [pc, #156]	@ (8001a24 <MX_ADC1_Init+0x128>)
 8001988:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800198a:	2306      	movs	r3, #6
 800198c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 800198e:	2305      	movs	r3, #5
 8001990:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001992:	237f      	movs	r3, #127	@ 0x7f
 8001994:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001996:	2304      	movs	r3, #4
 8001998:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800199a:	2300      	movs	r3, #0
 800199c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800199e:	463b      	mov	r3, r7
 80019a0:	4619      	mov	r1, r3
 80019a2:	481e      	ldr	r0, [pc, #120]	@ (8001a1c <MX_ADC1_Init+0x120>)
 80019a4:	f001 fb80 	bl	80030a8 <HAL_ADC_ConfigChannel>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80019ae:	f000 f9ab 	bl	8001d08 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80019b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a28 <MX_ADC1_Init+0x12c>)
 80019b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80019b6:	230c      	movs	r3, #12
 80019b8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80019ba:	2304      	movs	r3, #4
 80019bc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019be:	463b      	mov	r3, r7
 80019c0:	4619      	mov	r1, r3
 80019c2:	4816      	ldr	r0, [pc, #88]	@ (8001a1c <MX_ADC1_Init+0x120>)
 80019c4:	f001 fb70 	bl	80030a8 <HAL_ADC_ConfigChannel>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 80019ce:	f000 f99b 	bl	8001d08 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80019d2:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <MX_ADC1_Init+0x130>)
 80019d4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80019d6:	2312      	movs	r3, #18
 80019d8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80019da:	2305      	movs	r3, #5
 80019dc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019de:	463b      	mov	r3, r7
 80019e0:	4619      	mov	r1, r3
 80019e2:	480e      	ldr	r0, [pc, #56]	@ (8001a1c <MX_ADC1_Init+0x120>)
 80019e4:	f001 fb60 	bl	80030a8 <HAL_ADC_ConfigChannel>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 80019ee:	f000 f98b 	bl	8001d08 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80019f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a30 <MX_ADC1_Init+0x134>)
 80019f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80019f6:	2318      	movs	r3, #24
 80019f8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80019fa:	2304      	movs	r3, #4
 80019fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019fe:	463b      	mov	r3, r7
 8001a00:	4619      	mov	r1, r3
 8001a02:	4806      	ldr	r0, [pc, #24]	@ (8001a1c <MX_ADC1_Init+0x120>)
 8001a04:	f001 fb50 	bl	80030a8 <HAL_ADC_ConfigChannel>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8001a0e:	f000 f97b 	bl	8001d08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a12:	bf00      	nop
 8001a14:	3720      	adds	r7, #32
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	20001468 	.word	0x20001468
 8001a20:	42028000 	.word	0x42028000
 8001a24:	14f00020 	.word	0x14f00020
 8001a28:	10c00010 	.word	0x10c00010
 8001a2c:	04300002 	.word	0x04300002
 8001a30:	2a000400 	.word	0x2a000400

08001a34 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8001a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a70 <MX_GPDMA1_Init+0x3c>)
 8001a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a40:	4a0b      	ldr	r2, [pc, #44]	@ (8001a70 <MX_GPDMA1_Init+0x3c>)
 8001a42:	f043 0301 	orr.w	r3, r3, #1
 8001a46:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8001a4a:	4b09      	ldr	r3, [pc, #36]	@ (8001a70 <MX_GPDMA1_Init+0x3c>)
 8001a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a50:	f003 0301 	and.w	r3, r3, #1
 8001a54:	607b      	str	r3, [r7, #4]
 8001a56:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8001a58:	2200      	movs	r2, #0
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	201b      	movs	r0, #27
 8001a5e:	f002 fa0d 	bl	8003e7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 8001a62:	201b      	movs	r0, #27
 8001a64:	f002 fa24 	bl	8003eb0 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8001a68:	bf00      	nop
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	44020c00 	.word	0x44020c00

08001a74 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b09c      	sub	sp, #112	@ 0x70
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a7a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]
 8001a84:	609a      	str	r2, [r3, #8]
 8001a86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a88:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a94:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	60da      	str	r2, [r3, #12]
 8001aa2:	611a      	str	r2, [r3, #16]
 8001aa4:	615a      	str	r2, [r3, #20]
 8001aa6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001aa8:	1d3b      	adds	r3, r7, #4
 8001aaa:	2234      	movs	r2, #52	@ 0x34
 8001aac:	2100      	movs	r1, #0
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f00a fd8b 	bl	800c5ca <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ab4:	4b4b      	ldr	r3, [pc, #300]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001ab6:	4a4c      	ldr	r2, [pc, #304]	@ (8001be8 <MX_TIM1_Init+0x174>)
 8001ab8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8001aba:	4b4a      	ldr	r3, [pc, #296]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001abc:	2201      	movs	r2, #1
 8001abe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac0:	4b48      	ldr	r3, [pc, #288]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4095;
 8001ac6:	4b47      	ldr	r3, [pc, #284]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001ac8:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001acc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ace:	4b45      	ldr	r3, [pc, #276]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ad4:	4b43      	ldr	r3, [pc, #268]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ada:	4b42      	ldr	r3, [pc, #264]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ae0:	4840      	ldr	r0, [pc, #256]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001ae2:	f006 fe61 	bl	80087a8 <HAL_TIM_Base_Init>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001aec:	f000 f90c 	bl	8001d08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001af0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001af4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001af6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001afa:	4619      	mov	r1, r3
 8001afc:	4839      	ldr	r0, [pc, #228]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001afe:	f007 f8ed 	bl	8008cdc <HAL_TIM_ConfigClockSource>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001b08:	f000 f8fe 	bl	8001d08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b0c:	4835      	ldr	r0, [pc, #212]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001b0e:	f006 fea2 	bl	8008856 <HAL_TIM_PWM_Init>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001b18:	f000 f8f6 	bl	8001d08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b20:	2300      	movs	r3, #0
 8001b22:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b24:	2300      	movs	r3, #0
 8001b26:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b28:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	482d      	ldr	r0, [pc, #180]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001b30:	f007 fd64 	bl	80095fc <HAL_TIMEx_MasterConfigSynchronization>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001b3a:	f000 f8e5 	bl	8001d08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b3e:	2360      	movs	r3, #96	@ 0x60
 8001b40:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001b42:	2300      	movs	r3, #0
 8001b44:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b46:	2300      	movs	r3, #0
 8001b48:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b52:	2300      	movs	r3, #0
 8001b54:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b56:	2300      	movs	r3, #0
 8001b58:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b5a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001b5e:	2200      	movs	r2, #0
 8001b60:	4619      	mov	r1, r3
 8001b62:	4820      	ldr	r0, [pc, #128]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001b64:	f006 ffa6 	bl	8008ab4 <HAL_TIM_PWM_ConfigChannel>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001b6e:	f000 f8cb 	bl	8001d08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b72:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001b76:	2204      	movs	r2, #4
 8001b78:	4619      	mov	r1, r3
 8001b7a:	481a      	ldr	r0, [pc, #104]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001b7c:	f006 ff9a 	bl	8008ab4 <HAL_TIM_PWM_ConfigChannel>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001b86:	f000 f8bf 	bl	8001d08 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b96:	2300      	movs	r3, #0
 8001b98:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ba2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001bac:	2300      	movs	r3, #0
 8001bae:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001bb0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001bc2:	1d3b      	adds	r3, r7, #4
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4807      	ldr	r0, [pc, #28]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001bc8:	f007 fd80 	bl	80096cc <HAL_TIMEx_ConfigBreakDeadTime>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM1_Init+0x162>
  {
    Error_Handler();
 8001bd2:	f000 f899 	bl	8001d08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001bd6:	4803      	ldr	r0, [pc, #12]	@ (8001be4 <MX_TIM1_Init+0x170>)
 8001bd8:	f000 fa30 	bl	800203c <HAL_TIM_MspPostInit>

}
 8001bdc:	bf00      	nop
 8001bde:	3770      	adds	r7, #112	@ 0x70
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20001584 	.word	0x20001584
 8001be8:	40012c00 	.word	0x40012c00

08001bec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bf0:	4b22      	ldr	r3, [pc, #136]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001bf2:	4a23      	ldr	r2, [pc, #140]	@ (8001c80 <MX_USART1_UART_Init+0x94>)
 8001bf4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001bf6:	4b21      	ldr	r3, [pc, #132]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001bf8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bfc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bfe:	4b1f      	ldr	r3, [pc, #124]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c04:	4b1d      	ldr	r3, [pc, #116]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c10:	4b1a      	ldr	r3, [pc, #104]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001c12:	220c      	movs	r2, #12
 8001c14:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c16:	4b19      	ldr	r3, [pc, #100]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c1c:	4b17      	ldr	r3, [pc, #92]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c22:	4b16      	ldr	r3, [pc, #88]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c28:	4b14      	ldr	r3, [pc, #80]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c2e:	4b13      	ldr	r3, [pc, #76]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c34:	4811      	ldr	r0, [pc, #68]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001c36:	f007 fdcf 	bl	80097d8 <HAL_UART_Init>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001c40:	f000 f862 	bl	8001d08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c44:	2100      	movs	r1, #0
 8001c46:	480d      	ldr	r0, [pc, #52]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001c48:	f008 fa8a 	bl	800a160 <HAL_UARTEx_SetTxFifoThreshold>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001c52:	f000 f859 	bl	8001d08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c56:	2100      	movs	r1, #0
 8001c58:	4808      	ldr	r0, [pc, #32]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001c5a:	f008 fabf 	bl	800a1dc <HAL_UARTEx_SetRxFifoThreshold>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001c64:	f000 f850 	bl	8001d08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001c68:	4804      	ldr	r0, [pc, #16]	@ (8001c7c <MX_USART1_UART_Init+0x90>)
 8001c6a:	f008 fa40 	bl	800a0ee <HAL_UARTEx_DisableFifoMode>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001c74:	f000 f848 	bl	8001d08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c78:	bf00      	nop
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	200015d0 	.word	0x200015d0
 8001c80:	40013800 	.word	0x40013800

08001c84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c8a:	4b19      	ldr	r3, [pc, #100]	@ (8001cf0 <MX_GPIO_Init+0x6c>)
 8001c8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c90:	4a17      	ldr	r2, [pc, #92]	@ (8001cf0 <MX_GPIO_Init+0x6c>)
 8001c92:	f043 0304 	orr.w	r3, r3, #4
 8001c96:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c9a:	4b15      	ldr	r3, [pc, #84]	@ (8001cf0 <MX_GPIO_Init+0x6c>)
 8001c9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ca0:	f003 0304 	and.w	r3, r3, #4
 8001ca4:	60fb      	str	r3, [r7, #12]
 8001ca6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca8:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <MX_GPIO_Init+0x6c>)
 8001caa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cae:	4a10      	ldr	r2, [pc, #64]	@ (8001cf0 <MX_GPIO_Init+0x6c>)
 8001cb0:	f043 0301 	orr.w	r3, r3, #1
 8001cb4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cb8:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf0 <MX_GPIO_Init+0x6c>)
 8001cba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	60bb      	str	r3, [r7, #8]
 8001cc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf0 <MX_GPIO_Init+0x6c>)
 8001cc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ccc:	4a08      	ldr	r2, [pc, #32]	@ (8001cf0 <MX_GPIO_Init+0x6c>)
 8001cce:	f043 0302 	orr.w	r3, r3, #2
 8001cd2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cd6:	4b06      	ldr	r3, [pc, #24]	@ (8001cf0 <MX_GPIO_Init+0x6c>)
 8001cd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cdc:	f003 0302 	and.w	r3, r3, #2
 8001ce0:	607b      	str	r3, [r7, #4]
 8001ce2:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ce4:	bf00      	nop
 8001ce6:	3714      	adds	r7, #20
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr
 8001cf0:	44020c00 	.word	0x44020c00

08001cf4 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
		//ReadADC_voltage_current();
	}
}
 8001cfc:	bf00      	nop
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d0c:	b672      	cpsid	i
}
 8001d0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <Error_Handler+0x8>

08001d14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d18:	bf00      	nop
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
	...

08001d24 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b0c8      	sub	sp, #288	@ 0x120
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d2e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001d32:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d34:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	609a      	str	r2, [r3, #8]
 8001d40:	60da      	str	r2, [r3, #12]
 8001d42:	611a      	str	r2, [r3, #16]
  DMA_NodeConfTypeDef NodeConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d44:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	2388      	movs	r3, #136	@ 0x88
 8001d50:	461a      	mov	r2, r3
 8001d52:	2100      	movs	r1, #0
 8001d54:	f00a fc39 	bl	800c5ca <memset>
  if(hadc->Instance==ADC1)
 8001d58:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d5c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a9b      	ldr	r2, [pc, #620]	@ (8001fd4 <HAL_ADC_MspInit+0x2b0>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	f040 812e 	bne.w	8001fc8 <HAL_ADC_MspInit+0x2a4>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8001d6c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d70:	f5a3 7184 	sub.w	r1, r3, #264	@ 0x108
 8001d74:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001d78:	f04f 0300 	mov.w	r3, #0
 8001d7c:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 8001d80:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001d88:	2200      	movs	r2, #0
 8001d8a:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d8c:	f107 0318 	add.w	r3, r7, #24
 8001d90:	4618      	mov	r0, r3
 8001d92:	f004 fc3b 	bl	800660c <HAL_RCCEx_PeriphCLKConfig>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <HAL_ADC_MspInit+0x7c>
    {
      Error_Handler();
 8001d9c:	f7ff ffb4 	bl	8001d08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001da0:	4b8d      	ldr	r3, [pc, #564]	@ (8001fd8 <HAL_ADC_MspInit+0x2b4>)
 8001da2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001da6:	4a8c      	ldr	r2, [pc, #560]	@ (8001fd8 <HAL_ADC_MspInit+0x2b4>)
 8001da8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dac:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001db0:	4b89      	ldr	r3, [pc, #548]	@ (8001fd8 <HAL_ADC_MspInit+0x2b4>)
 8001db2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001db6:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 8001dba:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001dbe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001dc8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001dcc:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dce:	4b82      	ldr	r3, [pc, #520]	@ (8001fd8 <HAL_ADC_MspInit+0x2b4>)
 8001dd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dd4:	4a80      	ldr	r2, [pc, #512]	@ (8001fd8 <HAL_ADC_MspInit+0x2b4>)
 8001dd6:	f043 0304 	orr.w	r3, r3, #4
 8001dda:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001dde:	4b7e      	ldr	r3, [pc, #504]	@ (8001fd8 <HAL_ADC_MspInit+0x2b4>)
 8001de0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001de4:	f003 0204 	and.w	r2, r3, #4
 8001de8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001dec:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001df6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001dfa:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfc:	4b76      	ldr	r3, [pc, #472]	@ (8001fd8 <HAL_ADC_MspInit+0x2b4>)
 8001dfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e02:	4a75      	ldr	r2, [pc, #468]	@ (8001fd8 <HAL_ADC_MspInit+0x2b4>)
 8001e04:	f043 0301 	orr.w	r3, r3, #1
 8001e08:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e0c:	4b72      	ldr	r3, [pc, #456]	@ (8001fd8 <HAL_ADC_MspInit+0x2b4>)
 8001e0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e12:	f003 0201 	and.w	r2, r3, #1
 8001e16:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001e1a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001e24:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001e28:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e2a:	4b6b      	ldr	r3, [pc, #428]	@ (8001fd8 <HAL_ADC_MspInit+0x2b4>)
 8001e2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e30:	4a69      	ldr	r2, [pc, #420]	@ (8001fd8 <HAL_ADC_MspInit+0x2b4>)
 8001e32:	f043 0302 	orr.w	r3, r3, #2
 8001e36:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e3a:	4b67      	ldr	r3, [pc, #412]	@ (8001fd8 <HAL_ADC_MspInit+0x2b4>)
 8001e3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e40:	f003 0202 	and.w	r2, r3, #2
 8001e44:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001e48:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001e52:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001e56:	681b      	ldr	r3, [r3, #0]
    PC0     ------> ADC1_INP10
    PA1     ------> ADC1_INP1
    PC4     ------> ADC1_INP4
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 8001e58:	2311      	movs	r3, #17
 8001e5a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e6a:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e6e:	4619      	mov	r1, r3
 8001e70:	485a      	ldr	r0, [pc, #360]	@ (8001fdc <HAL_ADC_MspInit+0x2b8>)
 8001e72:	f003 faff 	bl	8005474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e76:	2302      	movs	r3, #2
 8001e78:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e82:	2300      	movs	r3, #0
 8001e84:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e88:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4854      	ldr	r0, [pc, #336]	@ (8001fe0 <HAL_ADC_MspInit+0x2bc>)
 8001e90:	f003 faf0 	bl	8005474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e94:	2302      	movs	r3, #2
 8001e96:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea6:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001eaa:	4619      	mov	r1, r3
 8001eac:	484d      	ldr	r0, [pc, #308]	@ (8001fe4 <HAL_ADC_MspInit+0x2c0>)
 8001eae:	f003 fae1 	bl	8005474 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* GPDMA1_REQUEST_ADC1 Init */
    NodeConfig.NodeType = DMA_GPDMA_LINEAR_NODE;
 8001eb2:	2321      	movs	r3, #33	@ 0x21
 8001eb4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    NodeConfig.Init.Request = GPDMA1_REQUEST_ADC1;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    NodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    NodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    NodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    NodeConfig.Init.DestInc = DMA_DINC_INCREMENTED;
 8001ed0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001ed4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 8001ede:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ee2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    NodeConfig.Init.SrcBurstLength = 1;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    NodeConfig.Init.DestBurstLength = 1;
 8001eec:	2301      	movs	r3, #1
 8001eee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    NodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT1;
 8001ef2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001ef6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    NodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001efa:	2300      	movs	r3, #0
 8001efc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    NodeConfig.Init.Mode = DMA_NORMAL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    NodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 8001f06:	2300      	movs	r3, #0
 8001f08:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    NodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    NodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 8001f12:	2300      	movs	r3, #0
 8001f14:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    if (HAL_DMAEx_List_BuildNode(&NodeConfig, &Node_GPDMA1_Channel0) != HAL_OK)
 8001f18:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001f1c:	4932      	ldr	r1, [pc, #200]	@ (8001fe8 <HAL_ADC_MspInit+0x2c4>)
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f002 fc6c 	bl	80047fc <HAL_DMAEx_List_BuildNode>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <HAL_ADC_MspInit+0x20a>
    {
      Error_Handler();
 8001f2a:	f7ff feed 	bl	8001d08 <Error_Handler>
    }

    if (HAL_DMAEx_List_InsertNode(&List_GPDMA1_Channel0, NULL, &Node_GPDMA1_Channel0) != HAL_OK)
 8001f2e:	4a2e      	ldr	r2, [pc, #184]	@ (8001fe8 <HAL_ADC_MspInit+0x2c4>)
 8001f30:	2100      	movs	r1, #0
 8001f32:	482e      	ldr	r0, [pc, #184]	@ (8001fec <HAL_ADC_MspInit+0x2c8>)
 8001f34:	f002 fc8e 	bl	8004854 <HAL_DMAEx_List_InsertNode>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <HAL_ADC_MspInit+0x21e>
    {
      Error_Handler();
 8001f3e:	f7ff fee3 	bl	8001d08 <Error_Handler>
    }

    if (HAL_DMAEx_List_SetCircularMode(&List_GPDMA1_Channel0) != HAL_OK)
 8001f42:	482a      	ldr	r0, [pc, #168]	@ (8001fec <HAL_ADC_MspInit+0x2c8>)
 8001f44:	f002 fd4f 	bl	80049e6 <HAL_DMAEx_List_SetCircularMode>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <HAL_ADC_MspInit+0x22e>
    {
      Error_Handler();
 8001f4e:	f7ff fedb 	bl	8001d08 <Error_Handler>
    }

    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8001f52:	4b27      	ldr	r3, [pc, #156]	@ (8001ff0 <HAL_ADC_MspInit+0x2cc>)
 8001f54:	4a27      	ldr	r2, [pc, #156]	@ (8001ff4 <HAL_ADC_MspInit+0x2d0>)
 8001f56:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.InitLinkedList.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8001f58:	4b25      	ldr	r3, [pc, #148]	@ (8001ff0 <HAL_ADC_MspInit+0x2cc>)
 8001f5a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001f5e:	639a      	str	r2, [r3, #56]	@ 0x38
    handle_GPDMA1_Channel0.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 8001f60:	4b23      	ldr	r3, [pc, #140]	@ (8001ff0 <HAL_ADC_MspInit+0x2cc>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	63da      	str	r2, [r3, #60]	@ 0x3c
    handle_GPDMA1_Channel0.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT0;
 8001f66:	4b22      	ldr	r3, [pc, #136]	@ (8001ff0 <HAL_ADC_MspInit+0x2cc>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	641a      	str	r2, [r3, #64]	@ 0x40
    handle_GPDMA1_Channel0.InitLinkedList.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001f6c:	4b20      	ldr	r3, [pc, #128]	@ (8001ff0 <HAL_ADC_MspInit+0x2cc>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	645a      	str	r2, [r3, #68]	@ 0x44
    handle_GPDMA1_Channel0.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 8001f72:	4b1f      	ldr	r3, [pc, #124]	@ (8001ff0 <HAL_ADC_MspInit+0x2cc>)
 8001f74:	2281      	movs	r2, #129	@ 0x81
 8001f76:	649a      	str	r2, [r3, #72]	@ 0x48
    if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8001f78:	481d      	ldr	r0, [pc, #116]	@ (8001ff0 <HAL_ADC_MspInit+0x2cc>)
 8001f7a:	f002 faf5 	bl	8004568 <HAL_DMAEx_List_Init>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <HAL_ADC_MspInit+0x264>
    {
      Error_Handler();
 8001f84:	f7ff fec0 	bl	8001d08 <Error_Handler>
    }

    if (HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel0, &List_GPDMA1_Channel0) != HAL_OK)
 8001f88:	4918      	ldr	r1, [pc, #96]	@ (8001fec <HAL_ADC_MspInit+0x2c8>)
 8001f8a:	4819      	ldr	r0, [pc, #100]	@ (8001ff0 <HAL_ADC_MspInit+0x2cc>)
 8001f8c:	f002 fd8c 	bl	8004aa8 <HAL_DMAEx_List_LinkQ>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <HAL_ADC_MspInit+0x276>
    {
      Error_Handler();
 8001f96:	f7ff feb7 	bl	8001d08 <Error_Handler>
    }

    __HAL_LINKDMA(hadc, DMA_Handle, handle_GPDMA1_Channel0);
 8001f9a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f9e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a12      	ldr	r2, [pc, #72]	@ (8001ff0 <HAL_ADC_MspInit+0x2cc>)
 8001fa6:	651a      	str	r2, [r3, #80]	@ 0x50
 8001fa8:	4a11      	ldr	r2, [pc, #68]	@ (8001ff0 <HAL_ADC_MspInit+0x2cc>)
 8001faa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001fae:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001fb6:	2110      	movs	r1, #16
 8001fb8:	480d      	ldr	r0, [pc, #52]	@ (8001ff0 <HAL_ADC_MspInit+0x2cc>)
 8001fba:	f002 fa74 	bl	80044a6 <HAL_DMA_ConfigChannelAttributes>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <HAL_ADC_MspInit+0x2a4>
    {
      Error_Handler();
 8001fc4:	f7ff fea0 	bl	8001d08 <Error_Handler>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001fc8:	bf00      	nop
 8001fca:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	42028000 	.word	0x42028000
 8001fd8:	44020c00 	.word	0x44020c00
 8001fdc:	42020800 	.word	0x42020800
 8001fe0:	42020000 	.word	0x42020000
 8001fe4:	42020400 	.word	0x42020400
 8001fe8:	200014d0 	.word	0x200014d0
 8001fec:	200014f4 	.word	0x200014f4
 8001ff0:	2000150c 	.word	0x2000150c
 8001ff4:	40020050 	.word	0x40020050

08001ff8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a0b      	ldr	r2, [pc, #44]	@ (8002034 <HAL_TIM_Base_MspInit+0x3c>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d10e      	bne.n	8002028 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800200a:	4b0b      	ldr	r3, [pc, #44]	@ (8002038 <HAL_TIM_Base_MspInit+0x40>)
 800200c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002010:	4a09      	ldr	r2, [pc, #36]	@ (8002038 <HAL_TIM_Base_MspInit+0x40>)
 8002012:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002016:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800201a:	4b07      	ldr	r3, [pc, #28]	@ (8002038 <HAL_TIM_Base_MspInit+0x40>)
 800201c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002020:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002028:	bf00      	nop
 800202a:	3714      	adds	r7, #20
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	40012c00 	.word	0x40012c00
 8002038:	44020c00 	.word	0x44020c00

0800203c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08a      	sub	sp, #40	@ 0x28
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a22      	ldr	r2, [pc, #136]	@ (80020e4 <HAL_TIM_MspPostInit+0xa8>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d13e      	bne.n	80020dc <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800205e:	4b22      	ldr	r3, [pc, #136]	@ (80020e8 <HAL_TIM_MspPostInit+0xac>)
 8002060:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002064:	4a20      	ldr	r2, [pc, #128]	@ (80020e8 <HAL_TIM_MspPostInit+0xac>)
 8002066:	f043 0304 	orr.w	r3, r3, #4
 800206a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800206e:	4b1e      	ldr	r3, [pc, #120]	@ (80020e8 <HAL_TIM_MspPostInit+0xac>)
 8002070:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002074:	f003 0304 	and.w	r3, r3, #4
 8002078:	613b      	str	r3, [r7, #16]
 800207a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207c:	4b1a      	ldr	r3, [pc, #104]	@ (80020e8 <HAL_TIM_MspPostInit+0xac>)
 800207e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002082:	4a19      	ldr	r2, [pc, #100]	@ (80020e8 <HAL_TIM_MspPostInit+0xac>)
 8002084:	f043 0301 	orr.w	r3, r3, #1
 8002088:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800208c:	4b16      	ldr	r3, [pc, #88]	@ (80020e8 <HAL_TIM_MspPostInit+0xac>)
 800208e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PC7     ------> TIM1_CH2
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800209a:	2380      	movs	r3, #128	@ 0x80
 800209c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209e:	2302      	movs	r3, #2
 80020a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a6:	2300      	movs	r3, #0
 80020a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020aa:	2301      	movs	r3, #1
 80020ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ae:	f107 0314 	add.w	r3, r7, #20
 80020b2:	4619      	mov	r1, r3
 80020b4:	480d      	ldr	r0, [pc, #52]	@ (80020ec <HAL_TIM_MspPostInit+0xb0>)
 80020b6:	f003 f9dd 	bl	8005474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80020ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c0:	2302      	movs	r3, #2
 80020c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c4:	2300      	movs	r3, #0
 80020c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c8:	2300      	movs	r3, #0
 80020ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020cc:	2301      	movs	r3, #1
 80020ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d0:	f107 0314 	add.w	r3, r7, #20
 80020d4:	4619      	mov	r1, r3
 80020d6:	4806      	ldr	r0, [pc, #24]	@ (80020f0 <HAL_TIM_MspPostInit+0xb4>)
 80020d8:	f003 f9cc 	bl	8005474 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80020dc:	bf00      	nop
 80020de:	3728      	adds	r7, #40	@ 0x28
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	40012c00 	.word	0x40012c00
 80020e8:	44020c00 	.word	0x44020c00
 80020ec:	42020800 	.word	0x42020800
 80020f0:	42020000 	.word	0x42020000

080020f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b0ac      	sub	sp, #176	@ 0xb0
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]
 800210a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800210c:	f107 0310 	add.w	r3, r7, #16
 8002110:	2288      	movs	r2, #136	@ 0x88
 8002112:	2100      	movs	r1, #0
 8002114:	4618      	mov	r0, r3
 8002116:	f00a fa58 	bl	800c5ca <memset>
  if(huart->Instance==USART1)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a26      	ldr	r2, [pc, #152]	@ (80021b8 <HAL_UART_MspInit+0xc4>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d145      	bne.n	80021b0 <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002124:	f04f 0201 	mov.w	r2, #1
 8002128:	f04f 0300 	mov.w	r3, #0
 800212c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002130:	2300      	movs	r3, #0
 8002132:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002134:	f107 0310 	add.w	r3, r7, #16
 8002138:	4618      	mov	r0, r3
 800213a:	f004 fa67 	bl	800660c <HAL_RCCEx_PeriphCLKConfig>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8002144:	f7ff fde0 	bl	8001d08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002148:	4b1c      	ldr	r3, [pc, #112]	@ (80021bc <HAL_UART_MspInit+0xc8>)
 800214a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800214e:	4a1b      	ldr	r2, [pc, #108]	@ (80021bc <HAL_UART_MspInit+0xc8>)
 8002150:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002154:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002158:	4b18      	ldr	r3, [pc, #96]	@ (80021bc <HAL_UART_MspInit+0xc8>)
 800215a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800215e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002166:	4b15      	ldr	r3, [pc, #84]	@ (80021bc <HAL_UART_MspInit+0xc8>)
 8002168:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800216c:	4a13      	ldr	r2, [pc, #76]	@ (80021bc <HAL_UART_MspInit+0xc8>)
 800216e:	f043 0301 	orr.w	r3, r3, #1
 8002172:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002176:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <HAL_UART_MspInit+0xc8>)
 8002178:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800217c:	f003 0301 	and.w	r3, r3, #1
 8002180:	60bb      	str	r3, [r7, #8]
 8002182:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002184:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002188:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218c:	2302      	movs	r3, #2
 800218e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002192:	2300      	movs	r3, #0
 8002194:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002198:	2300      	movs	r3, #0
 800219a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800219e:	2307      	movs	r3, #7
 80021a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021a8:	4619      	mov	r1, r3
 80021aa:	4805      	ldr	r0, [pc, #20]	@ (80021c0 <HAL_UART_MspInit+0xcc>)
 80021ac:	f003 f962 	bl	8005474 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80021b0:	bf00      	nop
 80021b2:	37b0      	adds	r7, #176	@ 0xb0
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40013800 	.word	0x40013800
 80021bc:	44020c00 	.word	0x44020c00
 80021c0:	42020000 	.word	0x42020000

080021c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021c8:	bf00      	nop
 80021ca:	e7fd      	b.n	80021c8 <NMI_Handler+0x4>

080021cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021d0:	bf00      	nop
 80021d2:	e7fd      	b.n	80021d0 <HardFault_Handler+0x4>

080021d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021d8:	bf00      	nop
 80021da:	e7fd      	b.n	80021d8 <MemManage_Handler+0x4>

080021dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021e0:	bf00      	nop
 80021e2:	e7fd      	b.n	80021e0 <BusFault_Handler+0x4>

080021e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021e8:	bf00      	nop
 80021ea:	e7fd      	b.n	80021e8 <UsageFault_Handler+0x4>

080021ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
	...

080021fc <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8002200:	4802      	ldr	r0, [pc, #8]	@ (800220c <GPDMA1_Channel0_IRQHandler+0x10>)
 8002202:	f001 ffef 	bl	80041e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	2000150c 	.word	0x2000150c

08002210 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return 1;
 8002214:	2301      	movs	r3, #1
}
 8002216:	4618      	mov	r0, r3
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <_kill>:

int _kill(int pid, int sig)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800222a:	f00a fa21 	bl	800c670 <__errno>
 800222e:	4603      	mov	r3, r0
 8002230:	2216      	movs	r2, #22
 8002232:	601a      	str	r2, [r3, #0]
  return -1;
 8002234:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002238:	4618      	mov	r0, r3
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <_exit>:

void _exit (int status)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002248:	f04f 31ff 	mov.w	r1, #4294967295
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7ff ffe7 	bl	8002220 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002252:	bf00      	nop
 8002254:	e7fd      	b.n	8002252 <_exit+0x12>

08002256 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b086      	sub	sp, #24
 800225a:	af00      	add	r7, sp, #0
 800225c:	60f8      	str	r0, [r7, #12]
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002262:	2300      	movs	r3, #0
 8002264:	617b      	str	r3, [r7, #20]
 8002266:	e00a      	b.n	800227e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002268:	f3af 8000 	nop.w
 800226c:	4601      	mov	r1, r0
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	1c5a      	adds	r2, r3, #1
 8002272:	60ba      	str	r2, [r7, #8]
 8002274:	b2ca      	uxtb	r2, r1
 8002276:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	3301      	adds	r3, #1
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	697a      	ldr	r2, [r7, #20]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	429a      	cmp	r2, r3
 8002284:	dbf0      	blt.n	8002268 <_read+0x12>
  }

  return len;
 8002286:	687b      	ldr	r3, [r7, #4]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3718      	adds	r7, #24
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800229c:	2300      	movs	r3, #0
 800229e:	617b      	str	r3, [r7, #20]
 80022a0:	e009      	b.n	80022b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	1c5a      	adds	r2, r3, #1
 80022a6:	60ba      	str	r2, [r7, #8]
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff faa0 	bl	80017f0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	3301      	adds	r3, #1
 80022b4:	617b      	str	r3, [r7, #20]
 80022b6:	697a      	ldr	r2, [r7, #20]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	429a      	cmp	r2, r3
 80022bc:	dbf1      	blt.n	80022a2 <_write+0x12>
  }
  return len;
 80022be:	687b      	ldr	r3, [r7, #4]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3718      	adds	r7, #24
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <_close>:

int _close(int file)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022f0:	605a      	str	r2, [r3, #4]
  return 0;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <_isatty>:

int _isatty(int file)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002308:	2301      	movs	r3, #1
}
 800230a:	4618      	mov	r0, r3
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr

08002316 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002316:	b480      	push	{r7}
 8002318:	b085      	sub	sp, #20
 800231a:	af00      	add	r7, sp, #0
 800231c:	60f8      	str	r0, [r7, #12]
 800231e:	60b9      	str	r1, [r7, #8]
 8002320:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002338:	4a14      	ldr	r2, [pc, #80]	@ (800238c <_sbrk+0x5c>)
 800233a:	4b15      	ldr	r3, [pc, #84]	@ (8002390 <_sbrk+0x60>)
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002344:	4b13      	ldr	r3, [pc, #76]	@ (8002394 <_sbrk+0x64>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d102      	bne.n	8002352 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800234c:	4b11      	ldr	r3, [pc, #68]	@ (8002394 <_sbrk+0x64>)
 800234e:	4a12      	ldr	r2, [pc, #72]	@ (8002398 <_sbrk+0x68>)
 8002350:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002352:	4b10      	ldr	r3, [pc, #64]	@ (8002394 <_sbrk+0x64>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4413      	add	r3, r2
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	429a      	cmp	r2, r3
 800235e:	d207      	bcs.n	8002370 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002360:	f00a f986 	bl	800c670 <__errno>
 8002364:	4603      	mov	r3, r0
 8002366:	220c      	movs	r2, #12
 8002368:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800236a:	f04f 33ff 	mov.w	r3, #4294967295
 800236e:	e009      	b.n	8002384 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002370:	4b08      	ldr	r3, [pc, #32]	@ (8002394 <_sbrk+0x64>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002376:	4b07      	ldr	r3, [pc, #28]	@ (8002394 <_sbrk+0x64>)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4413      	add	r3, r2
 800237e:	4a05      	ldr	r2, [pc, #20]	@ (8002394 <_sbrk+0x64>)
 8002380:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002382:	68fb      	ldr	r3, [r7, #12]
}
 8002384:	4618      	mov	r0, r3
 8002386:	3718      	adds	r7, #24
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	20008000 	.word	0x20008000
 8002390:	00000400 	.word	0x00000400
 8002394:	20001664 	.word	0x20001664
 8002398:	20001df8 	.word	0x20001df8

0800239c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80023a2:	4b30      	ldr	r3, [pc, #192]	@ (8002464 <SystemInit+0xc8>)
 80023a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023a8:	4a2e      	ldr	r2, [pc, #184]	@ (8002464 <SystemInit+0xc8>)
 80023aa:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023ae:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80023b2:	4b2d      	ldr	r3, [pc, #180]	@ (8002468 <SystemInit+0xcc>)
 80023b4:	2201      	movs	r2, #1
 80023b6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80023b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002468 <SystemInit+0xcc>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80023be:	4b2a      	ldr	r3, [pc, #168]	@ (8002468 <SystemInit+0xcc>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80023c4:	4b28      	ldr	r3, [pc, #160]	@ (8002468 <SystemInit+0xcc>)
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	4927      	ldr	r1, [pc, #156]	@ (8002468 <SystemInit+0xcc>)
 80023ca:	4b28      	ldr	r3, [pc, #160]	@ (800246c <SystemInit+0xd0>)
 80023cc:	4013      	ands	r3, r2
 80023ce:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80023d0:	4b25      	ldr	r3, [pc, #148]	@ (8002468 <SystemInit+0xcc>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80023d6:	4b24      	ldr	r3, [pc, #144]	@ (8002468 <SystemInit+0xcc>)
 80023d8:	2200      	movs	r2, #0
 80023da:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80023dc:	4b22      	ldr	r3, [pc, #136]	@ (8002468 <SystemInit+0xcc>)
 80023de:	4a24      	ldr	r2, [pc, #144]	@ (8002470 <SystemInit+0xd4>)
 80023e0:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80023e2:	4b21      	ldr	r3, [pc, #132]	@ (8002468 <SystemInit+0xcc>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80023e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002468 <SystemInit+0xcc>)
 80023ea:	4a21      	ldr	r2, [pc, #132]	@ (8002470 <SystemInit+0xd4>)
 80023ec:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80023ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002468 <SystemInit+0xcc>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80023f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002468 <SystemInit+0xcc>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a1b      	ldr	r2, [pc, #108]	@ (8002468 <SystemInit+0xcc>)
 80023fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023fe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002400:	4b19      	ldr	r3, [pc, #100]	@ (8002468 <SystemInit+0xcc>)
 8002402:	2200      	movs	r2, #0
 8002404:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002406:	4b17      	ldr	r3, [pc, #92]	@ (8002464 <SystemInit+0xc8>)
 8002408:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800240c:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800240e:	4b19      	ldr	r3, [pc, #100]	@ (8002474 <SystemInit+0xd8>)
 8002410:	699b      	ldr	r3, [r3, #24]
 8002412:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8002416:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800241e:	d003      	beq.n	8002428 <SystemInit+0x8c>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002426:	d117      	bne.n	8002458 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8002428:	4b12      	ldr	r3, [pc, #72]	@ (8002474 <SystemInit+0xd8>)
 800242a:	69db      	ldr	r3, [r3, #28]
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	2b00      	cmp	r3, #0
 8002432:	d005      	beq.n	8002440 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8002434:	4b0f      	ldr	r3, [pc, #60]	@ (8002474 <SystemInit+0xd8>)
 8002436:	4a10      	ldr	r2, [pc, #64]	@ (8002478 <SystemInit+0xdc>)
 8002438:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 800243a:	4b0e      	ldr	r3, [pc, #56]	@ (8002474 <SystemInit+0xd8>)
 800243c:	4a0f      	ldr	r2, [pc, #60]	@ (800247c <SystemInit+0xe0>)
 800243e:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8002440:	4b0c      	ldr	r3, [pc, #48]	@ (8002474 <SystemInit+0xd8>)
 8002442:	69db      	ldr	r3, [r3, #28]
 8002444:	4a0b      	ldr	r2, [pc, #44]	@ (8002474 <SystemInit+0xd8>)
 8002446:	f043 0302 	orr.w	r3, r3, #2
 800244a:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800244c:	4b09      	ldr	r3, [pc, #36]	@ (8002474 <SystemInit+0xd8>)
 800244e:	69db      	ldr	r3, [r3, #28]
 8002450:	4a08      	ldr	r2, [pc, #32]	@ (8002474 <SystemInit+0xd8>)
 8002452:	f043 0301 	orr.w	r3, r3, #1
 8002456:	61d3      	str	r3, [r2, #28]
  }
}
 8002458:	bf00      	nop
 800245a:	370c      	adds	r7, #12
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr
 8002464:	e000ed00 	.word	0xe000ed00
 8002468:	44020c00 	.word	0x44020c00
 800246c:	fae2eae3 	.word	0xfae2eae3
 8002470:	01010280 	.word	0x01010280
 8002474:	40022000 	.word	0x40022000
 8002478:	08192a3b 	.word	0x08192a3b
 800247c:	4c5d6e7f 	.word	0x4c5d6e7f

08002480 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002480:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024b8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002484:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002486:	e003      	b.n	8002490 <LoopCopyDataInit>

08002488 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002488:	4b0c      	ldr	r3, [pc, #48]	@ (80024bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800248a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800248c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800248e:	3104      	adds	r1, #4

08002490 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002490:	480b      	ldr	r0, [pc, #44]	@ (80024c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002492:	4b0c      	ldr	r3, [pc, #48]	@ (80024c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002494:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002496:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002498:	d3f6      	bcc.n	8002488 <CopyDataInit>
	ldr	r2, =_sbss
 800249a:	4a0b      	ldr	r2, [pc, #44]	@ (80024c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800249c:	e002      	b.n	80024a4 <LoopFillZerobss>

0800249e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800249e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80024a0:	f842 3b04 	str.w	r3, [r2], #4

080024a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80024a4:	4b09      	ldr	r3, [pc, #36]	@ (80024cc <LoopForever+0x16>)
	cmp	r2, r3
 80024a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80024a8:	d3f9      	bcc.n	800249e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024aa:	f7ff ff77 	bl	800239c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024ae:	f00a f8e5 	bl	800c67c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024b2:	f7ff f9af 	bl	8001814 <main>

080024b6 <LoopForever>:

LoopForever:
    b LoopForever
 80024b6:	e7fe      	b.n	80024b6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80024b8:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 80024bc:	080102e8 	.word	0x080102e8
	ldr	r0, =_sdata
 80024c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80024c4:	200001d8 	.word	0x200001d8
	ldr	r2, =_sbss
 80024c8:	200001d8 	.word	0x200001d8
	ldr	r3, = _ebss
 80024cc:	20001df8 	.word	0x20001df8

080024d0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024d0:	e7fe      	b.n	80024d0 <ADC1_IRQHandler>
	...

080024d4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024d8:	2003      	movs	r0, #3
 80024da:	f001 fcc4 	bl	8003e66 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80024de:	f003 ff0b 	bl	80062f8 <HAL_RCC_GetSysClockFreq>
 80024e2:	4602      	mov	r2, r0
 80024e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002518 <HAL_Init+0x44>)
 80024e6:	6a1b      	ldr	r3, [r3, #32]
 80024e8:	f003 030f 	and.w	r3, r3, #15
 80024ec:	490b      	ldr	r1, [pc, #44]	@ (800251c <HAL_Init+0x48>)
 80024ee:	5ccb      	ldrb	r3, [r1, r3]
 80024f0:	fa22 f303 	lsr.w	r3, r2, r3
 80024f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002520 <HAL_Init+0x4c>)
 80024f6:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80024f8:	2004      	movs	r0, #4
 80024fa:	f001 fd09 	bl	8003f10 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024fe:	2000      	movs	r0, #0
 8002500:	f000 f810 	bl	8002524 <HAL_InitTick>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e002      	b.n	8002514 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800250e:	f7ff fc01 	bl	8001d14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	bd80      	pop	{r7, pc}
 8002518:	44020c00 	.word	0x44020c00
 800251c:	0800fe6c 	.word	0x0800fe6c
 8002520:	20000000 	.word	0x20000000

08002524 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 800252c:	2300      	movs	r3, #0
 800252e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002530:	4b33      	ldr	r3, [pc, #204]	@ (8002600 <HAL_InitTick+0xdc>)
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d101      	bne.n	800253c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e05c      	b.n	80025f6 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 800253c:	4b31      	ldr	r3, [pc, #196]	@ (8002604 <HAL_InitTick+0xe0>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0304 	and.w	r3, r3, #4
 8002544:	2b04      	cmp	r3, #4
 8002546:	d10c      	bne.n	8002562 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002548:	4b2f      	ldr	r3, [pc, #188]	@ (8002608 <HAL_InitTick+0xe4>)
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4b2c      	ldr	r3, [pc, #176]	@ (8002600 <HAL_InitTick+0xdc>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	4619      	mov	r1, r3
 8002552:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002556:	fbb3 f3f1 	udiv	r3, r3, r1
 800255a:	fbb2 f3f3 	udiv	r3, r2, r3
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	e037      	b.n	80025d2 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8002562:	f001 fd2d 	bl	8003fc0 <HAL_SYSTICK_GetCLKSourceConfig>
 8002566:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	2b02      	cmp	r3, #2
 800256c:	d023      	beq.n	80025b6 <HAL_InitTick+0x92>
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	2b02      	cmp	r3, #2
 8002572:	d82d      	bhi.n	80025d0 <HAL_InitTick+0xac>
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_InitTick+0x5e>
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d00d      	beq.n	800259c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8002580:	e026      	b.n	80025d0 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8002582:	4b21      	ldr	r3, [pc, #132]	@ (8002608 <HAL_InitTick+0xe4>)
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	4b1e      	ldr	r3, [pc, #120]	@ (8002600 <HAL_InitTick+0xdc>)
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	4619      	mov	r1, r3
 800258c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002590:	fbb3 f3f1 	udiv	r3, r3, r1
 8002594:	fbb2 f3f3 	udiv	r3, r2, r3
 8002598:	60fb      	str	r3, [r7, #12]
        break;
 800259a:	e01a      	b.n	80025d2 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800259c:	4b18      	ldr	r3, [pc, #96]	@ (8002600 <HAL_InitTick+0xdc>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	461a      	mov	r2, r3
 80025a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80025aa:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80025ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80025b2:	60fb      	str	r3, [r7, #12]
        break;
 80025b4:	e00d      	b.n	80025d2 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80025b6:	4b12      	ldr	r3, [pc, #72]	@ (8002600 <HAL_InitTick+0xdc>)
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	461a      	mov	r2, r3
 80025bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80025c4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80025c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025cc:	60fb      	str	r3, [r7, #12]
        break;
 80025ce:	e000      	b.n	80025d2 <HAL_InitTick+0xae>
        break;
 80025d0:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f001 fc7a 	bl	8003ecc <HAL_SYSTICK_Config>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e009      	b.n	80025f6 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025e2:	2200      	movs	r2, #0
 80025e4:	6879      	ldr	r1, [r7, #4]
 80025e6:	f04f 30ff 	mov.w	r0, #4294967295
 80025ea:	f001 fc47 	bl	8003e7c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80025ee:	4a07      	ldr	r2, [pc, #28]	@ (800260c <HAL_InitTick+0xe8>)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3710      	adds	r7, #16
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	20000008 	.word	0x20000008
 8002604:	e000e010 	.word	0xe000e010
 8002608:	20000000 	.word	0x20000000
 800260c:	20000004 	.word	0x20000004

08002610 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  return uwTick;
 8002614:	4b03      	ldr	r3, [pc, #12]	@ (8002624 <HAL_GetTick+0x14>)
 8002616:	681b      	ldr	r3, [r3, #0]
}
 8002618:	4618      	mov	r0, r3
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	20001668 	.word	0x20001668

08002628 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	431a      	orrs	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	609a      	str	r2, [r3, #8]
}
 8002642:	bf00      	nop
 8002644:	370c      	adds	r7, #12
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr

0800264e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800264e:	b480      	push	{r7}
 8002650:	b083      	sub	sp, #12
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
 8002656:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	431a      	orrs	r2, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	609a      	str	r2, [r3, #8]
}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002684:	4618      	mov	r0, r3
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP1       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP1);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800269e:	f043 0202 	orr.w	r2, r3, #2
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 80026bc:	4b06      	ldr	r3, [pc, #24]	@ (80026d8 <LL_ADC_EnableChannel0_GPIO+0x24>)
 80026be:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80026c2:	4a05      	ldr	r2, [pc, #20]	@ (80026d8 <LL_ADC_EnableChannel0_GPIO+0x24>)
 80026c4:	f043 0301 	orr.w	r3, r3, #1
 80026c8:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 80026cc:	bf00      	nop
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr
 80026d8:	42028000 	.word	0x42028000

080026dc <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80026dc:	b480      	push	{r7}
 80026de:	b087      	sub	sp, #28
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
 80026e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	3360      	adds	r3, #96	@ 0x60
 80026ee:	461a      	mov	r2, r3
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	4413      	add	r3, r2
 80026f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	4b08      	ldr	r3, [pc, #32]	@ (8002720 <LL_ADC_SetOffset+0x44>)
 80026fe:	4013      	ands	r3, r2
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002706:	683a      	ldr	r2, [r7, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	4313      	orrs	r3, r2
 800270c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002714:	bf00      	nop
 8002716:	371c      	adds	r7, #28
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr
 8002720:	03fff000 	.word	0x03fff000

08002724 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	3360      	adds	r3, #96	@ 0x60
 8002732:	461a      	mov	r2, r3
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	4413      	add	r3, r2
 800273a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002744:	4618      	mov	r0, r3
 8002746:	3714      	adds	r7, #20
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002750:	b480      	push	{r7}
 8002752:	b087      	sub	sp, #28
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	3360      	adds	r3, #96	@ 0x60
 8002760:	461a      	mov	r2, r3
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	4413      	add	r3, r2
 8002768:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	431a      	orrs	r2, r3
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800277a:	bf00      	nop
 800277c:	371c      	adds	r7, #28
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002786:	b480      	push	{r7}
 8002788:	b087      	sub	sp, #28
 800278a:	af00      	add	r7, sp, #0
 800278c:	60f8      	str	r0, [r7, #12]
 800278e:	60b9      	str	r1, [r7, #8]
 8002790:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	3360      	adds	r3, #96	@ 0x60
 8002796:	461a      	mov	r2, r3
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	4413      	add	r3, r2
 800279e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	431a      	orrs	r2, r3
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80027b0:	bf00      	nop
 80027b2:	371c      	adds	r7, #28
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80027bc:	b480      	push	{r7}
 80027be:	b087      	sub	sp, #28
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	3360      	adds	r3, #96	@ 0x60
 80027cc:	461a      	mov	r2, r3
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	431a      	orrs	r2, r3
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80027e6:	bf00      	nop
 80027e8:	371c      	adds	r7, #28
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b083      	sub	sp, #12
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	695b      	ldr	r3, [r3, #20]
 8002800:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	431a      	orrs	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	615a      	str	r2, [r3, #20]
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002828:	2b00      	cmp	r3, #0
 800282a:	d101      	bne.n	8002830 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800282c:	2301      	movs	r3, #1
 800282e:	e000      	b.n	8002832 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800283e:	b480      	push	{r7}
 8002840:	b087      	sub	sp, #28
 8002842:	af00      	add	r7, sp, #0
 8002844:	60f8      	str	r0, [r7, #12]
 8002846:	60b9      	str	r1, [r7, #8]
 8002848:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	3330      	adds	r3, #48	@ 0x30
 800284e:	461a      	mov	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	0a1b      	lsrs	r3, r3, #8
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	f003 030c 	and.w	r3, r3, #12
 800285a:	4413      	add	r3, r2
 800285c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	f003 031f 	and.w	r3, r3, #31
 8002868:	211f      	movs	r1, #31
 800286a:	fa01 f303 	lsl.w	r3, r1, r3
 800286e:	43db      	mvns	r3, r3
 8002870:	401a      	ands	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	0e9b      	lsrs	r3, r3, #26
 8002876:	f003 011f 	and.w	r1, r3, #31
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	f003 031f 	and.w	r3, r3, #31
 8002880:	fa01 f303 	lsl.w	r3, r1, r3
 8002884:	431a      	orrs	r2, r3
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800288a:	bf00      	nop
 800288c:	371c      	adds	r7, #28
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr

08002896 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002896:	b480      	push	{r7}
 8002898:	b087      	sub	sp, #28
 800289a:	af00      	add	r7, sp, #0
 800289c:	60f8      	str	r0, [r7, #12]
 800289e:	60b9      	str	r1, [r7, #8]
 80028a0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	3314      	adds	r3, #20
 80028a6:	461a      	mov	r2, r3
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	0e5b      	lsrs	r3, r3, #25
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	f003 0304 	and.w	r3, r3, #4
 80028b2:	4413      	add	r3, r2
 80028b4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	0d1b      	lsrs	r3, r3, #20
 80028be:	f003 031f 	and.w	r3, r3, #31
 80028c2:	2107      	movs	r1, #7
 80028c4:	fa01 f303 	lsl.w	r3, r1, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	401a      	ands	r2, r3
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	0d1b      	lsrs	r3, r3, #20
 80028d0:	f003 031f 	and.w	r3, r3, #31
 80028d4:	6879      	ldr	r1, [r7, #4]
 80028d6:	fa01 f303 	lsl.w	r3, r1, r3
 80028da:	431a      	orrs	r2, r3
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80028e0:	bf00      	nop
 80028e2:	371c      	adds	r7, #28
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002904:	43db      	mvns	r3, r3
 8002906:	401a      	ands	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f003 0318 	and.w	r3, r3, #24
 800290e:	4908      	ldr	r1, [pc, #32]	@ (8002930 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002910:	40d9      	lsrs	r1, r3
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	400b      	ands	r3, r1
 8002916:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800291a:	431a      	orrs	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002922:	bf00      	nop
 8002924:	3714      	adds	r7, #20
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	000fffff 	.word	0x000fffff

08002934 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002944:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002948:	687a      	ldr	r2, [r7, #4]
 800294a:	6093      	str	r3, [r2, #8]
}
 800294c:	bf00      	nop
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002968:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800296c:	d101      	bne.n	8002972 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800296e:	2301      	movs	r3, #1
 8002970:	e000      	b.n	8002974 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002990:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002994:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80029bc:	d101      	bne.n	80029c2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80029be:	2301      	movs	r3, #1
 80029c0:	e000      	b.n	80029c4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029e4:	f043 0201 	orr.w	r2, r3, #1
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr

080029f8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a08:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a0c:	f043 0202 	orr.w	r2, r3, #2
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002a14:	bf00      	nop
 8002a16:	370c      	adds	r7, #12
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d101      	bne.n	8002a38 <LL_ADC_IsEnabled+0x18>
 8002a34:	2301      	movs	r3, #1
 8002a36:	e000      	b.n	8002a3a <LL_ADC_IsEnabled+0x1a>
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr

08002a46 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002a46:	b480      	push	{r7}
 8002a48:	b083      	sub	sp, #12
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d101      	bne.n	8002a5e <LL_ADC_IsDisableOngoing+0x18>
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e000      	b.n	8002a60 <LL_ADC_IsDisableOngoing+0x1a>
 8002a5e:	2300      	movs	r3, #0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a80:	f043 0204 	orr.w	r2, r3, #4
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002aa4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002aa8:	f043 0210 	orr.w	r2, r3, #16
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f003 0304 	and.w	r3, r3, #4
 8002acc:	2b04      	cmp	r3, #4
 8002ace:	d101      	bne.n	8002ad4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e000      	b.n	8002ad6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	370c      	adds	r7, #12
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	b083      	sub	sp, #12
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002af2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002af6:	f043 0220 	orr.w	r2, r3, #32
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002afe:	bf00      	nop
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b083      	sub	sp, #12
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 0308 	and.w	r3, r3, #8
 8002b1a:	2b08      	cmp	r3, #8
 8002b1c:	d101      	bne.n	8002b22 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e000      	b.n	8002b24 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b088      	sub	sp, #32
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e131      	b.n	8002dae <HAL_ADC_Init+0x27e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	691b      	ldr	r3, [r3, #16]
 8002b4e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d109      	bne.n	8002b6c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f7ff f8e3 	bl	8001d24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7ff fef1 	bl	8002958 <LL_ADC_IsDeepPowerDownEnabled>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d004      	beq.n	8002b86 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff fed7 	bl	8002934 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff ff0c 	bl	80029a8 <LL_ADC_IsInternalRegulatorEnabled>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d115      	bne.n	8002bc2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7ff fef0 	bl	8002980 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ba0:	4b85      	ldr	r3, [pc, #532]	@ (8002db8 <HAL_ADC_Init+0x288>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	099b      	lsrs	r3, r3, #6
 8002ba6:	4a85      	ldr	r2, [pc, #532]	@ (8002dbc <HAL_ADC_Init+0x28c>)
 8002ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bac:	099b      	lsrs	r3, r3, #6
 8002bae:	3301      	adds	r3, #1
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002bb4:	e002      	b.n	8002bbc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	3b01      	subs	r3, #1
 8002bba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f9      	bne.n	8002bb6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff feee 	bl	80029a8 <LL_ADC_IsInternalRegulatorEnabled>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10d      	bne.n	8002bee <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd6:	f043 0210 	orr.w	r2, r3, #16
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be2:	f043 0201 	orr.w	r2, r3, #1
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff ff62 	bl	8002abc <LL_ADC_REG_IsConversionOngoing>
 8002bf8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bfe:	f003 0310 	and.w	r3, r3, #16
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	f040 80ca 	bne.w	8002d9c <HAL_ADC_Init+0x26c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f040 80c6 	bne.w	8002d9c <HAL_ADC_Init+0x26c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c14:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002c18:	f043 0202 	orr.w	r2, r3, #2
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff fefb 	bl	8002a20 <LL_ADC_IsEnabled>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d10b      	bne.n	8002c48 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c30:	4863      	ldr	r0, [pc, #396]	@ (8002dc0 <HAL_ADC_Init+0x290>)
 8002c32:	f7ff fef5 	bl	8002a20 <LL_ADC_IsEnabled>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d105      	bne.n	8002c48 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	4619      	mov	r1, r3
 8002c42:	4860      	ldr	r0, [pc, #384]	@ (8002dc4 <HAL_ADC_Init+0x294>)
 8002c44:	f7ff fcf0 	bl	8002628 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	7e5b      	ldrb	r3, [r3, #25]
 8002c4c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c52:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002c58:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002c5e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c66:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d106      	bne.n	8002c84 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	045b      	lsls	r3, r3, #17
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d009      	beq.n	8002ca0 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c90:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c98:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c9a:	69ba      	ldr	r2, [r7, #24]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68da      	ldr	r2, [r3, #12]
 8002ca6:	4b48      	ldr	r3, [pc, #288]	@ (8002dc8 <HAL_ADC_Init+0x298>)
 8002ca8:	4013      	ands	r3, r2
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	6812      	ldr	r2, [r2, #0]
 8002cae:	69b9      	ldr	r1, [r7, #24]
 8002cb0:	430b      	orrs	r3, r1
 8002cb2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7ff ff1b 	bl	8002b0a <LL_ADC_INJ_IsConversionOngoing>
 8002cd4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d13d      	bne.n	8002d58 <HAL_ADC_Init+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d13a      	bne.n	8002d58 <HAL_ADC_Init+0x228>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	7e1b      	ldrb	r3, [r3, #24]
 8002ce6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002cee:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002cfe:	f023 0302 	bic.w	r3, r3, #2
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	6812      	ldr	r2, [r2, #0]
 8002d06:	69b9      	ldr	r1, [r7, #24]
 8002d08:	430b      	orrs	r3, r1
 8002d0a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d118      	bne.n	8002d48 <HAL_ADC_Init+0x218>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002d20:	f023 0304 	bic.w	r3, r3, #4
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002d2c:	4311      	orrs	r1, r2
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002d32:	4311      	orrs	r1, r2
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	431a      	orrs	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f042 0201 	orr.w	r2, r2, #1
 8002d44:	611a      	str	r2, [r3, #16]
 8002d46:	e007      	b.n	8002d58 <HAL_ADC_Init+0x228>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	691a      	ldr	r2, [r3, #16]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f022 0201 	bic.w	r2, r2, #1
 8002d56:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	691b      	ldr	r3, [r3, #16]
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d10c      	bne.n	8002d7a <HAL_ADC_Init+0x24a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d66:	f023 010f 	bic.w	r1, r3, #15
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	1e5a      	subs	r2, r3, #1
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	430a      	orrs	r2, r1
 8002d76:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d78:	e007      	b.n	8002d8a <HAL_ADC_Init+0x25a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f022 020f 	bic.w	r2, r2, #15
 8002d88:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d8e:	f023 0303 	bic.w	r3, r3, #3
 8002d92:	f043 0201 	orr.w	r2, r3, #1
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d9a:	e007      	b.n	8002dac <HAL_ADC_Init+0x27c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da0:	f043 0210 	orr.w	r2, r3, #16
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002dac:	7ffb      	ldrb	r3, [r7, #31]
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3720      	adds	r7, #32
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	20000000 	.word	0x20000000
 8002dbc:	053e2d63 	.word	0x053e2d63
 8002dc0:	42028000 	.word	0x42028000
 8002dc4:	42028300 	.word	0x42028300
 8002dc8:	fff04007 	.word	0xfff04007

08002dcc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b0a2      	sub	sp, #136	@ 0x88
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff fe6d 	bl	8002abc <LL_ADC_REG_IsConversionOngoing>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f040 80d9 	bne.w	8002f9c <HAL_ADC_Start_DMA+0x1d0>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d101      	bne.n	8002df8 <HAL_ADC_Start_DMA+0x2c>
 8002df4:	2302      	movs	r3, #2
 8002df6:	e0d6      	b.n	8002fa6 <HAL_ADC_Start_DMA+0x1da>
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 fe0d 	bl	8003a20 <ADC_Enable>
 8002e06:	4603      	mov	r3, r0
 8002e08:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002e0c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	f040 80be 	bne.w	8002f92 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e1a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002e1e:	f023 0301 	bic.w	r3, r3, #1
 8002e22:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d006      	beq.n	8002e44 <HAL_ADC_Start_DMA+0x78>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e3a:	f023 0206 	bic.w	r2, r3, #6
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e42:	e002      	b.n	8002e4a <HAL_ADC_Start_DMA+0x7e>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2200      	movs	r2, #0
 8002e48:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e4e:	4a58      	ldr	r2, [pc, #352]	@ (8002fb0 <HAL_ADC_Start_DMA+0x1e4>)
 8002e50:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e56:	4a57      	ldr	r2, [pc, #348]	@ (8002fb4 <HAL_ADC_Start_DMA+0x1e8>)
 8002e58:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e5e:	4a56      	ldr	r2, [pc, #344]	@ (8002fb8 <HAL_ADC_Start_DMA+0x1ec>)
 8002e60:	669a      	str	r2, [r3, #104]	@ 0x68
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	221c      	movs	r2, #28
 8002e68:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f042 0210 	orr.w	r2, r2, #16
 8002e80:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68da      	ldr	r2, [r3, #12]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f042 0201 	orr.w	r2, r2, #1
 8002e90:	60da      	str	r2, [r3, #12]

        /* Check linkedlist mode */
        if ((hadc->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d04d      	beq.n	8002f3c <HAL_ADC_Start_DMA+0x170>
        {
          if ((hadc->DMA_Handle->LinkedListQueue != NULL) && (hadc->DMA_Handle->LinkedListQueue->Head != NULL))
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d046      	beq.n	8002f38 <HAL_ADC_Start_DMA+0x16c>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d040      	beq.n	8002f38 <HAL_ADC_Start_DMA+0x16c>
          {
            /* Length should be converted to number of bytes */
            if (HAL_DMAEx_List_GetNodeConfig(&node_conf, hadc->DMA_Handle->LinkedListQueue->Head) != HAL_OK)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	f107 0314 	add.w	r3, r7, #20
 8002ec2:	4611      	mov	r1, r2
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f001 fcaf 	bl	8004828 <HAL_DMAEx_List_GetNodeConfig>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <HAL_ADC_Start_DMA+0x108>
            {
              return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e068      	b.n	8002fa6 <HAL_ADC_Start_DMA+0x1da>
            }

            /* Length should be converted to number of bytes */
            if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8002ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d104      	bne.n	8002ee4 <HAL_ADC_Start_DMA+0x118>
            {
              /* Word -> Bytes */
              length_bytes = Length * 4U;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002ee2:	e00a      	b.n	8002efa <HAL_ADC_Start_DMA+0x12e>
            }
            else if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8002ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d104      	bne.n	8002ef4 <HAL_ADC_Start_DMA+0x128>
            {
              /* Halfword -> Bytes */
              length_bytes = Length * 2U;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002ef2:	e002      	b.n	8002efa <HAL_ADC_Start_DMA+0x12e>
            }
            else /* Bytes */
            {
              /* Same size already expressed in Bytes */
              length_bytes = Length;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            }

            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (uint32_t)length_bytes;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002efe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002f06:	609a      	str	r2, [r3, #8]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
                (uint32_t)&hadc->Instance->DR;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f103 0240 	add.w	r2, r3, #64	@ 0x40
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	60da      	str	r2, [r3, #12]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68ba      	ldr	r2, [r7, #8]
 8002f24:	611a      	str	r2, [r3, #16]
            tmp_hal_status = HAL_DMAEx_List_Start_IT(hadc->DMA_Handle);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f001 fbd2 	bl	80046d4 <HAL_DMAEx_List_Start_IT>
 8002f30:	4603      	mov	r3, r0
 8002f32:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8002f36:	e026      	b.n	8002f86 <HAL_ADC_Start_DMA+0x1ba>
          }
          else
          {
            return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e034      	b.n	8002fa6 <HAL_ADC_Start_DMA+0x1da>
          }
        }
        else
        {
          /* Length should be converted to number of bytes */
          if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d104      	bne.n	8002f50 <HAL_ADC_Start_DMA+0x184>
          {
            /* Word -> Bytes */
            length_bytes = Length * 4U;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f4e:	e00c      	b.n	8002f6a <HAL_ADC_Start_DMA+0x19e>
          }
          else if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d104      	bne.n	8002f64 <HAL_ADC_Start_DMA+0x198>
          {
            /* Halfword -> Bytes */
            length_bytes = Length * 2U;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f62:	e002      	b.n	8002f6a <HAL_ADC_Start_DMA+0x19e>
          }
          else /* Bytes */
          {
            /* Same size already expressed in Bytes */
            length_bytes = Length;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
          }

          /* Start the DMA channel */
          tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData,        \
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	3340      	adds	r3, #64	@ 0x40
 8002f74:	4619      	mov	r1, r3
 8002f76:	68ba      	ldr	r2, [r7, #8]
 8002f78:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f7c:	f001 f856 	bl	800402c <HAL_DMA_Start_IT>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7ff fd6e 	bl	8002a6c <LL_ADC_REG_StartConversion>
 8002f90:	e007      	b.n	8002fa2 <HAL_ADC_Start_DMA+0x1d6>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002f9a:	e002      	b.n	8002fa2 <HAL_ADC_Start_DMA+0x1d6>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  }

  /* Return function status */
  return tmp_hal_status;
 8002fa2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3788      	adds	r7, #136	@ 0x88
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	08003be3 	.word	0x08003be3
 8002fb4:	08003cbb 	.word	0x08003cbb
 8002fb8:	08003cd7 	.word	0x08003cd7

08002fbc <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d101      	bne.n	8002fd2 <HAL_ADC_Stop_DMA+0x16>
 8002fce:	2302      	movs	r3, #2
 8002fd0:	e051      	b.n	8003076 <HAL_ADC_Stop_DMA+0xba>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002fda:	2103      	movs	r1, #3
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f000 fc63 	bl	80038a8 <ADC_ConversionStop>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002fe6:	7bfb      	ldrb	r3, [r7, #15]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d13f      	bne.n	800306c <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	68da      	ldr	r2, [r3, #12]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f022 0201 	bic.w	r2, r2, #1
 8002ffa:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003000:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d10f      	bne.n	800302a <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800300e:	4618      	mov	r0, r3
 8003010:	f001 f86c 	bl	80040ec <HAL_DMA_Abort>
 8003014:	4603      	mov	r3, r0
 8003016:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003018:	7bfb      	ldrb	r3, [r7, #15]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d005      	beq.n	800302a <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003022:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 0210 	bic.w	r2, r2, #16
 8003038:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800303a:	7bfb      	ldrb	r3, [r7, #15]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d105      	bne.n	800304c <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 fd6f 	bl	8003b24 <ADC_Disable>
 8003046:	4603      	mov	r3, r0
 8003048:	73fb      	strb	r3, [r7, #15]
 800304a:	e002      	b.n	8003052 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f000 fd69 	bl	8003b24 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003052:	7bfb      	ldrb	r3, [r7, #15]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d109      	bne.n	800306c <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800305c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003060:	f023 0301 	bic.w	r3, r3, #1
 8003064:	f043 0201 	orr.w	r2, r3, #1
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003074:	7bfb      	ldrb	r3, [r7, #15]
}
 8003076:	4618      	mov	r0, r3
 8003078:	3710      	adds	r7, #16
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800307e:	b480      	push	{r7}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003086:	bf00      	nop
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800309a:	bf00      	nop
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
	...

080030a8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b0b6      	sub	sp, #216	@ 0xd8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030b2:	2300      	movs	r3, #0
 80030b4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80030b8:	2300      	movs	r3, #0
 80030ba:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d101      	bne.n	80030ca <HAL_ADC_ConfigChannel+0x22>
 80030c6:	2302      	movs	r3, #2
 80030c8:	e3d8      	b.n	800387c <HAL_ADC_ConfigChannel+0x7d4>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2201      	movs	r2, #1
 80030ce:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7ff fcf0 	bl	8002abc <LL_ADC_REG_IsConversionOngoing>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	f040 83bd 	bne.w	800385e <HAL_ADC_ConfigChannel+0x7b6>
  {
    if (pConfig->Channel == ADC_CHANNEL_0)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d104      	bne.n	80030f6 <HAL_ADC_ConfigChannel+0x4e>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7ff fadf 	bl	80026b4 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6818      	ldr	r0, [r3, #0]
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	6859      	ldr	r1, [r3, #4]
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	461a      	mov	r2, r3
 8003104:	f7ff fb9b 	bl	800283e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f7ff fcd5 	bl	8002abc <LL_ADC_REG_IsConversionOngoing>
 8003112:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4618      	mov	r0, r3
 800311c:	f7ff fcf5 	bl	8002b0a <LL_ADC_INJ_IsConversionOngoing>
 8003120:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003124:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003128:	2b00      	cmp	r3, #0
 800312a:	f040 81d9 	bne.w	80034e0 <HAL_ADC_ConfigChannel+0x438>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800312e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003132:	2b00      	cmp	r3, #0
 8003134:	f040 81d4 	bne.w	80034e0 <HAL_ADC_ConfigChannel+0x438>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003140:	d10f      	bne.n	8003162 <HAL_ADC_ConfigChannel+0xba>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6818      	ldr	r0, [r3, #0]
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2200      	movs	r2, #0
 800314c:	4619      	mov	r1, r3
 800314e:	f7ff fba2 	bl	8002896 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800315a:	4618      	mov	r0, r3
 800315c:	f7ff fb49 	bl	80027f2 <LL_ADC_SetSamplingTimeCommonConfig>
 8003160:	e00e      	b.n	8003180 <HAL_ADC_ConfigChannel+0xd8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6818      	ldr	r0, [r3, #0]
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	6819      	ldr	r1, [r3, #0]
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	461a      	mov	r2, r3
 8003170:	f7ff fb91 	bl	8002896 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2100      	movs	r1, #0
 800317a:	4618      	mov	r0, r3
 800317c:	f7ff fb39 	bl	80027f2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	695a      	ldr	r2, [r3, #20]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	08db      	lsrs	r3, r3, #3
 800318c:	f003 0303 	and.w	r3, r3, #3
 8003190:	005b      	lsls	r3, r3, #1
 8003192:	fa02 f303 	lsl.w	r3, r2, r3
 8003196:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	2b04      	cmp	r3, #4
 80031a0:	d022      	beq.n	80031e8 <HAL_ADC_ConfigChannel+0x140>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6818      	ldr	r0, [r3, #0]
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	6919      	ldr	r1, [r3, #16]
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80031b2:	f7ff fa93 	bl	80026dc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6818      	ldr	r0, [r3, #0]
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	6919      	ldr	r1, [r3, #16]
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	461a      	mov	r2, r3
 80031c4:	f7ff fadf 	bl	8002786 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6818      	ldr	r0, [r3, #0]
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d102      	bne.n	80031de <HAL_ADC_ConfigChannel+0x136>
 80031d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031dc:	e000      	b.n	80031e0 <HAL_ADC_ConfigChannel+0x138>
 80031de:	2300      	movs	r3, #0
 80031e0:	461a      	mov	r2, r3
 80031e2:	f7ff faeb 	bl	80027bc <LL_ADC_SetOffsetSaturation>
 80031e6:	e17b      	b.n	80034e0 <HAL_ADC_ConfigChannel+0x438>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2100      	movs	r1, #0
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7ff fa98 	bl	8002724 <LL_ADC_GetOffsetChannel>
 80031f4:	4603      	mov	r3, r0
 80031f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10a      	bne.n	8003214 <HAL_ADC_ConfigChannel+0x16c>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2100      	movs	r1, #0
 8003204:	4618      	mov	r0, r3
 8003206:	f7ff fa8d 	bl	8002724 <LL_ADC_GetOffsetChannel>
 800320a:	4603      	mov	r3, r0
 800320c:	0e9b      	lsrs	r3, r3, #26
 800320e:	f003 021f 	and.w	r2, r3, #31
 8003212:	e01e      	b.n	8003252 <HAL_ADC_ConfigChannel+0x1aa>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2100      	movs	r1, #0
 800321a:	4618      	mov	r0, r3
 800321c:	f7ff fa82 	bl	8002724 <LL_ADC_GetOffsetChannel>
 8003220:	4603      	mov	r3, r0
 8003222:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003226:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800322a:	fa93 f3a3 	rbit	r3, r3
 800322e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 8003232:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003236:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  if (value == 0U)
 800323a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d101      	bne.n	8003246 <HAL_ADC_ConfigChannel+0x19e>
    return 32U;
 8003242:	2320      	movs	r3, #32
 8003244:	e004      	b.n	8003250 <HAL_ADC_ConfigChannel+0x1a8>
  return __builtin_clz(value);
 8003246:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800324a:	fab3 f383 	clz	r3, r3
 800324e:	b2db      	uxtb	r3, r3
 8003250:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800325a:	2b00      	cmp	r3, #0
 800325c:	d105      	bne.n	800326a <HAL_ADC_ConfigChannel+0x1c2>
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	0e9b      	lsrs	r3, r3, #26
 8003264:	f003 031f 	and.w	r3, r3, #31
 8003268:	e018      	b.n	800329c <HAL_ADC_ConfigChannel+0x1f4>
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003272:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003276:	fa93 f3a3 	rbit	r3, r3
 800327a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800327e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003282:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003286:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <HAL_ADC_ConfigChannel+0x1ea>
    return 32U;
 800328e:	2320      	movs	r3, #32
 8003290:	e004      	b.n	800329c <HAL_ADC_ConfigChannel+0x1f4>
  return __builtin_clz(value);
 8003292:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003296:	fab3 f383 	clz	r3, r3
 800329a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800329c:	429a      	cmp	r2, r3
 800329e:	d106      	bne.n	80032ae <HAL_ADC_ConfigChannel+0x206>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	2200      	movs	r2, #0
 80032a6:	2100      	movs	r1, #0
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7ff fa51 	bl	8002750 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2101      	movs	r1, #1
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff fa35 	bl	8002724 <LL_ADC_GetOffsetChannel>
 80032ba:	4603      	mov	r3, r0
 80032bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d10a      	bne.n	80032da <HAL_ADC_ConfigChannel+0x232>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2101      	movs	r1, #1
 80032ca:	4618      	mov	r0, r3
 80032cc:	f7ff fa2a 	bl	8002724 <LL_ADC_GetOffsetChannel>
 80032d0:	4603      	mov	r3, r0
 80032d2:	0e9b      	lsrs	r3, r3, #26
 80032d4:	f003 021f 	and.w	r2, r3, #31
 80032d8:	e01e      	b.n	8003318 <HAL_ADC_ConfigChannel+0x270>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2101      	movs	r1, #1
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7ff fa1f 	bl	8002724 <LL_ADC_GetOffsetChannel>
 80032e6:	4603      	mov	r3, r0
 80032e8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80032f0:	fa93 f3a3 	rbit	r3, r3
 80032f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80032f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80032fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003300:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <HAL_ADC_ConfigChannel+0x264>
    return 32U;
 8003308:	2320      	movs	r3, #32
 800330a:	e004      	b.n	8003316 <HAL_ADC_ConfigChannel+0x26e>
  return __builtin_clz(value);
 800330c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003310:	fab3 f383 	clz	r3, r3
 8003314:	b2db      	uxtb	r3, r3
 8003316:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003320:	2b00      	cmp	r3, #0
 8003322:	d105      	bne.n	8003330 <HAL_ADC_ConfigChannel+0x288>
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	0e9b      	lsrs	r3, r3, #26
 800332a:	f003 031f 	and.w	r3, r3, #31
 800332e:	e018      	b.n	8003362 <HAL_ADC_ConfigChannel+0x2ba>
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003338:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800333c:	fa93 f3a3 	rbit	r3, r3
 8003340:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003344:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003348:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800334c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003350:	2b00      	cmp	r3, #0
 8003352:	d101      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x2b0>
    return 32U;
 8003354:	2320      	movs	r3, #32
 8003356:	e004      	b.n	8003362 <HAL_ADC_ConfigChannel+0x2ba>
  return __builtin_clz(value);
 8003358:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800335c:	fab3 f383 	clz	r3, r3
 8003360:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003362:	429a      	cmp	r2, r3
 8003364:	d106      	bne.n	8003374 <HAL_ADC_ConfigChannel+0x2cc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2200      	movs	r2, #0
 800336c:	2101      	movs	r1, #1
 800336e:	4618      	mov	r0, r3
 8003370:	f7ff f9ee 	bl	8002750 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2102      	movs	r1, #2
 800337a:	4618      	mov	r0, r3
 800337c:	f7ff f9d2 	bl	8002724 <LL_ADC_GetOffsetChannel>
 8003380:	4603      	mov	r3, r0
 8003382:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10a      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x2f8>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2102      	movs	r1, #2
 8003390:	4618      	mov	r0, r3
 8003392:	f7ff f9c7 	bl	8002724 <LL_ADC_GetOffsetChannel>
 8003396:	4603      	mov	r3, r0
 8003398:	0e9b      	lsrs	r3, r3, #26
 800339a:	f003 021f 	and.w	r2, r3, #31
 800339e:	e01e      	b.n	80033de <HAL_ADC_ConfigChannel+0x336>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2102      	movs	r1, #2
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7ff f9bc 	bl	8002724 <LL_ADC_GetOffsetChannel>
 80033ac:	4603      	mov	r3, r0
 80033ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033b6:	fa93 f3a3 	rbit	r3, r3
 80033ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80033be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80033c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80033c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d101      	bne.n	80033d2 <HAL_ADC_ConfigChannel+0x32a>
    return 32U;
 80033ce:	2320      	movs	r3, #32
 80033d0:	e004      	b.n	80033dc <HAL_ADC_ConfigChannel+0x334>
  return __builtin_clz(value);
 80033d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80033d6:	fab3 f383 	clz	r3, r3
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d105      	bne.n	80033f6 <HAL_ADC_ConfigChannel+0x34e>
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	0e9b      	lsrs	r3, r3, #26
 80033f0:	f003 031f 	and.w	r3, r3, #31
 80033f4:	e016      	b.n	8003424 <HAL_ADC_ConfigChannel+0x37c>
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003402:	fa93 f3a3 	rbit	r3, r3
 8003406:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003408:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800340a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800340e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003412:	2b00      	cmp	r3, #0
 8003414:	d101      	bne.n	800341a <HAL_ADC_ConfigChannel+0x372>
    return 32U;
 8003416:	2320      	movs	r3, #32
 8003418:	e004      	b.n	8003424 <HAL_ADC_ConfigChannel+0x37c>
  return __builtin_clz(value);
 800341a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800341e:	fab3 f383 	clz	r3, r3
 8003422:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003424:	429a      	cmp	r2, r3
 8003426:	d106      	bne.n	8003436 <HAL_ADC_ConfigChannel+0x38e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2200      	movs	r2, #0
 800342e:	2102      	movs	r1, #2
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff f98d 	bl	8002750 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2103      	movs	r1, #3
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff f971 	bl	8002724 <LL_ADC_GetOffsetChannel>
 8003442:	4603      	mov	r3, r0
 8003444:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003448:	2b00      	cmp	r3, #0
 800344a:	d10a      	bne.n	8003462 <HAL_ADC_ConfigChannel+0x3ba>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2103      	movs	r1, #3
 8003452:	4618      	mov	r0, r3
 8003454:	f7ff f966 	bl	8002724 <LL_ADC_GetOffsetChannel>
 8003458:	4603      	mov	r3, r0
 800345a:	0e9b      	lsrs	r3, r3, #26
 800345c:	f003 021f 	and.w	r2, r3, #31
 8003460:	e017      	b.n	8003492 <HAL_ADC_ConfigChannel+0x3ea>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2103      	movs	r1, #3
 8003468:	4618      	mov	r0, r3
 800346a:	f7ff f95b 	bl	8002724 <LL_ADC_GetOffsetChannel>
 800346e:	4603      	mov	r3, r0
 8003470:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003472:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003474:	fa93 f3a3 	rbit	r3, r3
 8003478:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800347a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800347c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800347e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003480:	2b00      	cmp	r3, #0
 8003482:	d101      	bne.n	8003488 <HAL_ADC_ConfigChannel+0x3e0>
    return 32U;
 8003484:	2320      	movs	r3, #32
 8003486:	e003      	b.n	8003490 <HAL_ADC_ConfigChannel+0x3e8>
  return __builtin_clz(value);
 8003488:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800348a:	fab3 f383 	clz	r3, r3
 800348e:	b2db      	uxtb	r3, r3
 8003490:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800349a:	2b00      	cmp	r3, #0
 800349c:	d105      	bne.n	80034aa <HAL_ADC_ConfigChannel+0x402>
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	0e9b      	lsrs	r3, r3, #26
 80034a4:	f003 031f 	and.w	r3, r3, #31
 80034a8:	e011      	b.n	80034ce <HAL_ADC_ConfigChannel+0x426>
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034b2:	fa93 f3a3 	rbit	r3, r3
 80034b6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80034b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80034bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x41e>
    return 32U;
 80034c2:	2320      	movs	r3, #32
 80034c4:	e003      	b.n	80034ce <HAL_ADC_ConfigChannel+0x426>
  return __builtin_clz(value);
 80034c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034c8:	fab3 f383 	clz	r3, r3
 80034cc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d106      	bne.n	80034e0 <HAL_ADC_ConfigChannel+0x438>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2200      	movs	r2, #0
 80034d8:	2103      	movs	r1, #3
 80034da:	4618      	mov	r0, r3
 80034dc:	f7ff f938 	bl	8002750 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7ff fa9b 	bl	8002a20 <LL_ADC_IsEnabled>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	f040 813f 	bne.w	8003770 <HAL_ADC_ConfigChannel+0x6c8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6818      	ldr	r0, [r3, #0]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	6819      	ldr	r1, [r3, #0]
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	461a      	mov	r2, r3
 8003500:	f7ff f9f4 	bl	80028ec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	4a8e      	ldr	r2, [pc, #568]	@ (8003744 <HAL_ADC_ConfigChannel+0x69c>)
 800350a:	4293      	cmp	r3, r2
 800350c:	f040 8130 	bne.w	8003770 <HAL_ADC_ConfigChannel+0x6c8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800351c:	2b00      	cmp	r3, #0
 800351e:	d10b      	bne.n	8003538 <HAL_ADC_ConfigChannel+0x490>
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	0e9b      	lsrs	r3, r3, #26
 8003526:	3301      	adds	r3, #1
 8003528:	f003 031f 	and.w	r3, r3, #31
 800352c:	2b09      	cmp	r3, #9
 800352e:	bf94      	ite	ls
 8003530:	2301      	movls	r3, #1
 8003532:	2300      	movhi	r3, #0
 8003534:	b2db      	uxtb	r3, r3
 8003536:	e019      	b.n	800356c <HAL_ADC_ConfigChannel+0x4c4>
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800353e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003540:	fa93 f3a3 	rbit	r3, r3
 8003544:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003546:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003548:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800354a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800354c:	2b00      	cmp	r3, #0
 800354e:	d101      	bne.n	8003554 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 8003550:	2320      	movs	r3, #32
 8003552:	e003      	b.n	800355c <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8003554:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003556:	fab3 f383 	clz	r3, r3
 800355a:	b2db      	uxtb	r3, r3
 800355c:	3301      	adds	r3, #1
 800355e:	f003 031f 	and.w	r3, r3, #31
 8003562:	2b09      	cmp	r3, #9
 8003564:	bf94      	ite	ls
 8003566:	2301      	movls	r3, #1
 8003568:	2300      	movhi	r3, #0
 800356a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800356c:	2b00      	cmp	r3, #0
 800356e:	d079      	beq.n	8003664 <HAL_ADC_ConfigChannel+0x5bc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003578:	2b00      	cmp	r3, #0
 800357a:	d107      	bne.n	800358c <HAL_ADC_ConfigChannel+0x4e4>
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	0e9b      	lsrs	r3, r3, #26
 8003582:	3301      	adds	r3, #1
 8003584:	069b      	lsls	r3, r3, #26
 8003586:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800358a:	e015      	b.n	80035b8 <HAL_ADC_ConfigChannel+0x510>
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003592:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003594:	fa93 f3a3 	rbit	r3, r3
 8003598:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800359a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800359c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800359e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d101      	bne.n	80035a8 <HAL_ADC_ConfigChannel+0x500>
    return 32U;
 80035a4:	2320      	movs	r3, #32
 80035a6:	e003      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x508>
  return __builtin_clz(value);
 80035a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035aa:	fab3 f383 	clz	r3, r3
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	3301      	adds	r3, #1
 80035b2:	069b      	lsls	r3, r3, #26
 80035b4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d109      	bne.n	80035d8 <HAL_ADC_ConfigChannel+0x530>
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	0e9b      	lsrs	r3, r3, #26
 80035ca:	3301      	adds	r3, #1
 80035cc:	f003 031f 	and.w	r3, r3, #31
 80035d0:	2101      	movs	r1, #1
 80035d2:	fa01 f303 	lsl.w	r3, r1, r3
 80035d6:	e017      	b.n	8003608 <HAL_ADC_ConfigChannel+0x560>
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035e0:	fa93 f3a3 	rbit	r3, r3
 80035e4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80035e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80035ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d101      	bne.n	80035f4 <HAL_ADC_ConfigChannel+0x54c>
    return 32U;
 80035f0:	2320      	movs	r3, #32
 80035f2:	e003      	b.n	80035fc <HAL_ADC_ConfigChannel+0x554>
  return __builtin_clz(value);
 80035f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035f6:	fab3 f383 	clz	r3, r3
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	3301      	adds	r3, #1
 80035fe:	f003 031f 	and.w	r3, r3, #31
 8003602:	2101      	movs	r1, #1
 8003604:	fa01 f303 	lsl.w	r3, r1, r3
 8003608:	ea42 0103 	orr.w	r1, r2, r3
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003614:	2b00      	cmp	r3, #0
 8003616:	d10a      	bne.n	800362e <HAL_ADC_ConfigChannel+0x586>
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	0e9b      	lsrs	r3, r3, #26
 800361e:	3301      	adds	r3, #1
 8003620:	f003 021f 	and.w	r2, r3, #31
 8003624:	4613      	mov	r3, r2
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	4413      	add	r3, r2
 800362a:	051b      	lsls	r3, r3, #20
 800362c:	e018      	b.n	8003660 <HAL_ADC_ConfigChannel+0x5b8>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003636:	fa93 f3a3 	rbit	r3, r3
 800363a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800363c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800363e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003640:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003642:	2b00      	cmp	r3, #0
 8003644:	d101      	bne.n	800364a <HAL_ADC_ConfigChannel+0x5a2>
    return 32U;
 8003646:	2320      	movs	r3, #32
 8003648:	e003      	b.n	8003652 <HAL_ADC_ConfigChannel+0x5aa>
  return __builtin_clz(value);
 800364a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800364c:	fab3 f383 	clz	r3, r3
 8003650:	b2db      	uxtb	r3, r3
 8003652:	3301      	adds	r3, #1
 8003654:	f003 021f 	and.w	r2, r3, #31
 8003658:	4613      	mov	r3, r2
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	4413      	add	r3, r2
 800365e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003660:	430b      	orrs	r3, r1
 8003662:	e080      	b.n	8003766 <HAL_ADC_ConfigChannel+0x6be>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800366c:	2b00      	cmp	r3, #0
 800366e:	d107      	bne.n	8003680 <HAL_ADC_ConfigChannel+0x5d8>
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	0e9b      	lsrs	r3, r3, #26
 8003676:	3301      	adds	r3, #1
 8003678:	069b      	lsls	r3, r3, #26
 800367a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800367e:	e015      	b.n	80036ac <HAL_ADC_ConfigChannel+0x604>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003688:	fa93 f3a3 	rbit	r3, r3
 800368c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800368e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003690:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003694:	2b00      	cmp	r3, #0
 8003696:	d101      	bne.n	800369c <HAL_ADC_ConfigChannel+0x5f4>
    return 32U;
 8003698:	2320      	movs	r3, #32
 800369a:	e003      	b.n	80036a4 <HAL_ADC_ConfigChannel+0x5fc>
  return __builtin_clz(value);
 800369c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800369e:	fab3 f383 	clz	r3, r3
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	3301      	adds	r3, #1
 80036a6:	069b      	lsls	r3, r3, #26
 80036a8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d109      	bne.n	80036cc <HAL_ADC_ConfigChannel+0x624>
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	0e9b      	lsrs	r3, r3, #26
 80036be:	3301      	adds	r3, #1
 80036c0:	f003 031f 	and.w	r3, r3, #31
 80036c4:	2101      	movs	r1, #1
 80036c6:	fa01 f303 	lsl.w	r3, r1, r3
 80036ca:	e017      	b.n	80036fc <HAL_ADC_ConfigChannel+0x654>
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d2:	6a3b      	ldr	r3, [r7, #32]
 80036d4:	fa93 f3a3 	rbit	r3, r3
 80036d8:	61fb      	str	r3, [r7, #28]
  return result;
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80036de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d101      	bne.n	80036e8 <HAL_ADC_ConfigChannel+0x640>
    return 32U;
 80036e4:	2320      	movs	r3, #32
 80036e6:	e003      	b.n	80036f0 <HAL_ADC_ConfigChannel+0x648>
  return __builtin_clz(value);
 80036e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ea:	fab3 f383 	clz	r3, r3
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	3301      	adds	r3, #1
 80036f2:	f003 031f 	and.w	r3, r3, #31
 80036f6:	2101      	movs	r1, #1
 80036f8:	fa01 f303 	lsl.w	r3, r1, r3
 80036fc:	ea42 0103 	orr.w	r1, r2, r3
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003708:	2b00      	cmp	r3, #0
 800370a:	d10d      	bne.n	8003728 <HAL_ADC_ConfigChannel+0x680>
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	0e9b      	lsrs	r3, r3, #26
 8003712:	3301      	adds	r3, #1
 8003714:	f003 021f 	and.w	r2, r3, #31
 8003718:	4613      	mov	r3, r2
 800371a:	005b      	lsls	r3, r3, #1
 800371c:	4413      	add	r3, r2
 800371e:	3b1e      	subs	r3, #30
 8003720:	051b      	lsls	r3, r3, #20
 8003722:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003726:	e01d      	b.n	8003764 <HAL_ADC_ConfigChannel+0x6bc>
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	fa93 f3a3 	rbit	r3, r3
 8003734:	613b      	str	r3, [r7, #16]
  return result;
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d103      	bne.n	8003748 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 8003740:	2320      	movs	r3, #32
 8003742:	e005      	b.n	8003750 <HAL_ADC_ConfigChannel+0x6a8>
 8003744:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	fab3 f383 	clz	r3, r3
 800374e:	b2db      	uxtb	r3, r3
 8003750:	3301      	adds	r3, #1
 8003752:	f003 021f 	and.w	r2, r3, #31
 8003756:	4613      	mov	r3, r2
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	4413      	add	r3, r2
 800375c:	3b1e      	subs	r3, #30
 800375e:	051b      	lsls	r3, r3, #20
 8003760:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003764:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800376a:	4619      	mov	r1, r3
 800376c:	f7ff f893 	bl	8002896 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	4b43      	ldr	r3, [pc, #268]	@ (8003884 <HAL_ADC_ConfigChannel+0x7dc>)
 8003776:	4013      	ands	r3, r2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d079      	beq.n	8003870 <HAL_ADC_ConfigChannel+0x7c8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800377c:	4842      	ldr	r0, [pc, #264]	@ (8003888 <HAL_ADC_ConfigChannel+0x7e0>)
 800377e:	f7fe ff79 	bl	8002674 <LL_ADC_GetCommonPathInternalCh>
 8003782:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a40      	ldr	r2, [pc, #256]	@ (800388c <HAL_ADC_ConfigChannel+0x7e4>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d124      	bne.n	80037da <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003790:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003794:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d11e      	bne.n	80037da <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a3b      	ldr	r2, [pc, #236]	@ (8003890 <HAL_ADC_ConfigChannel+0x7e8>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d164      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x7c8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037aa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80037ae:	4619      	mov	r1, r3
 80037b0:	4835      	ldr	r0, [pc, #212]	@ (8003888 <HAL_ADC_ConfigChannel+0x7e0>)
 80037b2:	f7fe ff4c 	bl	800264e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037b6:	4b37      	ldr	r3, [pc, #220]	@ (8003894 <HAL_ADC_ConfigChannel+0x7ec>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	099b      	lsrs	r3, r3, #6
 80037bc:	4a36      	ldr	r2, [pc, #216]	@ (8003898 <HAL_ADC_ConfigChannel+0x7f0>)
 80037be:	fba2 2303 	umull	r2, r3, r2, r3
 80037c2:	099b      	lsrs	r3, r3, #6
 80037c4:	3301      	adds	r3, #1
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037ca:	e002      	b.n	80037d2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	3b01      	subs	r3, #1
 80037d0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1f9      	bne.n	80037cc <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037d8:	e04a      	b.n	8003870 <HAL_ADC_ConfigChannel+0x7c8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a2f      	ldr	r2, [pc, #188]	@ (800389c <HAL_ADC_ConfigChannel+0x7f4>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d113      	bne.n	800380c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80037e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d10d      	bne.n	800380c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a26      	ldr	r2, [pc, #152]	@ (8003890 <HAL_ADC_ConfigChannel+0x7e8>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d13a      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x7c8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003802:	4619      	mov	r1, r3
 8003804:	4820      	ldr	r0, [pc, #128]	@ (8003888 <HAL_ADC_ConfigChannel+0x7e0>)
 8003806:	f7fe ff22 	bl	800264e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800380a:	e031      	b.n	8003870 <HAL_ADC_ConfigChannel+0x7c8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a23      	ldr	r2, [pc, #140]	@ (80038a0 <HAL_ADC_ConfigChannel+0x7f8>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d113      	bne.n	800383e <HAL_ADC_ConfigChannel+0x796>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003816:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800381a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10d      	bne.n	800383e <HAL_ADC_ConfigChannel+0x796>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a1a      	ldr	r2, [pc, #104]	@ (8003890 <HAL_ADC_ConfigChannel+0x7e8>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d121      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x7c8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800382c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003830:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003834:	4619      	mov	r1, r3
 8003836:	4814      	ldr	r0, [pc, #80]	@ (8003888 <HAL_ADC_ConfigChannel+0x7e0>)
 8003838:	f7fe ff09 	bl	800264e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 800383c:	e018      	b.n	8003870 <HAL_ADC_ConfigChannel+0x7c8>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a18      	ldr	r2, [pc, #96]	@ (80038a4 <HAL_ADC_ConfigChannel+0x7fc>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d113      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x7c8>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a10      	ldr	r2, [pc, #64]	@ (8003890 <HAL_ADC_ConfigChannel+0x7e8>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d00e      	beq.n	8003870 <HAL_ADC_ConfigChannel+0x7c8>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4618      	mov	r0, r3
 8003858:	f7fe ff1a 	bl	8002690 <LL_ADC_EnableChannelVDDcore>
 800385c:	e008      	b.n	8003870 <HAL_ADC_ConfigChannel+0x7c8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003862:	f043 0220 	orr.w	r2, r3, #32
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003878:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800387c:	4618      	mov	r0, r3
 800387e:	37d8      	adds	r7, #216	@ 0xd8
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	80080000 	.word	0x80080000
 8003888:	42028300 	.word	0x42028300
 800388c:	c3210000 	.word	0xc3210000
 8003890:	42028000 	.word	0x42028000
 8003894:	20000000 	.word	0x20000000
 8003898:	053e2d63 	.word	0x053e2d63
 800389c:	88600004 	.word	0x88600004
 80038a0:	c7520000 	.word	0xc7520000
 80038a4:	99200040 	.word	0x99200040

080038a8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b088      	sub	sp, #32
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80038b2:	2300      	movs	r3, #0
 80038b4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f7ff f8fc 	bl	8002abc <LL_ADC_REG_IsConversionOngoing>
 80038c4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7ff f91d 	bl	8002b0a <LL_ADC_INJ_IsConversionOngoing>
 80038d0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d103      	bne.n	80038e0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	f000 8098 	beq.w	8003a10 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d02a      	beq.n	8003944 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	7e5b      	ldrb	r3, [r3, #25]
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d126      	bne.n	8003944 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	7e1b      	ldrb	r3, [r3, #24]
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d122      	bne.n	8003944 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80038fe:	2301      	movs	r3, #1
 8003900:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003902:	e014      	b.n	800392e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	4a45      	ldr	r2, [pc, #276]	@ (8003a1c <ADC_ConversionStop+0x174>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d90d      	bls.n	8003928 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003910:	f043 0210 	orr.w	r2, r3, #16
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800391c:	f043 0201 	orr.w	r2, r3, #1
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e074      	b.n	8003a12 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	3301      	adds	r3, #1
 800392c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003938:	2b40      	cmp	r3, #64	@ 0x40
 800393a:	d1e3      	bne.n	8003904 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2240      	movs	r2, #64	@ 0x40
 8003942:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	2b02      	cmp	r3, #2
 8003948:	d014      	beq.n	8003974 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4618      	mov	r0, r3
 8003950:	f7ff f8b4 	bl	8002abc <LL_ADC_REG_IsConversionOngoing>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00c      	beq.n	8003974 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4618      	mov	r0, r3
 8003960:	f7ff f871 	bl	8002a46 <LL_ADC_IsDisableOngoing>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d104      	bne.n	8003974 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4618      	mov	r0, r3
 8003970:	f7ff f890 	bl	8002a94 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003974:	69bb      	ldr	r3, [r7, #24]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d014      	beq.n	80039a4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4618      	mov	r0, r3
 8003980:	f7ff f8c3 	bl	8002b0a <LL_ADC_INJ_IsConversionOngoing>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00c      	beq.n	80039a4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4618      	mov	r0, r3
 8003990:	f7ff f859 	bl	8002a46 <LL_ADC_IsDisableOngoing>
 8003994:	4603      	mov	r3, r0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d104      	bne.n	80039a4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4618      	mov	r0, r3
 80039a0:	f7ff f89f 	bl	8002ae2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d005      	beq.n	80039b6 <ADC_ConversionStop+0x10e>
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	2b03      	cmp	r3, #3
 80039ae:	d105      	bne.n	80039bc <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80039b0:	230c      	movs	r3, #12
 80039b2:	617b      	str	r3, [r7, #20]
        break;
 80039b4:	e005      	b.n	80039c2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80039b6:	2308      	movs	r3, #8
 80039b8:	617b      	str	r3, [r7, #20]
        break;
 80039ba:	e002      	b.n	80039c2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80039bc:	2304      	movs	r3, #4
 80039be:	617b      	str	r3, [r7, #20]
        break;
 80039c0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80039c2:	f7fe fe25 	bl	8002610 <HAL_GetTick>
 80039c6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80039c8:	e01b      	b.n	8003a02 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80039ca:	f7fe fe21 	bl	8002610 <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b05      	cmp	r3, #5
 80039d6:	d914      	bls.n	8003a02 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689a      	ldr	r2, [r3, #8]
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	4013      	ands	r3, r2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00d      	beq.n	8003a02 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ea:	f043 0210 	orr.w	r2, r3, #16
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039f6:	f043 0201 	orr.w	r2, r3, #1
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e007      	b.n	8003a12 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d1dc      	bne.n	80039ca <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3720      	adds	r7, #32
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	a33fffff 	.word	0xa33fffff

08003a20 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7fe fff5 	bl	8002a20 <LL_ADC_IsEnabled>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d166      	bne.n	8003b0a <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	689a      	ldr	r2, [r3, #8]
 8003a42:	4b34      	ldr	r3, [pc, #208]	@ (8003b14 <ADC_Enable+0xf4>)
 8003a44:	4013      	ands	r3, r2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00d      	beq.n	8003a66 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a4e:	f043 0210 	orr.w	r2, r3, #16
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a5a:	f043 0201 	orr.w	r2, r3, #1
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e052      	b.n	8003b0c <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fe ffb0 	bl	80029d0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a70:	4829      	ldr	r0, [pc, #164]	@ (8003b18 <ADC_Enable+0xf8>)
 8003a72:	f7fe fdff 	bl	8002674 <LL_ADC_GetCommonPathInternalCh>
 8003a76:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003a78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d010      	beq.n	8003aa2 <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a80:	4b26      	ldr	r3, [pc, #152]	@ (8003b1c <ADC_Enable+0xfc>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	099b      	lsrs	r3, r3, #6
 8003a86:	4a26      	ldr	r2, [pc, #152]	@ (8003b20 <ADC_Enable+0x100>)
 8003a88:	fba2 2303 	umull	r2, r3, r2, r3
 8003a8c:	099b      	lsrs	r3, r3, #6
 8003a8e:	3301      	adds	r3, #1
 8003a90:	005b      	lsls	r3, r3, #1
 8003a92:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a94:	e002      	b.n	8003a9c <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	3b01      	subs	r3, #1
 8003a9a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1f9      	bne.n	8003a96 <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003aa2:	f7fe fdb5 	bl	8002610 <HAL_GetTick>
 8003aa6:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003aa8:	e028      	b.n	8003afc <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7fe ffb6 	bl	8002a20 <LL_ADC_IsEnabled>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d104      	bne.n	8003ac4 <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7fe ff86 	bl	80029d0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003ac4:	f7fe fda4 	bl	8002610 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d914      	bls.n	8003afc <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d00d      	beq.n	8003afc <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae4:	f043 0210 	orr.w	r2, r3, #16
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003af0:	f043 0201 	orr.w	r2, r3, #1
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e007      	b.n	8003b0c <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d1cf      	bne.n	8003aaa <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3710      	adds	r7, #16
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	8000003f 	.word	0x8000003f
 8003b18:	42028300 	.word	0x42028300
 8003b1c:	20000000 	.word	0x20000000
 8003b20:	053e2d63 	.word	0x053e2d63

08003b24 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7fe ff88 	bl	8002a46 <LL_ADC_IsDisableOngoing>
 8003b36:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7fe ff6f 	bl	8002a20 <LL_ADC_IsEnabled>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d047      	beq.n	8003bd8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d144      	bne.n	8003bd8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f003 030d 	and.w	r3, r3, #13
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d10c      	bne.n	8003b76 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7fe ff49 	bl	80029f8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2203      	movs	r2, #3
 8003b6c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b6e:	f7fe fd4f 	bl	8002610 <HAL_GetTick>
 8003b72:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b74:	e029      	b.n	8003bca <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b7a:	f043 0210 	orr.w	r2, r3, #16
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b86:	f043 0201 	orr.w	r2, r3, #1
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e023      	b.n	8003bda <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b92:	f7fe fd3d 	bl	8002610 <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d914      	bls.n	8003bca <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f003 0301 	and.w	r3, r3, #1
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d00d      	beq.n	8003bca <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb2:	f043 0210 	orr.w	r2, r3, #16
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bbe:	f043 0201 	orr.w	r2, r3, #1
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e007      	b.n	8003bda <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1dc      	bne.n	8003b92 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b084      	sub	sp, #16
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bee:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d14b      	bne.n	8003c94 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c00:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d021      	beq.n	8003c5a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7fe fdfc 	bl	8002818 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d032      	beq.n	8003c8c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d12b      	bne.n	8003c8c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d11f      	bne.n	8003c8c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c50:	f043 0201 	orr.w	r2, r3, #1
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c58:	e018      	b.n	8003c8c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	f003 0302 	and.w	r3, r3, #2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d111      	bne.n	8003c8c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d105      	bne.n	8003c8c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c84:	f043 0201 	orr.w	r2, r3, #1
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c8c:	68f8      	ldr	r0, [r7, #12]
 8003c8e:	f7fe f831 	bl	8001cf4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003c92:	e00e      	b.n	8003cb2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c98:	f003 0310 	and.w	r3, r3, #16
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f7ff f9f6 	bl	8003092 <HAL_ADC_ErrorCallback>
}
 8003ca6:	e004      	b.n	8003cb2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	4798      	blx	r3
}
 8003cb2:	bf00      	nop
 8003cb4:	3710      	adds	r7, #16
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b084      	sub	sp, #16
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cc6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f7ff f9d8 	bl	800307e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cce:	bf00      	nop
 8003cd0:	3710      	adds	r7, #16
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b084      	sub	sp, #16
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf4:	f043 0204 	orr.w	r2, r3, #4
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003cfc:	68f8      	ldr	r0, [r7, #12]
 8003cfe:	f7ff f9c8 	bl	8003092 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d02:	bf00      	nop
 8003d04:	3710      	adds	r7, #16
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
	...

08003d0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b085      	sub	sp, #20
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f003 0307 	and.w	r3, r3, #7
 8003d1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d50 <__NVIC_SetPriorityGrouping+0x44>)
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d22:	68ba      	ldr	r2, [r7, #8]
 8003d24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d28:	4013      	ands	r3, r2
 8003d2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d3e:	4a04      	ldr	r2, [pc, #16]	@ (8003d50 <__NVIC_SetPriorityGrouping+0x44>)
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	60d3      	str	r3, [r2, #12]
}
 8003d44:	bf00      	nop
 8003d46:	3714      	adds	r7, #20
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	e000ed00 	.word	0xe000ed00

08003d54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d54:	b480      	push	{r7}
 8003d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d58:	4b04      	ldr	r3, [pc, #16]	@ (8003d6c <__NVIC_GetPriorityGrouping+0x18>)
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	0a1b      	lsrs	r3, r3, #8
 8003d5e:	f003 0307 	and.w	r3, r3, #7
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr
 8003d6c:	e000ed00 	.word	0xe000ed00

08003d70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	4603      	mov	r3, r0
 8003d78:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	db0b      	blt.n	8003d9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d82:	88fb      	ldrh	r3, [r7, #6]
 8003d84:	f003 021f 	and.w	r2, r3, #31
 8003d88:	4907      	ldr	r1, [pc, #28]	@ (8003da8 <__NVIC_EnableIRQ+0x38>)
 8003d8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d8e:	095b      	lsrs	r3, r3, #5
 8003d90:	2001      	movs	r0, #1
 8003d92:	fa00 f202 	lsl.w	r2, r0, r2
 8003d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d9a:	bf00      	nop
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	e000e100 	.word	0xe000e100

08003dac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	4603      	mov	r3, r0
 8003db4:	6039      	str	r1, [r7, #0]
 8003db6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003db8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	db0a      	blt.n	8003dd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	b2da      	uxtb	r2, r3
 8003dc4:	490c      	ldr	r1, [pc, #48]	@ (8003df8 <__NVIC_SetPriority+0x4c>)
 8003dc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dca:	0112      	lsls	r2, r2, #4
 8003dcc:	b2d2      	uxtb	r2, r2
 8003dce:	440b      	add	r3, r1
 8003dd0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003dd4:	e00a      	b.n	8003dec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	b2da      	uxtb	r2, r3
 8003dda:	4908      	ldr	r1, [pc, #32]	@ (8003dfc <__NVIC_SetPriority+0x50>)
 8003ddc:	88fb      	ldrh	r3, [r7, #6]
 8003dde:	f003 030f 	and.w	r3, r3, #15
 8003de2:	3b04      	subs	r3, #4
 8003de4:	0112      	lsls	r2, r2, #4
 8003de6:	b2d2      	uxtb	r2, r2
 8003de8:	440b      	add	r3, r1
 8003dea:	761a      	strb	r2, [r3, #24]
}
 8003dec:	bf00      	nop
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr
 8003df8:	e000e100 	.word	0xe000e100
 8003dfc:	e000ed00 	.word	0xe000ed00

08003e00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b089      	sub	sp, #36	@ 0x24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	f1c3 0307 	rsb	r3, r3, #7
 8003e1a:	2b04      	cmp	r3, #4
 8003e1c:	bf28      	it	cs
 8003e1e:	2304      	movcs	r3, #4
 8003e20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	3304      	adds	r3, #4
 8003e26:	2b06      	cmp	r3, #6
 8003e28:	d902      	bls.n	8003e30 <NVIC_EncodePriority+0x30>
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	3b03      	subs	r3, #3
 8003e2e:	e000      	b.n	8003e32 <NVIC_EncodePriority+0x32>
 8003e30:	2300      	movs	r3, #0
 8003e32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e34:	f04f 32ff 	mov.w	r2, #4294967295
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3e:	43da      	mvns	r2, r3
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	401a      	ands	r2, r3
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e48:	f04f 31ff 	mov.w	r1, #4294967295
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e52:	43d9      	mvns	r1, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e58:	4313      	orrs	r3, r2
         );
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3724      	adds	r7, #36	@ 0x24
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b082      	sub	sp, #8
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f7ff ff4c 	bl	8003d0c <__NVIC_SetPriorityGrouping>
}
 8003e74:	bf00      	nop
 8003e76:	3708      	adds	r7, #8
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	4603      	mov	r3, r0
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
 8003e88:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e8a:	f7ff ff63 	bl	8003d54 <__NVIC_GetPriorityGrouping>
 8003e8e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	68b9      	ldr	r1, [r7, #8]
 8003e94:	6978      	ldr	r0, [r7, #20]
 8003e96:	f7ff ffb3 	bl	8003e00 <NVIC_EncodePriority>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7ff ff82 	bl	8003dac <__NVIC_SetPriority>
}
 8003ea8:	bf00      	nop
 8003eaa:	3718      	adds	r7, #24
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003eba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7ff ff56 	bl	8003d70 <__NVIC_EnableIRQ>
}
 8003ec4:	bf00      	nop
 8003ec6:	3708      	adds	r7, #8
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003edc:	d301      	bcc.n	8003ee2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e00d      	b.n	8003efe <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8003f0c <HAL_SYSTICK_Config+0x40>)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003eea:	4b08      	ldr	r3, [pc, #32]	@ (8003f0c <HAL_SYSTICK_Config+0x40>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003ef0:	4b06      	ldr	r3, [pc, #24]	@ (8003f0c <HAL_SYSTICK_Config+0x40>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a05      	ldr	r2, [pc, #20]	@ (8003f0c <HAL_SYSTICK_Config+0x40>)
 8003ef6:	f043 0303 	orr.w	r3, r3, #3
 8003efa:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	e000e010 	.word	0xe000e010

08003f10 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2b04      	cmp	r3, #4
 8003f1c:	d844      	bhi.n	8003fa8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f24 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f24:	08003f47 	.word	0x08003f47
 8003f28:	08003f65 	.word	0x08003f65
 8003f2c:	08003f87 	.word	0x08003f87
 8003f30:	08003fa9 	.word	0x08003fa9
 8003f34:	08003f39 	.word	0x08003f39
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003f38:	4b1f      	ldr	r3, [pc, #124]	@ (8003fb8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a1e      	ldr	r2, [pc, #120]	@ (8003fb8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f3e:	f043 0304 	orr.w	r3, r3, #4
 8003f42:	6013      	str	r3, [r2, #0]
      break;
 8003f44:	e031      	b.n	8003faa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003f46:	4b1c      	ldr	r3, [pc, #112]	@ (8003fb8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8003fb8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f4c:	f023 0304 	bic.w	r3, r3, #4
 8003f50:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8003f52:	4b1a      	ldr	r3, [pc, #104]	@ (8003fbc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003f58:	4a18      	ldr	r2, [pc, #96]	@ (8003fbc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f5a:	f023 030c 	bic.w	r3, r3, #12
 8003f5e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003f62:	e022      	b.n	8003faa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003f64:	4b14      	ldr	r3, [pc, #80]	@ (8003fb8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a13      	ldr	r2, [pc, #76]	@ (8003fb8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f6a:	f023 0304 	bic.w	r3, r3, #4
 8003f6e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8003f70:	4b12      	ldr	r3, [pc, #72]	@ (8003fbc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f72:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003f76:	f023 030c 	bic.w	r3, r3, #12
 8003f7a:	4a10      	ldr	r2, [pc, #64]	@ (8003fbc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f7c:	f043 0304 	orr.w	r3, r3, #4
 8003f80:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003f84:	e011      	b.n	8003faa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003f86:	4b0c      	ldr	r3, [pc, #48]	@ (8003fb8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a0b      	ldr	r2, [pc, #44]	@ (8003fb8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f8c:	f023 0304 	bic.w	r3, r3, #4
 8003f90:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8003f92:	4b0a      	ldr	r3, [pc, #40]	@ (8003fbc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f94:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003f98:	f023 030c 	bic.w	r3, r3, #12
 8003f9c:	4a07      	ldr	r2, [pc, #28]	@ (8003fbc <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f9e:	f043 0308 	orr.w	r3, r3, #8
 8003fa2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003fa6:	e000      	b.n	8003faa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003fa8:	bf00      	nop
  }
}
 8003faa:	bf00      	nop
 8003fac:	370c      	adds	r7, #12
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	e000e010 	.word	0xe000e010
 8003fbc:	44020c00 	.word	0x44020c00

08003fc0 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003fc6:	4b17      	ldr	r3, [pc, #92]	@ (8004024 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0304 	and.w	r3, r3, #4
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003fd2:	2304      	movs	r3, #4
 8003fd4:	607b      	str	r3, [r7, #4]
 8003fd6:	e01e      	b.n	8004016 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8003fd8:	4b13      	ldr	r3, [pc, #76]	@ (8004028 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8003fda:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003fde:	f003 030c 	and.w	r3, r3, #12
 8003fe2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	2b08      	cmp	r3, #8
 8003fe8:	d00f      	beq.n	800400a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	2b08      	cmp	r3, #8
 8003fee:	d80f      	bhi.n	8004010 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d003      	beq.n	8003ffe <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	2b04      	cmp	r3, #4
 8003ffa:	d003      	beq.n	8004004 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003ffc:	e008      	b.n	8004010 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003ffe:	2300      	movs	r3, #0
 8004000:	607b      	str	r3, [r7, #4]
        break;
 8004002:	e008      	b.n	8004016 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8004004:	2301      	movs	r3, #1
 8004006:	607b      	str	r3, [r7, #4]
        break;
 8004008:	e005      	b.n	8004016 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800400a:	2302      	movs	r3, #2
 800400c:	607b      	str	r3, [r7, #4]
        break;
 800400e:	e002      	b.n	8004016 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8004010:	2300      	movs	r3, #0
 8004012:	607b      	str	r3, [r7, #4]
        break;
 8004014:	bf00      	nop
    }
  }
  return systick_source;
 8004016:	687b      	ldr	r3, [r7, #4]
}
 8004018:	4618      	mov	r0, r3
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr
 8004024:	e000e010 	.word	0xe000e010
 8004028:	44020c00 	.word	0x44020c00

0800402c <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
 8004038:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d101      	bne.n	8004044 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e04f      	b.n	80040e4 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800404a:	2b01      	cmp	r3, #1
 800404c:	d101      	bne.n	8004052 <HAL_DMA_Start_IT+0x26>
 800404e:	2302      	movs	r3, #2
 8004050:	e048      	b.n	80040e4 <HAL_DMA_Start_IT+0xb8>
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2201      	movs	r2, #1
 8004056:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b01      	cmp	r3, #1
 8004064:	d136      	bne.n	80040d4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2202      	movs	r2, #2
 800406a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2200      	movs	r2, #0
 8004072:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	687a      	ldr	r2, [r7, #4]
 8004078:	68b9      	ldr	r1, [r7, #8]
 800407a:	68f8      	ldr	r0, [r7, #12]
 800407c:	f000 fa4f 	bl	800451e <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	695a      	ldr	r2, [r3, #20]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 800408e:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004094:	2b00      	cmp	r3, #0
 8004096:	d007      	beq.n	80040a8 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	695a      	ldr	r2, [r3, #20]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040a6:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d007      	beq.n	80040c0 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	695a      	ldr	r2, [r3, #20]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040be:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	695a      	ldr	r2, [r3, #20]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f042 0201 	orr.w	r2, r2, #1
 80040ce:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
 80040d2:	e007      	b.n	80040e4 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2240      	movs	r2, #64	@ 0x40
 80040d8:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3710      	adds	r7, #16
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80040f4:	f7fe fa8c 	bl	8002610 <HAL_GetTick>
 80040f8:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d101      	bne.n	8004104 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	e06b      	b.n	80041dc <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800410a:	b2db      	uxtb	r3, r3
 800410c:	2b02      	cmp	r3, #2
 800410e:	d008      	beq.n	8004122 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2220      	movs	r2, #32
 8004114:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e05c      	b.n	80041dc <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	695a      	ldr	r2, [r3, #20]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f042 0204 	orr.w	r2, r2, #4
 8004130:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2205      	movs	r2, #5
 8004136:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800413a:	e020      	b.n	800417e <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800413c:	f7fe fa68 	bl	8002610 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b05      	cmp	r3, #5
 8004148:	d919      	bls.n	800417e <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800414e:	f043 0210 	orr.w	r2, r3, #16
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2203      	movs	r2, #3
 800415a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004166:	2b00      	cmp	r3, #0
 8004168:	d003      	beq.n	8004172 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800416e:	2201      	movs	r2, #1
 8004170:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e02e      	b.n	80041dc <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d0d7      	beq.n	800413c <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695a      	ldr	r2, [r3, #20]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f042 0202 	orr.w	r2, r2, #2
 800419a:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2204      	movs	r2, #4
 80041a0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80041ac:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2201      	movs	r2, #1
 80041b2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d007      	beq.n	80041d2 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041c6:	2201      	movs	r2, #1
 80041c8:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2200      	movs	r2, #0
 80041d0:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80041da:	2300      	movs	r3, #0
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3710      	adds	r7, #16
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80041f4:	f023 030f 	bic.w	r3, r3, #15
 80041f8:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004202:	3b50      	subs	r3, #80	@ 0x50
 8004204:	09db      	lsrs	r3, r3, #7
 8004206:	f003 031f 	and.w	r3, r3, #31
 800420a:	2201      	movs	r2, #1
 800420c:	fa02 f303 	lsl.w	r3, r2, r3
 8004210:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	4013      	ands	r3, r2
 800421a:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2b00      	cmp	r3, #0
 8004220:	f000 813b 	beq.w	800449a <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800422e:	2b00      	cmp	r3, #0
 8004230:	d011      	beq.n	8004256 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	695b      	ldr	r3, [r3, #20]
 8004238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00a      	beq.n	8004256 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004248:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800424e:	f043 0201 	orr.w	r2, r3, #1
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004260:	2b00      	cmp	r3, #0
 8004262:	d011      	beq.n	8004288 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	695b      	ldr	r3, [r3, #20]
 800426a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800426e:	2b00      	cmp	r3, #0
 8004270:	d00a      	beq.n	8004288 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800427a:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004280:	f043 0202 	orr.w	r2, r3, #2
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d011      	beq.n	80042ba <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00a      	beq.n	80042ba <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80042ac:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042b2:	f043 0204 	orr.w	r2, r3, #4
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	691b      	ldr	r3, [r3, #16]
 80042c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d011      	beq.n	80042ec <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00a      	beq.n	80042ec <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80042de:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042e4:	f043 0208 	orr.w	r2, r3, #8
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d013      	beq.n	8004322 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	695b      	ldr	r3, [r3, #20]
 8004300:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00c      	beq.n	8004322 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004310:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004316:	2b00      	cmp	r3, #0
 8004318:	d003      	beq.n	8004322 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	691b      	ldr	r3, [r3, #16]
 8004328:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d04c      	beq.n	80043ca <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	695b      	ldr	r3, [r3, #20]
 8004336:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d045      	beq.n	80043ca <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004346:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800434e:	b2db      	uxtb	r3, r3
 8004350:	2b04      	cmp	r3, #4
 8004352:	d12e      	bne.n	80043b2 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	695a      	ldr	r2, [r3, #20]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004362:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	695a      	ldr	r2, [r3, #20]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f042 0202 	orr.w	r2, r2, #2
 8004372:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004380:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004384:	2b00      	cmp	r3, #0
 8004386:	d007      	beq.n	8004398 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800438c:	2201      	movs	r2, #1
 800438e:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2200      	movs	r2, #0
 8004396:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d07a      	beq.n	800449e <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	4798      	blx	r3
        }

        return;
 80043b0:	e075      	b.n	800449e <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2205      	movs	r2, #5
 80043b6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d003      	beq.n	80043ca <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	691b      	ldr	r3, [r3, #16]
 80043d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d039      	beq.n	800444c <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d032      	beq.n	800444c <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d012      	beq.n	8004418 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d116      	bne.n	800442a <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004402:	2b00      	cmp	r3, #0
 8004404:	d111      	bne.n	800442a <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004412:	2201      	movs	r2, #1
 8004414:	731a      	strb	r2, [r3, #12]
 8004416:	e008      	b.n	800442a <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800441e:	2b00      	cmp	r3, #0
 8004420:	d103      	bne.n	800442a <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8004432:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004440:	2b00      	cmp	r3, #0
 8004442:	d003      	beq.n	800444c <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004450:	2b00      	cmp	r3, #0
 8004452:	d025      	beq.n	80044a0 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	695a      	ldr	r2, [r3, #20]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f042 0202 	orr.w	r2, r2, #2
 8004462:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004470:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004474:	2b00      	cmp	r3, #0
 8004476:	d003      	beq.n	8004480 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800447c:	2201      	movs	r2, #1
 800447e:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800448c:	2b00      	cmp	r3, #0
 800448e:	d007      	beq.n	80044a0 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	4798      	blx	r3
 8004498:	e002      	b.n	80044a0 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 800449a:	bf00      	nop
 800449c:	e000      	b.n	80044a0 <HAL_DMA_IRQHandler+0x2bc>
        return;
 800449e:	bf00      	nop
    }
  }
}
 80044a0:	3718      	adds	r7, #24
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 80044a6:	b480      	push	{r7}
 80044a8:	b085      	sub	sp, #20
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
 80044ae:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d101      	bne.n	80044ba <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e02b      	b.n	8004512 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80044c2:	f023 030f 	bic.w	r3, r3, #15
 80044c6:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044d0:	3b50      	subs	r3, #80	@ 0x50
 80044d2:	09db      	lsrs	r3, r3, #7
 80044d4:	f003 031f 	and.w	r3, r3, #31
 80044d8:	2201      	movs	r2, #1
 80044da:	fa02 f303 	lsl.w	r3, r2, r3
 80044de:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	f003 0310 	and.w	r3, r3, #16
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d012      	beq.n	8004510 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	f003 0311 	and.w	r3, r3, #17
 80044f0:	2b11      	cmp	r3, #17
 80044f2:	d106      	bne.n	8004502 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	431a      	orrs	r2, r3
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	605a      	str	r2, [r3, #4]
 8004500:	e006      	b.n	8004510 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	685a      	ldr	r2, [r3, #4]
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	43db      	mvns	r3, r3
 800450a:	401a      	ands	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8004510:	2300      	movs	r3, #0
}
 8004512:	4618      	mov	r0, r3
 8004514:	3714      	adds	r7, #20
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr

0800451e <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 800451e:	b480      	push	{r7}
 8004520:	b085      	sub	sp, #20
 8004522:	af00      	add	r7, sp, #0
 8004524:	60f8      	str	r0, [r7, #12]
 8004526:	60b9      	str	r1, [r7, #8]
 8004528:	607a      	str	r2, [r7, #4]
 800452a:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004532:	0c1b      	lsrs	r3, r3, #16
 8004534:	041b      	lsls	r3, r3, #16
 8004536:	683a      	ldr	r2, [r7, #0]
 8004538:	b291      	uxth	r1, r2
 800453a:	68fa      	ldr	r2, [r7, #12]
 800453c:	6812      	ldr	r2, [r2, #0]
 800453e:	430b      	orrs	r3, r1
 8004540:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 800454a:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68ba      	ldr	r2, [r7, #8]
 8004552:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800455c:	bf00      	nop
 800455e:	3714      	adds	r7, #20
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr

08004568 <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8004570:	f7fe f84e 	bl	8002610 <HAL_GetTick>
 8004574:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d101      	bne.n	8004580 <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e085      	b.n	800468c <HAL_DMAEx_List_Init+0x124>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a43      	ldr	r2, [pc, #268]	@ (8004694 <HAL_DMAEx_List_Init+0x12c>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d049      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a42      	ldr	r2, [pc, #264]	@ (8004698 <HAL_DMAEx_List_Init+0x130>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d044      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a40      	ldr	r2, [pc, #256]	@ (800469c <HAL_DMAEx_List_Init+0x134>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d03f      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a3f      	ldr	r2, [pc, #252]	@ (80046a0 <HAL_DMAEx_List_Init+0x138>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d03a      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a3d      	ldr	r2, [pc, #244]	@ (80046a4 <HAL_DMAEx_List_Init+0x13c>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d035      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a3c      	ldr	r2, [pc, #240]	@ (80046a8 <HAL_DMAEx_List_Init+0x140>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d030      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a3a      	ldr	r2, [pc, #232]	@ (80046ac <HAL_DMAEx_List_Init+0x144>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d02b      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a39      	ldr	r2, [pc, #228]	@ (80046b0 <HAL_DMAEx_List_Init+0x148>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d026      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a37      	ldr	r2, [pc, #220]	@ (80046b4 <HAL_DMAEx_List_Init+0x14c>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d021      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a36      	ldr	r2, [pc, #216]	@ (80046b8 <HAL_DMAEx_List_Init+0x150>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d01c      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a34      	ldr	r2, [pc, #208]	@ (80046bc <HAL_DMAEx_List_Init+0x154>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d017      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a33      	ldr	r2, [pc, #204]	@ (80046c0 <HAL_DMAEx_List_Init+0x158>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d012      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a31      	ldr	r2, [pc, #196]	@ (80046c4 <HAL_DMAEx_List_Init+0x15c>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d00d      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a30      	ldr	r2, [pc, #192]	@ (80046c8 <HAL_DMAEx_List_Init+0x160>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d008      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a2e      	ldr	r2, [pc, #184]	@ (80046cc <HAL_DMAEx_List_Init+0x164>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d003      	beq.n	800461e <HAL_DMAEx_List_Init+0xb6>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a2d      	ldr	r2, [pc, #180]	@ (80046d0 <HAL_DMAEx_List_Init+0x168>)
 800461c:	4293      	cmp	r3, r2
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2202      	movs	r2, #2
 800462a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	695a      	ldr	r2, [r3, #20]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f042 0206 	orr.w	r2, r2, #6
 800463c:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800463e:	e00f      	b.n	8004660 <HAL_DMAEx_List_Init+0xf8>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8004640:	f7fd ffe6 	bl	8002610 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	2b05      	cmp	r3, #5
 800464c:	d908      	bls.n	8004660 <HAL_DMAEx_List_Init+0xf8>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2210      	movs	r2, #16
 8004652:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2203      	movs	r2, #3
 8004658:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e015      	b.n	800468c <HAL_DMAEx_List_Init+0x124>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	695b      	ldr	r3, [r3, #20]
 8004666:	f003 0301 	and.w	r3, r3, #1
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1e8      	bne.n	8004640 <HAL_DMAEx_List_Init+0xd8>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 fa94 	bl	8004b9c <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800468a:	2300      	movs	r3, #0
}
 800468c:	4618      	mov	r0, r3
 800468e:	3710      	adds	r7, #16
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}
 8004694:	40020050 	.word	0x40020050
 8004698:	400200d0 	.word	0x400200d0
 800469c:	40020150 	.word	0x40020150
 80046a0:	400201d0 	.word	0x400201d0
 80046a4:	40020250 	.word	0x40020250
 80046a8:	400202d0 	.word	0x400202d0
 80046ac:	40020350 	.word	0x40020350
 80046b0:	400203d0 	.word	0x400203d0
 80046b4:	40021050 	.word	0x40021050
 80046b8:	400210d0 	.word	0x400210d0
 80046bc:	40021150 	.word	0x40021150
 80046c0:	400211d0 	.word	0x400211d0
 80046c4:	40021250 	.word	0x40021250
 80046c8:	400212d0 	.word	0x400212d0
 80046cc:	40021350 	.word	0x40021350
 80046d0:	400213d0 	.word	0x400213d0

080046d4 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d003      	beq.n	80046ea <HAL_DMAEx_List_Start_IT+0x16>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d101      	bne.n	80046ee <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e082      	b.n	80047f4 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80046f4:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	695b      	ldr	r3, [r3, #20]
 80046fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004700:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 8004702:	7dfb      	ldrb	r3, [r7, #23]
 8004704:	2b01      	cmp	r3, #1
 8004706:	d005      	beq.n	8004714 <HAL_DMAEx_List_Start_IT+0x40>
 8004708:	7dfb      	ldrb	r3, [r7, #23]
 800470a:	2b02      	cmp	r3, #2
 800470c:	d16a      	bne.n	80047e4 <HAL_DMAEx_List_Start_IT+0x110>
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d067      	beq.n	80047e4 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800471a:	b2db      	uxtb	r3, r3
 800471c:	2b01      	cmp	r3, #1
 800471e:	d157      	bne.n	80047d0 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004726:	2b01      	cmp	r3, #1
 8004728:	d101      	bne.n	800472e <HAL_DMAEx_List_Start_IT+0x5a>
 800472a:	2302      	movs	r3, #2
 800472c:	e062      	b.n	80047f4 <HAL_DMAEx_List_Start_IT+0x120>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2201      	movs	r2, #1
 8004732:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2202      	movs	r2, #2
 800473a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004742:	2202      	movs	r2, #2
 8004744:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004750:	2200      	movs	r2, #0
 8004752:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	695a      	ldr	r2, [r3, #20]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8004762:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004768:	2b00      	cmp	r3, #0
 800476a:	d007      	beq.n	800477c <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	695a      	ldr	r2, [r3, #20]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800477a:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004780:	2b00      	cmp	r3, #0
 8004782:	d007      	beq.n	8004794 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	695a      	ldr	r2, [r3, #20]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004792:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f107 010c 	add.w	r1, r7, #12
 800479e:	2200      	movs	r2, #0
 80047a0:	4618      	mov	r0, r3
 80047a2:	f000 fd97 	bl	80052d4 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4619      	mov	r1, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	0c0b      	lsrs	r3, r1, #16
 80047b4:	041b      	lsls	r3, r3, #16
 80047b6:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	461a      	mov	r2, r3
 80047c0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80047c4:	4013      	ands	r3, r2
 80047c6:	68f9      	ldr	r1, [r7, #12]
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	6812      	ldr	r2, [r2, #0]
 80047cc:	430b      	orrs	r3, r1
 80047ce:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	695a      	ldr	r2, [r3, #20]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f042 0201 	orr.w	r2, r2, #1
 80047de:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
 80047e2:	e007      	b.n	80047f4 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2240      	movs	r2, #64	@ 0x40
 80047e8:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3718      	adds	r7, #24
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <HAL_DMAEx_List_BuildNode>:
  *         addressable space.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d002      	beq.n	8004812 <HAL_DMAEx_List_BuildNode+0x16>
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d101      	bne.n	8004816 <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e004      	b.n	8004820 <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
 8004816:	6839      	ldr	r1, [r7, #0]
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 fa8d 	bl	8004d38 <DMA_List_BuildNode>

  return HAL_OK;
 800481e:	2300      	movs	r3, #0
}
 8004820:	4618      	mov	r0, r3
 8004822:	3708      	adds	r7, #8
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <HAL_DMAEx_List_GetNodeConfig>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                               DMA_NodeTypeDef const *const pNode)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b082      	sub	sp, #8
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d002      	beq.n	800483e <HAL_DMAEx_List_GetNodeConfig+0x16>
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d101      	bne.n	8004842 <HAL_DMAEx_List_GetNodeConfig+0x1a>
  {
    return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e004      	b.n	800484c <HAL_DMAEx_List_GetNodeConfig+0x24>
  }

  /* Get the DMA channel node configuration */
  DMA_List_GetNodeConfig(pNodeConfig, pNode);
 8004842:	6839      	ldr	r1, [r7, #0]
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f000 fbcf 	bl	8004fe8 <DMA_List_GetNodeConfig>

  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3708      	adds	r7, #8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <HAL_DMAEx_List_InsertNode>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode(DMA_QListTypeDef *const pQList,
                                            DMA_NodeTypeDef *const pPrevNode,
                                            DMA_NodeTypeDef *const pNewNode)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b08c      	sub	sp, #48	@ 0x30
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d002      	beq.n	800486c <HAL_DMAEx_List_InsertNode+0x18>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d101      	bne.n	8004870 <HAL_DMAEx_List_InsertNode+0x1c>
  {
    return HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	e0b6      	b.n	80049de <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	2b01      	cmp	r3, #1
 8004876:	d104      	bne.n	8004882 <HAL_DMAEx_List_InsertNode+0x2e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2204      	movs	r2, #4
 800487c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e0ad      	b.n	80049de <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pPrevNode, pNewNode) != 0U)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	68b9      	ldr	r1, [r7, #8]
 800488a:	4618      	mov	r0, r3
 800488c:	f000 fcb6 	bl	80051fc <DMA_List_CheckNodesBaseAddresses>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d004      	beq.n	80048a0 <HAL_DMAEx_List_InsertNode+0x4c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2205      	movs	r2, #5
 800489a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e09e      	b.n	80049de <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pPrevNode, pNewNode) != 0U)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	68b9      	ldr	r1, [r7, #8]
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 fcd7 	bl	800525c <DMA_List_CheckNodesTypes>
 80048ae:	4603      	mov	r3, r0
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d004      	beq.n	80048be <HAL_DMAEx_List_InsertNode+0x6a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2204      	movs	r2, #4
 80048b8:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e08f      	b.n	80049de <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2202      	movs	r2, #2
 80048c2:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2200      	movs	r2, #0
 80048c8:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
 80048ca:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80048ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80048d2:	4619      	mov	r1, r3
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f000 fcfd 	bl	80052d4 <DMA_List_GetCLLRNodeInfo>

  /* Empty queue */
  if (pQList->Head == NULL)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d11a      	bne.n	8004918 <HAL_DMAEx_List_InsertNode+0xc4>
  {
    /* Add only new node to queue */
    if (pPrevNode == NULL)
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d106      	bne.n	80048f6 <HAL_DMAEx_List_InsertNode+0xa2>
    {
      pQList->Head       = pNewNode;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	601a      	str	r2, [r3, #0]
      pQList->NodeNumber = 1U;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2201      	movs	r2, #1
 80048f2:	609a      	str	r2, [r3, #8]
 80048f4:	e06c      	b.n	80049d0 <HAL_DMAEx_List_InsertNode+0x17c>
    }
    /* Add previous node then new node to queue */
    else
    {
      pQList->Head                          = pPrevNode;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	601a      	str	r2, [r3, #0]
      pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004902:	4013      	ands	r3, r2
 8004904:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004906:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004908:	4319      	orrs	r1, r3
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->NodeNumber                    = 2U;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2202      	movs	r2, #2
 8004914:	609a      	str	r2, [r3, #8]
 8004916:	e05b      	b.n	80049d0 <HAL_DMAEx_List_InsertNode+0x17c>
  }
  /* Not empty queue */
  else
  {
    /* Add new node at the head of queue */
    if (pPrevNode == NULL)
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d10f      	bne.n	800493e <HAL_DMAEx_List_InsertNode+0xea>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	461a      	mov	r2, r3
 8004924:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004928:	4013      	ands	r3, r2
 800492a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800492c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800492e:	4319      	orrs	r1, r3
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->Head                         = pNewNode;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	601a      	str	r2, [r3, #0]
 800493c:	e043      	b.n	80049c6 <HAL_DMAEx_List_InsertNode+0x172>
    }
    /* Add new node according to selected position */
    else
    {
      /* Find node and get its position in selected queue */
      node_info.cllr_offset = cllr_offset;
 800493e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004940:	617b      	str	r3, [r7, #20]
      if (DMA_List_FindNode(pQList, pPrevNode, &node_info) == 0U)
 8004942:	f107 0314 	add.w	r3, r7, #20
 8004946:	461a      	mov	r2, r3
 8004948:	68b9      	ldr	r1, [r7, #8]
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f000 fcf2 	bl	8005334 <DMA_List_FindNode>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d132      	bne.n	80049bc <HAL_DMAEx_List_InsertNode+0x168>
      {
        /* Selected node is the last queue node */
        if (node_info.currentnode_pos == pQList->NodeNumber)
 8004956:	69fa      	ldr	r2, [r7, #28]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	429a      	cmp	r2, r3
 800495e:	d11a      	bne.n	8004996 <HAL_DMAEx_List_InsertNode+0x142>
        {
          /* Check if queue is circular */
          if (pQList->FirstCircularNode != NULL)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00b      	beq.n	8004980 <HAL_DMAEx_List_InsertNode+0x12c>
          {
            pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	461a      	mov	r2, r3
 800496e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004972:	4013      	ands	r3, r2
 8004974:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004976:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004978:	4319      	orrs	r1, r3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          }

          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004986:	4013      	ands	r3, r2
 8004988:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800498a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800498c:	4319      	orrs	r1, r3
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004994:	e017      	b.n	80049c6 <HAL_DMAEx_List_InsertNode+0x172>
        }
        /* Selected node is not the last queue node */
        else
        {
          pNewNode->LinkRegisters[cllr_offset] = pPrevNode->LinkRegisters[cllr_offset];
 8004996:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004998:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80049ac:	4013      	ands	r3, r2
 80049ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80049b2:	4319      	orrs	r1, r3
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80049ba:	e004      	b.n	80049c6 <HAL_DMAEx_List_InsertNode+0x172>
        }
      }
      else
      {
        /* Update the queue error code */
        pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2206      	movs	r2, #6
 80049c0:	611a      	str	r2, [r3, #16]

        return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e00b      	b.n	80049de <HAL_DMAEx_List_InsertNode+0x18a>
      }
    }

    /* Increment queue node number */
    pQList->NodeNumber++;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	1c5a      	adds	r2, r3, #1
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	609a      	str	r2, [r3, #8]
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2201      	movs	r2, #1
 80049da:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
 80049dc:	2300      	movs	r3, #0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3730      	adds	r7, #48	@ 0x30
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <HAL_DMAEx_List_SetCircularMode>:
  * @brief  Set circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularMode(DMA_QListTypeDef *const pQList)
{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b08a      	sub	sp, #40	@ 0x28
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d101      	bne.n	80049f8 <HAL_DMAEx_List_SetCircularMode+0x12>
  {
    return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e052      	b.n	8004a9e <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d104      	bne.n	8004a0a <HAL_DMAEx_List_SetCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2202      	movs	r2, #2
 8004a04:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e049      	b.n	8004a9e <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00c      	beq.n	8004a2c <HAL_DMAEx_List_SetCircularMode+0x46>
  {
    if (pQList->FirstCircularNode == pQList->Head)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	685a      	ldr	r2, [r3, #4]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d101      	bne.n	8004a22 <HAL_DMAEx_List_SetCircularMode+0x3c>
    {
      return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	e03d      	b.n	8004a9e <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2204      	movs	r2, #4
 8004a26:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e038      	b.n	8004a9e <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	695b      	ldr	r3, [r3, #20]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d104      	bne.n	8004a3e <HAL_DMAEx_List_SetCircularMode+0x58>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2204      	movs	r2, #4
 8004a38:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e02f      	b.n	8004a9e <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2202      	movs	r2, #2
 8004a42:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_mask, &cllr_offset);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f107 0220 	add.w	r2, r7, #32
 8004a52:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8004a56:	4618      	mov	r0, r3
 8004a58:	f000 fc3c 	bl	80052d4 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
 8004a60:	f107 030c 	add.w	r3, r7, #12
 8004a64:	461a      	mov	r2, r3
 8004a66:	2100      	movs	r1, #0
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f000 fc63 	bl	8005334 <DMA_List_FindNode>

  /* Set circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	461a      	mov	r2, r3
 8004a74:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004a78:	4013      	ands	r3, r2
 8004a7a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 8004a7c:	69ba      	ldr	r2, [r7, #24]
 8004a7e:	4610      	mov	r0, r2
 8004a80:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 8004a82:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 8004a84:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Update linked-list circular state */
  pQList->FirstCircularNode = pQList->Head;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 8004a9c:	2300      	movs	r3, #0
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3728      	adds	r7, #40	@ 0x28
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}
	...

08004aa8 <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b085      	sub	sp, #20
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d002      	beq.n	8004abe <HAL_DMAEx_List_LinkQ+0x16>
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d101      	bne.n	8004ac2 <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e05e      	b.n	8004b80 <HAL_DMAEx_List_LinkQ+0xd8>
  }

  /* Get DMA state */
  state = hdma->State;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004ac8:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d002      	beq.n	8004adc <HAL_DMAEx_List_LinkQ+0x34>
 8004ad6:	7bfb      	ldrb	r3, [r7, #15]
 8004ad8:	2b05      	cmp	r3, #5
 8004ada:	d108      	bne.n	8004aee <HAL_DMAEx_List_LinkQ+0x46>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2240      	movs	r2, #64	@ 0x40
 8004ae0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e048      	b.n	8004b80 <HAL_DMAEx_List_LinkQ+0xd8>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	7b1b      	ldrb	r3, [r3, #12]
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d104      	bne.n	8004b02 <HAL_DMAEx_List_LinkQ+0x5a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	2201      	movs	r2, #1
 8004afc:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e03e      	b.n	8004b80 <HAL_DMAEx_List_LinkQ+0xd8>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a21      	ldr	r2, [pc, #132]	@ (8004b8c <HAL_DMAEx_List_LinkQ+0xe4>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d00e      	beq.n	8004b2a <HAL_DMAEx_List_LinkQ+0x82>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a1f      	ldr	r2, [pc, #124]	@ (8004b90 <HAL_DMAEx_List_LinkQ+0xe8>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d009      	beq.n	8004b2a <HAL_DMAEx_List_LinkQ+0x82>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a1e      	ldr	r2, [pc, #120]	@ (8004b94 <HAL_DMAEx_List_LinkQ+0xec>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d004      	beq.n	8004b2a <HAL_DMAEx_List_LinkQ+0x82>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a1c      	ldr	r2, [pc, #112]	@ (8004b98 <HAL_DMAEx_List_LinkQ+0xf0>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d101      	bne.n	8004b2e <HAL_DMAEx_List_LinkQ+0x86>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e000      	b.n	8004b30 <HAL_DMAEx_List_LinkQ+0x88>
 8004b2e:	2300      	movs	r3, #0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d10b      	bne.n	8004b4c <HAL_DMAEx_List_LinkQ+0xa4>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	6a1b      	ldr	r3, [r3, #32]
 8004b3a:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d004      	beq.n	8004b4c <HAL_DMAEx_List_LinkQ+0xa4>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	2203      	movs	r2, #3
 8004b46:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e019      	b.n	8004b80 <HAL_DMAEx_List_LinkQ+0xd8>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b50:	2b81      	cmp	r3, #129	@ 0x81
 8004b52:	d108      	bne.n	8004b66 <HAL_DMAEx_List_LinkQ+0xbe>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d10d      	bne.n	8004b78 <HAL_DMAEx_List_LinkQ+0xd0>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	2204      	movs	r2, #4
 8004b60:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e00c      	b.n	8004b80 <HAL_DMAEx_List_LinkQ+0xd8>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d004      	beq.n	8004b78 <HAL_DMAEx_List_LinkQ+0xd0>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	2204      	movs	r2, #4
 8004b72:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e003      	b.n	8004b80 <HAL_DMAEx_List_LinkQ+0xd8>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	683a      	ldr	r2, [r7, #0]
 8004b7c:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3714      	adds	r7, #20
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr
 8004b8c:	40020350 	.word	0x40020350
 8004b90:	400203d0 	.word	0x400203d0
 8004b94:	40021350 	.word	0x40021350
 8004b98:	400213d0 	.word	0x400213d0

08004b9c <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b085      	sub	sp, #20
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bac:	4313      	orrs	r3, r2
 8004bae:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a50      	ldr	r2, [pc, #320]	@ (8004cf8 <DMA_List_Init+0x15c>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d04a      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a4f      	ldr	r2, [pc, #316]	@ (8004cfc <DMA_List_Init+0x160>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d045      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a4d      	ldr	r2, [pc, #308]	@ (8004d00 <DMA_List_Init+0x164>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d040      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a4c      	ldr	r2, [pc, #304]	@ (8004d04 <DMA_List_Init+0x168>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d03b      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a4a      	ldr	r2, [pc, #296]	@ (8004d08 <DMA_List_Init+0x16c>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d036      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a49      	ldr	r2, [pc, #292]	@ (8004d0c <DMA_List_Init+0x170>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d031      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a47      	ldr	r2, [pc, #284]	@ (8004d10 <DMA_List_Init+0x174>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d02c      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a46      	ldr	r2, [pc, #280]	@ (8004d14 <DMA_List_Init+0x178>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d027      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a44      	ldr	r2, [pc, #272]	@ (8004d18 <DMA_List_Init+0x17c>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d022      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a43      	ldr	r2, [pc, #268]	@ (8004d1c <DMA_List_Init+0x180>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d01d      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a41      	ldr	r2, [pc, #260]	@ (8004d20 <DMA_List_Init+0x184>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d018      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a40      	ldr	r2, [pc, #256]	@ (8004d24 <DMA_List_Init+0x188>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d013      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a3e      	ldr	r2, [pc, #248]	@ (8004d28 <DMA_List_Init+0x18c>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d00e      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a3d      	ldr	r2, [pc, #244]	@ (8004d2c <DMA_List_Init+0x190>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d009      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a3b      	ldr	r2, [pc, #236]	@ (8004d30 <DMA_List_Init+0x194>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d004      	beq.n	8004c50 <DMA_List_Init+0xb4>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a3a      	ldr	r2, [pc, #232]	@ (8004d34 <DMA_List_Init+0x198>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d101      	bne.n	8004c54 <DMA_List_Init+0xb8>
 8004c50:	2301      	movs	r3, #1
 8004c52:	e000      	b.n	8004c56 <DMA_List_Init+0xba>
 8004c54:	2300      	movs	r3, #0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d004      	beq.n	8004c64 <DMA_List_Init+0xc8>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5e:	68fa      	ldr	r2, [r7, #12]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	695b      	ldr	r3, [r3, #20]
 8004c6a:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	430a      	orrs	r2, r1
 8004c76:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004c88:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2200      	movs	r2, #0
 8004c98:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a1a      	ldr	r2, [pc, #104]	@ (8004d10 <DMA_List_Init+0x174>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d00e      	beq.n	8004cca <DMA_List_Init+0x12e>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a18      	ldr	r2, [pc, #96]	@ (8004d14 <DMA_List_Init+0x178>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d009      	beq.n	8004cca <DMA_List_Init+0x12e>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a1d      	ldr	r2, [pc, #116]	@ (8004d30 <DMA_List_Init+0x194>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d004      	beq.n	8004cca <DMA_List_Init+0x12e>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a1b      	ldr	r2, [pc, #108]	@ (8004d34 <DMA_List_Init+0x198>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d101      	bne.n	8004cce <DMA_List_Init+0x132>
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e000      	b.n	8004cd0 <DMA_List_Init+0x134>
 8004cce:	2300      	movs	r3, #0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d007      	beq.n	8004ce4 <DMA_List_Init+0x148>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8004cec:	bf00      	nop
 8004cee:	3714      	adds	r7, #20
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr
 8004cf8:	40020050 	.word	0x40020050
 8004cfc:	400200d0 	.word	0x400200d0
 8004d00:	40020150 	.word	0x40020150
 8004d04:	400201d0 	.word	0x400201d0
 8004d08:	40020250 	.word	0x40020250
 8004d0c:	400202d0 	.word	0x400202d0
 8004d10:	40020350 	.word	0x40020350
 8004d14:	400203d0 	.word	0x400203d0
 8004d18:	40021050 	.word	0x40021050
 8004d1c:	400210d0 	.word	0x400210d0
 8004d20:	40021150 	.word	0x40021150
 8004d24:	400211d0 	.word	0x400211d0
 8004d28:	40021250 	.word	0x40021250
 8004d2c:	400212d0 	.word	0x400212d0
 8004d30:	40021350 	.word	0x40021350
 8004d34:	400213d0 	.word	0x400213d0

08004d38 <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b085      	sub	sp, #20
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8004d4a:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
 8004d50:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 8004d56:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
 8004d5c:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0320 	and.w	r3, r3, #32
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d017      	beq.n	8004d9e <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d7a:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d80:	3b01      	subs	r3, #1
 8004d82:	051b      	lsls	r3, r3, #20
 8004d84:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 8004d88:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	011b      	lsls	r3, r3, #4
 8004d92:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 8004d96:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 8004d98:	431a      	orrs	r2, r3
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6859      	ldr	r1, [r3, #4]
 8004da6:	f240 23ff 	movw	r3, #767	@ 0x2ff
 8004daa:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 8004dac:	431a      	orrs	r2, r3
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dba:	d10c      	bne.n	8004dd6 <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0320 	and.w	r3, r3, #32
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d011      	beq.n	8004dec <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	605a      	str	r2, [r3, #4]
 8004dd4:	e00a      	b.n	8004dec <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dde:	d105      	bne.n	8004dec <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Configure HW Peripheral flow control selection */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= pNodeConfig->Init.Mode;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685a      	ldr	r2, [r3, #4]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004df4:	431a      	orrs	r2, r3
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	605a      	str	r2, [r3, #4]

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d00f      	beq.n	8004e22 <DMA_List_BuildNode+0xea>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e0e:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e14:	041b      	lsls	r3, r3, #16
 8004e16:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8004e1a:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 8004e1c:	431a      	orrs	r2, r3
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e26:	b29a      	uxth	r2, r3
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d04e      	beq.n	8004ed6 <DMA_List_BuildNode+0x19e>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e40:	3b01      	subs	r3, #1
 8004e42:	0419      	lsls	r1, r3, #16
 8004e44:	4b66      	ldr	r3, [pc, #408]	@ (8004fe0 <DMA_List_BuildNode+0x2a8>)
 8004e46:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8004e48:	431a      	orrs	r2, r3
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	da06      	bge.n	8004e64 <DMA_List_BuildNode+0x12c>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	609a      	str	r2, [r3, #8]
 8004e62:	e005      	b.n	8004e70 <DMA_List_BuildNode+0x138>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	da06      	bge.n	8004e86 <DMA_List_BuildNode+0x14e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	609a      	str	r2, [r3, #8]
 8004e84:	e005      	b.n	8004e92 <DMA_List_BuildNode+0x15a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	da06      	bge.n	8004ea8 <DMA_List_BuildNode+0x170>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	609a      	str	r2, [r3, #8]
 8004ea6:	e005      	b.n	8004eb4 <DMA_List_BuildNode+0x17c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	da06      	bge.n	8004eca <DMA_List_BuildNode+0x192>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	609a      	str	r2, [r3, #8]
 8004ec8:	e005      	b.n	8004ed6 <DMA_List_BuildNode+0x19e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0302 	and.w	r3, r3, #2
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d059      	beq.n	8004fa6 <DMA_List_BuildNode+0x26e>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	da09      	bge.n	8004f0e <DMA_List_BuildNode+0x1d6>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004efe:	425b      	negs	r3, r3
 8004f00:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	615a      	str	r2, [r3, #20]
 8004f0c:	e005      	b.n	8004f1a <DMA_List_BuildNode+0x1e2>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f12:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	da0d      	bge.n	8004f3e <DMA_List_BuildNode+0x206>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f26:	425b      	negs	r3, r3
 8004f28:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	695a      	ldr	r2, [r3, #20]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	0419      	lsls	r1, r3, #16
 8004f32:	4b2c      	ldr	r3, [pc, #176]	@ (8004fe4 <DMA_List_BuildNode+0x2ac>)
 8004f34:	400b      	ands	r3, r1
 8004f36:	431a      	orrs	r2, r3
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	615a      	str	r2, [r3, #20]
 8004f3c:	e009      	b.n	8004f52 <DMA_List_BuildNode+0x21a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f46:	0419      	lsls	r1, r3, #16
 8004f48:	4b26      	ldr	r3, [pc, #152]	@ (8004fe4 <DMA_List_BuildNode+0x2ac>)
 8004f4a:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8004f4c:	431a      	orrs	r2, r3
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	da08      	bge.n	8004f6c <DMA_List_BuildNode+0x234>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f5e:	425b      	negs	r3, r3
 8004f60:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	b29a      	uxth	r2, r3
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	619a      	str	r2, [r3, #24]
 8004f6a:	e004      	b.n	8004f76 <DMA_List_BuildNode+0x23e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f70:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	da0b      	bge.n	8004f96 <DMA_List_BuildNode+0x25e>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f82:	425b      	negs	r3, r3
 8004f84:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	619a      	str	r2, [r3, #24]
 8004f94:	e007      	b.n	8004fa6 <DMA_List_BuildNode+0x26e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f9e:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8004fa0:	431a      	orrs	r2, r3
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	619a      	str	r2, [r3, #24]
  }


  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d006      	beq.n	8004fc8 <DMA_List_BuildNode+0x290>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	6a1b      	ldr	r3, [r3, #32]
 8004fbe:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
 8004fc6:	e005      	b.n	8004fd4 <DMA_List_BuildNode+0x29c>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	6a1b      	ldr	r3, [r3, #32]
 8004fcc:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	621a      	str	r2, [r3, #32]
}
 8004fd4:	bf00      	nop
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr
 8004fe0:	07ff0000 	.word	0x07ff0000
 8004fe4:	1fff0000 	.word	0x1fff0000

08004fe8 <DMA_List_GetNodeConfig>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                   DMA_NodeTypeDef const *const pNode)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b085      	sub	sp, #20
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	6039      	str	r1, [r7, #0]
  uint16_t offset;

  /* Get node information *********************************************************************************************/
  pNodeConfig->NodeType = (pNode->NodeInfo & NODE_TYPE_MASK);
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	6a1b      	ldr	r3, [r3, #32]
 8004ff6:	b2da      	uxtb	r2, r3
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	601a      	str	r2, [r3, #0]
  /*************************************************************************************** Node type value is updated */


  /* Get CTR1 fields values *******************************************************************************************/
  pNodeConfig->Init.SrcInc                      = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SINC;
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0208 	and.w	r2, r3, #8
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	611a      	str	r2, [r3, #16]
  pNodeConfig->Init.DestInc                     = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DINC;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f403 2200 	and.w	r2, r3, #524288	@ 0x80000
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	615a      	str	r2, [r3, #20]
  pNodeConfig->Init.SrcDataWidth                = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SDW_LOG2;
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0203 	and.w	r2, r3, #3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	619a      	str	r2, [r3, #24]
  pNodeConfig->Init.DestDataWidth               = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DDW_LOG2;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	61da      	str	r2, [r3, #28]
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_SBL_1) >> DMA_CTR1_SBL_1_Pos) + 1U;
 8005030:	091b      	lsrs	r3, r3, #4
 8005032:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005036:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	625a      	str	r2, [r3, #36]	@ 0x24
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_DBL_1) >> DMA_CTR1_DBL_1_Pos) + 1U;
 8005040:	0d1b      	lsrs	r3, r3, #20
 8005042:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005046:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	629a      	str	r2, [r3, #40]	@ 0x28
  pNodeConfig->Init.TransferAllocatedPort       = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 2240 	and.w	r2, r3, #1073758208	@ 0x40004000
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                  (DMA_CTR1_SAP | DMA_CTR1_DAP);
  pNodeConfig->DataHandlingConfig.DataExchange  = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	4b66      	ldr	r3, [pc, #408]	@ (80051f8 <DMA_List_GetNodeConfig+0x210>)
 800505e:	4013      	ands	r3, r2
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	6393      	str	r3, [r2, #56]	@ 0x38
                                                  (DMA_CTR1_SBX | DMA_CTR1_DBX | DMA_CTR1_DHX);
  pNodeConfig->DataHandlingConfig.DataAlignment = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_PAM;
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f403 52c0 	and.w	r2, r3, #6144	@ 0x1800
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  /*********************************************************************************** CTR1 fields values are updated */


  /* Get CTR2 fields values *******************************************************************************************/
  if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_SWREQ) != 0U)
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005078:	2b00      	cmp	r3, #0
 800507a:	d008      	beq.n	800508e <DMA_List_GetNodeConfig+0xa6>
  {
    pNodeConfig->Init.Request   = DMA_REQUEST_SW;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005082:	605a      	str	r2, [r3, #4]
    pNodeConfig->Init.Direction = DMA_MEMORY_TO_MEMORY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800508a:	60da      	str	r2, [r3, #12]
 800508c:	e012      	b.n	80050b4 <DMA_List_GetNodeConfig+0xcc>
  }
  else
  {
    pNodeConfig->Init.Request   = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_REQSEL;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	b2da      	uxtb	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	605a      	str	r2, [r3, #4]

    if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_DREQ) != 0U)
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d004      	beq.n	80050ae <DMA_List_GetNodeConfig+0xc6>
    {
      pNodeConfig->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80050aa:	60da      	str	r2, [r3, #12]
 80050ac:	e002      	b.n	80050b4 <DMA_List_GetNodeConfig+0xcc>
    }
    else
    {
      pNodeConfig->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	60da      	str	r2, [r3, #12]
    }
  }

  pNodeConfig->Init.BlkHWRequest              = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_BREQ);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	609a      	str	r2, [r3, #8]
  pNodeConfig->TriggerConfig.TriggerMode      = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGM;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	641a      	str	r2, [r3, #64]	@ 0x40
  pNodeConfig->TriggerConfig.TriggerPolarity  = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGPOL;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	645a      	str	r2, [r3, #68]	@ 0x44
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	685b      	ldr	r3, [r3, #4]
                                                 DMA_CTR2_TRIGSEL) >> DMA_CTR2_TRIGSEL_Pos;
 80050dc:	0c1b      	lsrs	r3, r3, #16
 80050de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	649a      	str	r2, [r3, #72]	@ 0x48
  pNodeConfig->Init.TransferEventMode         = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TCEM;
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	631a      	str	r2, [r3, #48]	@ 0x30
  /*********************************************************************************** CTR2 fields values are updated */


  /* Get CBR1 fields **************************************************************************************************/
  pNodeConfig->DataSize = pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BNDT;
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	b29a      	uxth	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	669a      	str	r2, [r3, #104]	@ 0x68

  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f003 0302 	and.w	r3, r3, #2
 8005104:	2b00      	cmp	r3, #0
 8005106:	d008      	beq.n	800511a <DMA_List_GetNodeConfig+0x132>
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount =
      ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRC) >> DMA_CBR1_BRC_Pos) + 1U;
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	0c1b      	lsrs	r3, r3, #16
 800510e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005112:	1c5a      	adds	r2, r3, #1
    pNodeConfig->RepeatBlockConfig.RepeatCount =
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005118:	e002      	b.n	8005120 <DMA_List_GetNodeConfig+0x138>
  }
  else
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount = 1U;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2201      	movs	r2, #1
 800511e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  /*********************************************************************************** CBR1 fields values are updated */


  /* Get CSAR field ***************************************************************************************************/
  pNodeConfig->SrcAddress = pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET];
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	68da      	ldr	r2, [r3, #12]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	661a      	str	r2, [r3, #96]	@ 0x60
  /************************************************************************************** CSAR field value is updated */


  /* Get CDAR field ***************************************************************************************************/
  pNodeConfig->DstAddress = pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET];
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	691a      	ldr	r2, [r3, #16]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	665a      	str	r2, [r3, #100]	@ 0x64
  /************************************************************************************** CDAR field value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0302 	and.w	r3, r3, #2
 8005138:	2b00      	cmp	r3, #0
 800513a:	d04a      	beq.n	80051d2 <DMA_List_GetNodeConfig+0x1ea>
  {
    /* Get CTR3 field *************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_SAO);
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	b29b      	uxth	r3, r3
 8005142:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005146:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset  = (int32_t)offset;
 8005148:	89fa      	ldrh	r2, [r7, #14]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	651a      	str	r2, [r3, #80]	@ 0x50

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_DAO) >> DMA_CTR3_DAO_Pos);
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	0c1b      	lsrs	r3, r3, #16
 8005154:	b29b      	uxth	r3, r3
 8005156:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800515a:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.DestAddrOffset = (int32_t)offset;
 800515c:	89fa      	ldrh	r2, [r7, #14]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U)
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d004      	beq.n	8005178 <DMA_List_GetNodeConfig+0x190>
    {
      pNodeConfig->RepeatBlockConfig.SrcAddrOffset *= (-1);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005172:	425a      	negs	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_DDEC) != 0U)
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005180:	2b00      	cmp	r3, #0
 8005182:	d004      	beq.n	800518e <DMA_List_GetNodeConfig+0x1a6>
    {
      pNodeConfig->RepeatBlockConfig.DestAddrOffset *= (-1);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005188:	425a      	negs	r2, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /************************************************************************************ CTR3 field value is updated */


    /* Get CBR2 fields ************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRSAO);
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset = (int32_t)offset;
 8005194:	89fa      	ldrh	r2, [r7, #14]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	659a      	str	r2, [r3, #88]	@ 0x58

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRDAO) >> DMA_CBR2_BRDAO_Pos);
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	699b      	ldr	r3, [r3, #24]
 800519e:	0c1b      	lsrs	r3, r3, #16
 80051a0:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = (int32_t)offset;
 80051a2:	89fa      	ldrh	r2, [r7, #14]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRSDEC) != 0U)
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d004      	beq.n	80051be <DMA_List_GetNodeConfig+0x1d6>
    {
      pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset *= (-1);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051b8:	425a      	negs	r2, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRDDEC) != 0U)
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	da11      	bge.n	80051ea <DMA_List_GetNodeConfig+0x202>
    {
      pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset *= (-1);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051ca:	425a      	negs	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Get CBR2 fields ************************************************************************************************/
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
    /************************************************************************************ CBR2 field value is updated */
  }
}
 80051d0:	e00b      	b.n	80051ea <DMA_List_GetNodeConfig+0x202>
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset     = 0;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	651a      	str	r2, [r3, #80]	@ 0x50
    pNodeConfig->RepeatBlockConfig.DestAddrOffset    = 0;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	655a      	str	r2, [r3, #84]	@ 0x54
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	659a      	str	r2, [r3, #88]	@ 0x58
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80051ea:	bf00      	nop
 80051ec:	3714      	adds	r7, #20
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr
 80051f6:	bf00      	nop
 80051f8:	0c002000 	.word	0x0c002000

080051fc <DMA_List_CheckNodesBaseAddresses>:
  * @retval Return 0 when nodes addresses are compatible, 1 otherwise.
  */
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b087      	sub	sp, #28
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	431a      	orrs	r2, r3
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4313      	orrs	r3, r2
 8005212:	0c1b      	lsrs	r3, r3, #16
 8005214:	041b      	lsls	r3, r3, #16
 8005216:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d002      	beq.n	8005228 <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	617b      	str	r3, [r7, #20]
 8005226:	e00a      	b.n	800523e <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d002      	beq.n	8005234 <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	617b      	str	r3, [r7, #20]
 8005232:	e004      	b.n	800523e <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d001      	beq.n	800523e <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	0c1b      	lsrs	r3, r3, #16
 8005242:	041b      	lsls	r3, r3, #16
 8005244:	693a      	ldr	r2, [r7, #16]
 8005246:	429a      	cmp	r2, r3
 8005248:	d001      	beq.n	800524e <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
 800524a:	2301      	movs	r3, #1
 800524c:	e000      	b.n	8005250 <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	371c      	adds	r7, #28
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
 800525c:	b480      	push	{r7}
 800525e:	b087      	sub	sp, #28
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
 8005268:	2300      	movs	r3, #0
 800526a:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d004      	beq.n	800527c <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6a1b      	ldr	r3, [r3, #32]
 8005276:	b2db      	uxtb	r3, r3
 8005278:	617b      	str	r3, [r7, #20]
 800527a:	e00e      	b.n	800529a <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d004      	beq.n	800528c <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	6a1b      	ldr	r3, [r3, #32]
 8005286:	b2db      	uxtb	r3, r3
 8005288:	617b      	str	r3, [r7, #20]
 800528a:	e006      	b.n	800529a <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d003      	beq.n	800529a <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a1b      	ldr	r3, [r3, #32]
 8005296:	b2db      	uxtb	r3, r3
 8005298:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d007      	beq.n	80052b0 <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	6a1b      	ldr	r3, [r3, #32]
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d001      	beq.n	80052b0 <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
 80052ac:	2302      	movs	r3, #2
 80052ae:	e00b      	b.n	80052c8 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d007      	beq.n	80052c6 <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a1b      	ldr	r3, [r3, #32]
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	697a      	ldr	r2, [r7, #20]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d001      	beq.n	80052c6 <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e000      	b.n	80052c8 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
 80052c6:	2300      	movs	r3, #0
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	371c      	adds	r7, #28
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b085      	sub	sp, #20
 80052d8:	af00      	add	r7, sp, #0
 80052da:	60f8      	str	r0, [r7, #12]
 80052dc:	60b9      	str	r1, [r7, #8]
 80052de:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6a1b      	ldr	r3, [r3, #32]
 80052e4:	f003 0302 	and.w	r3, r3, #2
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00c      	beq.n	8005306 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d002      	beq.n	80052f8 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	4a0d      	ldr	r2, [pc, #52]	@ (800532c <DMA_List_GetCLLRNodeInfo+0x58>)
 80052f6:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00f      	beq.n	800531e <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2207      	movs	r2, #7
 8005302:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8005304:	e00b      	b.n	800531e <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d002      	beq.n	8005312 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	4a08      	ldr	r2, [pc, #32]	@ (8005330 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8005310:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d002      	beq.n	800531e <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2205      	movs	r2, #5
 800531c:	601a      	str	r2, [r3, #0]
}
 800531e:	bf00      	nop
 8005320:	3714      	adds	r7, #20
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	fe010000 	.word	0xfe010000
 8005330:	f8010000 	.word	0xf8010000

08005334 <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
 8005334:	b480      	push	{r7}
 8005336:	b089      	sub	sp, #36	@ 0x24
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
 8005340:	2300      	movs	r3, #0
 8005342:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
 8005344:	2300      	movs	r3, #0
 8005346:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
 8005348:	2300      	movs	r3, #0
 800534a:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d142      	bne.n	80053de <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
 8005358:	e01d      	b.n	8005396 <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d107      	bne.n	8005370 <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	461a      	mov	r2, r3
 8005366:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800536a:	4013      	ands	r3, r2
 800536c:	61bb      	str	r3, [r7, #24]
 800536e:	e00f      	b.n	8005390 <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8005370:	69bb      	ldr	r3, [r7, #24]
 8005372:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	0c1b      	lsrs	r3, r3, #16
 800537a:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 800537c:	69ba      	ldr	r2, [r7, #24]
 800537e:	4413      	add	r3, r2
 8005380:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8005388:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800538c:	4013      	ands	r3, r2
 800538e:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	3301      	adds	r3, #1
 8005394:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	69fa      	ldr	r2, [r7, #28]
 800539c:	429a      	cmp	r2, r3
 800539e:	d3dc      	bcc.n	800535a <DMA_List_FindNode+0x26>
 80053a0:	e029      	b.n	80053f6 <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d107      	bne.n	80053b8 <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	461a      	mov	r2, r3
 80053ae:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80053b2:	4013      	ands	r3, r2
 80053b4:	61bb      	str	r3, [r7, #24]
 80053b6:	e00f      	b.n	80053d8 <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 80053b8:	69bb      	ldr	r3, [r7, #24]
 80053ba:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	0c1b      	lsrs	r3, r3, #16
 80053c2:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 80053c4:	69ba      	ldr	r2, [r7, #24]
 80053c6:	4413      	add	r3, r2
 80053c8:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 80053d0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80053d4:	4013      	ands	r3, r2
 80053d6:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	3301      	adds	r3, #1
 80053dc:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	69fa      	ldr	r2, [r7, #28]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d206      	bcs.n	80053f6 <DMA_List_FindNode+0xc2>
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80053ee:	4013      	ands	r3, r2
 80053f0:	69ba      	ldr	r2, [r7, #24]
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d1d5      	bne.n	80053a2 <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d008      	beq.n	800540e <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
 80053fc:	68ba      	ldr	r2, [r7, #8]
 80053fe:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8005402:	4013      	ands	r3, r2
 8005404:	69ba      	ldr	r2, [r7, #24]
 8005406:	429a      	cmp	r2, r3
 8005408:	d001      	beq.n	800540e <DMA_List_FindNode+0xda>
    {
      return 1U;
 800540a:	2301      	movs	r3, #1
 800540c:	e02b      	b.n	8005466 <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	69fa      	ldr	r2, [r7, #28]
 8005412:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	0c1b      	lsrs	r3, r3, #16
 800541a:	041b      	lsls	r3, r3, #16
 800541c:	697a      	ldr	r2, [r7, #20]
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	0c1b      	lsrs	r3, r3, #16
 800542a:	041b      	lsls	r3, r3, #16
 800542c:	69ba      	ldr	r2, [r7, #24]
 800542e:	431a      	orrs	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	461a      	mov	r2, r3
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00f      	beq.n	8005464 <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	461a      	mov	r2, r3
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005450:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 8005454:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	0c1b      	lsrs	r3, r3, #16
 800545c:	041b      	lsls	r3, r3, #16
 800545e:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	611a      	str	r2, [r3, #16]
  }

  return 0U;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3724      	adds	r7, #36	@ 0x24
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
	...

08005474 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8005474:	b480      	push	{r7}
 8005476:	b087      	sub	sp, #28
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800547e:	2300      	movs	r3, #0
 8005480:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005482:	e136      	b.n	80056f2 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	2101      	movs	r1, #1
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	fa01 f303 	lsl.w	r3, r1, r3
 8005490:	4013      	ands	r3, r2
 8005492:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2b00      	cmp	r3, #0
 8005498:	f000 8128 	beq.w	80056ec <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	d003      	beq.n	80054ac <HAL_GPIO_Init+0x38>
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	2b12      	cmp	r3, #18
 80054aa:	d125      	bne.n	80054f8 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	08da      	lsrs	r2, r3, #3
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	3208      	adds	r2, #8
 80054b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054b8:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	f003 0307 	and.w	r3, r3, #7
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	220f      	movs	r2, #15
 80054c4:	fa02 f303 	lsl.w	r3, r2, r3
 80054c8:	43db      	mvns	r3, r3
 80054ca:	697a      	ldr	r2, [r7, #20]
 80054cc:	4013      	ands	r3, r2
 80054ce:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	f003 020f 	and.w	r2, r3, #15
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	f003 0307 	and.w	r3, r3, #7
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	fa02 f303 	lsl.w	r3, r2, r3
 80054e4:	697a      	ldr	r2, [r7, #20]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	08da      	lsrs	r2, r3, #3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	3208      	adds	r2, #8
 80054f2:	6979      	ldr	r1, [r7, #20]
 80054f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	005b      	lsls	r3, r3, #1
 8005502:	2203      	movs	r2, #3
 8005504:	fa02 f303 	lsl.w	r3, r2, r3
 8005508:	43db      	mvns	r3, r3
 800550a:	697a      	ldr	r2, [r7, #20]
 800550c:	4013      	ands	r3, r2
 800550e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f003 0203 	and.w	r2, r3, #3
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	005b      	lsls	r3, r3, #1
 800551c:	fa02 f303 	lsl.w	r3, r2, r3
 8005520:	697a      	ldr	r2, [r7, #20]
 8005522:	4313      	orrs	r3, r2
 8005524:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	697a      	ldr	r2, [r7, #20]
 800552a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	2b01      	cmp	r3, #1
 8005532:	d00b      	beq.n	800554c <HAL_GPIO_Init+0xd8>
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	2b02      	cmp	r3, #2
 800553a:	d007      	beq.n	800554c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005540:	2b11      	cmp	r3, #17
 8005542:	d003      	beq.n	800554c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	2b12      	cmp	r3, #18
 800554a:	d130      	bne.n	80055ae <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	005b      	lsls	r3, r3, #1
 8005556:	2203      	movs	r2, #3
 8005558:	fa02 f303 	lsl.w	r3, r2, r3
 800555c:	43db      	mvns	r3, r3
 800555e:	697a      	ldr	r2, [r7, #20]
 8005560:	4013      	ands	r3, r2
 8005562:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	68da      	ldr	r2, [r3, #12]
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	005b      	lsls	r3, r3, #1
 800556c:	fa02 f303 	lsl.w	r3, r2, r3
 8005570:	697a      	ldr	r2, [r7, #20]
 8005572:	4313      	orrs	r3, r2
 8005574:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	697a      	ldr	r2, [r7, #20]
 800557a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005582:	2201      	movs	r2, #1
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	fa02 f303 	lsl.w	r3, r2, r3
 800558a:	43db      	mvns	r3, r3
 800558c:	697a      	ldr	r2, [r7, #20]
 800558e:	4013      	ands	r3, r2
 8005590:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	091b      	lsrs	r3, r3, #4
 8005598:	f003 0201 	and.w	r2, r3, #1
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	fa02 f303 	lsl.w	r3, r2, r3
 80055a2:	697a      	ldr	r2, [r7, #20]
 80055a4:	4313      	orrs	r3, r2
 80055a6:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	697a      	ldr	r2, [r7, #20]
 80055ac:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	2b03      	cmp	r3, #3
 80055b4:	d017      	beq.n	80055e6 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	005b      	lsls	r3, r3, #1
 80055c0:	2203      	movs	r2, #3
 80055c2:	fa02 f303 	lsl.w	r3, r2, r3
 80055c6:	43db      	mvns	r3, r3
 80055c8:	697a      	ldr	r2, [r7, #20]
 80055ca:	4013      	ands	r3, r2
 80055cc:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	689a      	ldr	r2, [r3, #8]
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	005b      	lsls	r3, r3, #1
 80055d6:	fa02 f303 	lsl.w	r3, r2, r3
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	4313      	orrs	r3, r2
 80055de:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d07c      	beq.n	80056ec <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80055f2:	4a47      	ldr	r2, [pc, #284]	@ (8005710 <HAL_GPIO_Init+0x29c>)
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	089b      	lsrs	r3, r3, #2
 80055f8:	3318      	adds	r3, #24
 80055fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055fe:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	f003 0303 	and.w	r3, r3, #3
 8005606:	00db      	lsls	r3, r3, #3
 8005608:	220f      	movs	r2, #15
 800560a:	fa02 f303 	lsl.w	r3, r2, r3
 800560e:	43db      	mvns	r3, r3
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	4013      	ands	r3, r2
 8005614:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	0a9a      	lsrs	r2, r3, #10
 800561a:	4b3e      	ldr	r3, [pc, #248]	@ (8005714 <HAL_GPIO_Init+0x2a0>)
 800561c:	4013      	ands	r3, r2
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	f002 0203 	and.w	r2, r2, #3
 8005624:	00d2      	lsls	r2, r2, #3
 8005626:	4093      	lsls	r3, r2
 8005628:	697a      	ldr	r2, [r7, #20]
 800562a:	4313      	orrs	r3, r2
 800562c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800562e:	4938      	ldr	r1, [pc, #224]	@ (8005710 <HAL_GPIO_Init+0x29c>)
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	089b      	lsrs	r3, r3, #2
 8005634:	3318      	adds	r3, #24
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800563c:	4b34      	ldr	r3, [pc, #208]	@ (8005710 <HAL_GPIO_Init+0x29c>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	43db      	mvns	r3, r3
 8005646:	697a      	ldr	r2, [r7, #20]
 8005648:	4013      	ands	r3, r2
 800564a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005654:	2b00      	cmp	r3, #0
 8005656:	d003      	beq.n	8005660 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8005658:	697a      	ldr	r2, [r7, #20]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	4313      	orrs	r3, r2
 800565e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8005660:	4a2b      	ldr	r2, [pc, #172]	@ (8005710 <HAL_GPIO_Init+0x29c>)
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8005666:	4b2a      	ldr	r3, [pc, #168]	@ (8005710 <HAL_GPIO_Init+0x29c>)
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	43db      	mvns	r3, r3
 8005670:	697a      	ldr	r2, [r7, #20]
 8005672:	4013      	ands	r3, r2
 8005674:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d003      	beq.n	800568a <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8005682:	697a      	ldr	r2, [r7, #20]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	4313      	orrs	r3, r2
 8005688:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800568a:	4a21      	ldr	r2, [pc, #132]	@ (8005710 <HAL_GPIO_Init+0x29c>)
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8005690:	4b1f      	ldr	r3, [pc, #124]	@ (8005710 <HAL_GPIO_Init+0x29c>)
 8005692:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005696:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	43db      	mvns	r3, r3
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	4013      	ands	r3, r2
 80056a0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d003      	beq.n	80056b6 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 80056ae:	697a      	ldr	r2, [r7, #20]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80056b6:	4a16      	ldr	r2, [pc, #88]	@ (8005710 <HAL_GPIO_Init+0x29c>)
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80056be:	4b14      	ldr	r3, [pc, #80]	@ (8005710 <HAL_GPIO_Init+0x29c>)
 80056c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056c4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	43db      	mvns	r3, r3
 80056ca:	697a      	ldr	r2, [r7, #20]
 80056cc:	4013      	ands	r3, r2
 80056ce:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d003      	beq.n	80056e4 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 80056dc:	697a      	ldr	r2, [r7, #20]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80056e4:	4a0a      	ldr	r2, [pc, #40]	@ (8005710 <HAL_GPIO_Init+0x29c>)
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	3301      	adds	r3, #1
 80056f0:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	fa22 f303 	lsr.w	r3, r2, r3
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	f47f aec1 	bne.w	8005484 <HAL_GPIO_Init+0x10>
  }
}
 8005702:	bf00      	nop
 8005704:	bf00      	nop
 8005706:	371c      	adds	r7, #28
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr
 8005710:	44022000 	.word	0x44022000
 8005714:	002f7f7f 	.word	0x002f7f7f

08005718 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b088      	sub	sp, #32
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d102      	bne.n	800572c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	f000 bc28 	b.w	8005f7c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800572c:	4b94      	ldr	r3, [pc, #592]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 800572e:	69db      	ldr	r3, [r3, #28]
 8005730:	f003 0318 	and.w	r3, r3, #24
 8005734:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8005736:	4b92      	ldr	r3, [pc, #584]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800573a:	f003 0303 	and.w	r3, r3, #3
 800573e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0310 	and.w	r3, r3, #16
 8005748:	2b00      	cmp	r3, #0
 800574a:	d05b      	beq.n	8005804 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	2b08      	cmp	r3, #8
 8005750:	d005      	beq.n	800575e <HAL_RCC_OscConfig+0x46>
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	2b18      	cmp	r3, #24
 8005756:	d114      	bne.n	8005782 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	2b02      	cmp	r3, #2
 800575c:	d111      	bne.n	8005782 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	69db      	ldr	r3, [r3, #28]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d102      	bne.n	800576c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	f000 bc08 	b.w	8005f7c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800576c:	4b84      	ldr	r3, [pc, #528]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 800576e:	699b      	ldr	r3, [r3, #24]
 8005770:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a1b      	ldr	r3, [r3, #32]
 8005778:	041b      	lsls	r3, r3, #16
 800577a:	4981      	ldr	r1, [pc, #516]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 800577c:	4313      	orrs	r3, r2
 800577e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8005780:	e040      	b.n	8005804 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	69db      	ldr	r3, [r3, #28]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d023      	beq.n	80057d2 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800578a:	4b7d      	ldr	r3, [pc, #500]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a7c      	ldr	r2, [pc, #496]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005790:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005794:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005796:	f7fc ff3b 	bl	8002610 <HAL_GetTick>
 800579a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800579c:	e008      	b.n	80057b0 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800579e:	f7fc ff37 	bl	8002610 <HAL_GetTick>
 80057a2:	4602      	mov	r2, r0
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	1ad3      	subs	r3, r2, r3
 80057a8:	2b02      	cmp	r3, #2
 80057aa:	d901      	bls.n	80057b0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80057ac:	2303      	movs	r3, #3
 80057ae:	e3e5      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80057b0:	4b73      	ldr	r3, [pc, #460]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d0f0      	beq.n	800579e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80057bc:	4b70      	ldr	r3, [pc, #448]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80057be:	699b      	ldr	r3, [r3, #24]
 80057c0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	041b      	lsls	r3, r3, #16
 80057ca:	496d      	ldr	r1, [pc, #436]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	618b      	str	r3, [r1, #24]
 80057d0:	e018      	b.n	8005804 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80057d2:	4b6b      	ldr	r3, [pc, #428]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a6a      	ldr	r2, [pc, #424]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80057d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057de:	f7fc ff17 	bl	8002610 <HAL_GetTick>
 80057e2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80057e4:	e008      	b.n	80057f8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80057e6:	f7fc ff13 	bl	8002610 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d901      	bls.n	80057f8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	e3c1      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80057f8:	4b61      	ldr	r3, [pc, #388]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005800:	2b00      	cmp	r3, #0
 8005802:	d1f0      	bne.n	80057e6 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 0301 	and.w	r3, r3, #1
 800580c:	2b00      	cmp	r3, #0
 800580e:	f000 80a0 	beq.w	8005952 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	2b10      	cmp	r3, #16
 8005816:	d005      	beq.n	8005824 <HAL_RCC_OscConfig+0x10c>
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	2b18      	cmp	r3, #24
 800581c:	d109      	bne.n	8005832 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	2b03      	cmp	r3, #3
 8005822:	d106      	bne.n	8005832 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	2b00      	cmp	r3, #0
 800582a:	f040 8092 	bne.w	8005952 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e3a4      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800583a:	d106      	bne.n	800584a <HAL_RCC_OscConfig+0x132>
 800583c:	4b50      	ldr	r3, [pc, #320]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a4f      	ldr	r2, [pc, #316]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005842:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005846:	6013      	str	r3, [r2, #0]
 8005848:	e058      	b.n	80058fc <HAL_RCC_OscConfig+0x1e4>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d112      	bne.n	8005878 <HAL_RCC_OscConfig+0x160>
 8005852:	4b4b      	ldr	r3, [pc, #300]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a4a      	ldr	r2, [pc, #296]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005858:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800585c:	6013      	str	r3, [r2, #0]
 800585e:	4b48      	ldr	r3, [pc, #288]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a47      	ldr	r2, [pc, #284]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005864:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005868:	6013      	str	r3, [r2, #0]
 800586a:	4b45      	ldr	r3, [pc, #276]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a44      	ldr	r2, [pc, #272]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005870:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005874:	6013      	str	r3, [r2, #0]
 8005876:	e041      	b.n	80058fc <HAL_RCC_OscConfig+0x1e4>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005880:	d112      	bne.n	80058a8 <HAL_RCC_OscConfig+0x190>
 8005882:	4b3f      	ldr	r3, [pc, #252]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a3e      	ldr	r2, [pc, #248]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005888:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800588c:	6013      	str	r3, [r2, #0]
 800588e:	4b3c      	ldr	r3, [pc, #240]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a3b      	ldr	r2, [pc, #236]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005894:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005898:	6013      	str	r3, [r2, #0]
 800589a:	4b39      	ldr	r3, [pc, #228]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a38      	ldr	r2, [pc, #224]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80058a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058a4:	6013      	str	r3, [r2, #0]
 80058a6:	e029      	b.n	80058fc <HAL_RCC_OscConfig+0x1e4>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80058b0:	d112      	bne.n	80058d8 <HAL_RCC_OscConfig+0x1c0>
 80058b2:	4b33      	ldr	r3, [pc, #204]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a32      	ldr	r2, [pc, #200]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80058b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058bc:	6013      	str	r3, [r2, #0]
 80058be:	4b30      	ldr	r3, [pc, #192]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a2f      	ldr	r2, [pc, #188]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80058c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058c8:	6013      	str	r3, [r2, #0]
 80058ca:	4b2d      	ldr	r3, [pc, #180]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a2c      	ldr	r2, [pc, #176]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80058d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058d4:	6013      	str	r3, [r2, #0]
 80058d6:	e011      	b.n	80058fc <HAL_RCC_OscConfig+0x1e4>
 80058d8:	4b29      	ldr	r3, [pc, #164]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a28      	ldr	r2, [pc, #160]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80058de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058e2:	6013      	str	r3, [r2, #0]
 80058e4:	4b26      	ldr	r3, [pc, #152]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a25      	ldr	r2, [pc, #148]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80058ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058ee:	6013      	str	r3, [r2, #0]
 80058f0:	4b23      	ldr	r3, [pc, #140]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a22      	ldr	r2, [pc, #136]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 80058f6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80058fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d013      	beq.n	800592c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005904:	f7fc fe84 	bl	8002610 <HAL_GetTick>
 8005908:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800590a:	e008      	b.n	800591e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800590c:	f7fc fe80 	bl	8002610 <HAL_GetTick>
 8005910:	4602      	mov	r2, r0
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	2b64      	cmp	r3, #100	@ 0x64
 8005918:	d901      	bls.n	800591e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800591a:	2303      	movs	r3, #3
 800591c:	e32e      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800591e:	4b18      	ldr	r3, [pc, #96]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005926:	2b00      	cmp	r3, #0
 8005928:	d0f0      	beq.n	800590c <HAL_RCC_OscConfig+0x1f4>
 800592a:	e012      	b.n	8005952 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800592c:	f7fc fe70 	bl	8002610 <HAL_GetTick>
 8005930:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005932:	e008      	b.n	8005946 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8005934:	f7fc fe6c 	bl	8002610 <HAL_GetTick>
 8005938:	4602      	mov	r2, r0
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	2b64      	cmp	r3, #100	@ 0x64
 8005940:	d901      	bls.n	8005946 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8005942:	2303      	movs	r3, #3
 8005944:	e31a      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005946:	4b0e      	ldr	r3, [pc, #56]	@ (8005980 <HAL_RCC_OscConfig+0x268>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800594e:	2b00      	cmp	r3, #0
 8005950:	d1f0      	bne.n	8005934 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0302 	and.w	r3, r3, #2
 800595a:	2b00      	cmp	r3, #0
 800595c:	f000 809a 	beq.w	8005a94 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d005      	beq.n	8005972 <HAL_RCC_OscConfig+0x25a>
 8005966:	69fb      	ldr	r3, [r7, #28]
 8005968:	2b18      	cmp	r3, #24
 800596a:	d149      	bne.n	8005a00 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	2b01      	cmp	r3, #1
 8005970:	d146      	bne.n	8005a00 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d104      	bne.n	8005984 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e2fe      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
 800597e:	bf00      	nop
 8005980:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d11c      	bne.n	80059c4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800598a:	4b9a      	ldr	r3, [pc, #616]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0218 	and.w	r2, r3, #24
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	691b      	ldr	r3, [r3, #16]
 8005996:	429a      	cmp	r2, r3
 8005998:	d014      	beq.n	80059c4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800599a:	4b96      	ldr	r3, [pc, #600]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f023 0218 	bic.w	r2, r3, #24
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	691b      	ldr	r3, [r3, #16]
 80059a6:	4993      	ldr	r1, [pc, #588]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80059ac:	f000 fdd0 	bl	8006550 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80059b0:	4b91      	ldr	r3, [pc, #580]	@ (8005bf8 <HAL_RCC_OscConfig+0x4e0>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4618      	mov	r0, r3
 80059b6:	f7fc fdb5 	bl	8002524 <HAL_InitTick>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d001      	beq.n	80059c4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	e2db      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059c4:	f7fc fe24 	bl	8002610 <HAL_GetTick>
 80059c8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059ca:	e008      	b.n	80059de <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80059cc:	f7fc fe20 	bl	8002610 <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e2ce      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059de:	4b85      	ldr	r3, [pc, #532]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d0f0      	beq.n	80059cc <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80059ea:	4b82      	ldr	r3, [pc, #520]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 80059ec:	691b      	ldr	r3, [r3, #16]
 80059ee:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	041b      	lsls	r3, r3, #16
 80059f8:	497e      	ldr	r1, [pc, #504]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80059fe:	e049      	b.n	8005a94 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	68db      	ldr	r3, [r3, #12]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d02c      	beq.n	8005a62 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8005a08:	4b7a      	ldr	r3, [pc, #488]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f023 0218 	bic.w	r2, r3, #24
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	4977      	ldr	r1, [pc, #476]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005a16:	4313      	orrs	r3, r2
 8005a18:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8005a1a:	4b76      	ldr	r3, [pc, #472]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a75      	ldr	r2, [pc, #468]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005a20:	f043 0301 	orr.w	r3, r3, #1
 8005a24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a26:	f7fc fdf3 	bl	8002610 <HAL_GetTick>
 8005a2a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a2c:	e008      	b.n	8005a40 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005a2e:	f7fc fdef 	bl	8002610 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e29d      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a40:	4b6c      	ldr	r3, [pc, #432]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 0302 	and.w	r3, r3, #2
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d0f0      	beq.n	8005a2e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8005a4c:	4b69      	ldr	r3, [pc, #420]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005a4e:	691b      	ldr	r3, [r3, #16]
 8005a50:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	695b      	ldr	r3, [r3, #20]
 8005a58:	041b      	lsls	r3, r3, #16
 8005a5a:	4966      	ldr	r1, [pc, #408]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	610b      	str	r3, [r1, #16]
 8005a60:	e018      	b.n	8005a94 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a62:	4b64      	ldr	r3, [pc, #400]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a63      	ldr	r2, [pc, #396]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005a68:	f023 0301 	bic.w	r3, r3, #1
 8005a6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6e:	f7fc fdcf 	bl	8002610 <HAL_GetTick>
 8005a72:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a74:	e008      	b.n	8005a88 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005a76:	f7fc fdcb 	bl	8002610 <HAL_GetTick>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	2b02      	cmp	r3, #2
 8005a82:	d901      	bls.n	8005a88 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8005a84:	2303      	movs	r3, #3
 8005a86:	e279      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a88:	4b5a      	ldr	r3, [pc, #360]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f003 0302 	and.w	r3, r3, #2
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d1f0      	bne.n	8005a76 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0308 	and.w	r3, r3, #8
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d03c      	beq.n	8005b1a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	699b      	ldr	r3, [r3, #24]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d01c      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005aa8:	4b52      	ldr	r3, [pc, #328]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005aaa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005aae:	4a51      	ldr	r2, [pc, #324]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005ab0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005ab4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ab8:	f7fc fdaa 	bl	8002610 <HAL_GetTick>
 8005abc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005abe:	e008      	b.n	8005ad2 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8005ac0:	f7fc fda6 	bl	8002610 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d901      	bls.n	8005ad2 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e254      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005ad2:	4b48      	ldr	r3, [pc, #288]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005ad4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ad8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d0ef      	beq.n	8005ac0 <HAL_RCC_OscConfig+0x3a8>
 8005ae0:	e01b      	b.n	8005b1a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ae2:	4b44      	ldr	r3, [pc, #272]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005ae4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ae8:	4a42      	ldr	r2, [pc, #264]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005aea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005aee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005af2:	f7fc fd8d 	bl	8002610 <HAL_GetTick>
 8005af6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005af8:	e008      	b.n	8005b0c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8005afa:	f7fc fd89 	bl	8002610 <HAL_GetTick>
 8005afe:	4602      	mov	r2, r0
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	1ad3      	subs	r3, r2, r3
 8005b04:	2b02      	cmp	r3, #2
 8005b06:	d901      	bls.n	8005b0c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e237      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005b0c:	4b39      	ldr	r3, [pc, #228]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005b0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d1ef      	bne.n	8005afa <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0304 	and.w	r3, r3, #4
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f000 80d2 	beq.w	8005ccc <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005b28:	4b34      	ldr	r3, [pc, #208]	@ (8005bfc <HAL_RCC_OscConfig+0x4e4>)
 8005b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2c:	f003 0301 	and.w	r3, r3, #1
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d118      	bne.n	8005b66 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8005b34:	4b31      	ldr	r3, [pc, #196]	@ (8005bfc <HAL_RCC_OscConfig+0x4e4>)
 8005b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b38:	4a30      	ldr	r2, [pc, #192]	@ (8005bfc <HAL_RCC_OscConfig+0x4e4>)
 8005b3a:	f043 0301 	orr.w	r3, r3, #1
 8005b3e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b40:	f7fc fd66 	bl	8002610 <HAL_GetTick>
 8005b44:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005b46:	e008      	b.n	8005b5a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b48:	f7fc fd62 	bl	8002610 <HAL_GetTick>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	2b02      	cmp	r3, #2
 8005b54:	d901      	bls.n	8005b5a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8005b56:	2303      	movs	r3, #3
 8005b58:	e210      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005b5a:	4b28      	ldr	r3, [pc, #160]	@ (8005bfc <HAL_RCC_OscConfig+0x4e4>)
 8005b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b5e:	f003 0301 	and.w	r3, r3, #1
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d0f0      	beq.n	8005b48 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d108      	bne.n	8005b80 <HAL_RCC_OscConfig+0x468>
 8005b6e:	4b21      	ldr	r3, [pc, #132]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005b70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b74:	4a1f      	ldr	r2, [pc, #124]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005b76:	f043 0301 	orr.w	r3, r3, #1
 8005b7a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005b7e:	e074      	b.n	8005c6a <HAL_RCC_OscConfig+0x552>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d118      	bne.n	8005bba <HAL_RCC_OscConfig+0x4a2>
 8005b88:	4b1a      	ldr	r3, [pc, #104]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005b8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b8e:	4a19      	ldr	r2, [pc, #100]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005b90:	f023 0301 	bic.w	r3, r3, #1
 8005b94:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005b98:	4b16      	ldr	r3, [pc, #88]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005b9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b9e:	4a15      	ldr	r2, [pc, #84]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005ba0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ba4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005ba8:	4b12      	ldr	r3, [pc, #72]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005baa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bae:	4a11      	ldr	r2, [pc, #68]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005bb0:	f023 0304 	bic.w	r3, r3, #4
 8005bb4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005bb8:	e057      	b.n	8005c6a <HAL_RCC_OscConfig+0x552>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	2b05      	cmp	r3, #5
 8005bc0:	d11e      	bne.n	8005c00 <HAL_RCC_OscConfig+0x4e8>
 8005bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005bc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bc8:	4a0a      	ldr	r2, [pc, #40]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005bca:	f043 0304 	orr.w	r3, r3, #4
 8005bce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005bd2:	4b08      	ldr	r3, [pc, #32]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005bd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bd8:	4a06      	ldr	r2, [pc, #24]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005bda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005be2:	4b04      	ldr	r3, [pc, #16]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005be4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005be8:	4a02      	ldr	r2, [pc, #8]	@ (8005bf4 <HAL_RCC_OscConfig+0x4dc>)
 8005bea:	f043 0301 	orr.w	r3, r3, #1
 8005bee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005bf2:	e03a      	b.n	8005c6a <HAL_RCC_OscConfig+0x552>
 8005bf4:	44020c00 	.word	0x44020c00
 8005bf8:	20000004 	.word	0x20000004
 8005bfc:	44020800 	.word	0x44020800
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	2b85      	cmp	r3, #133	@ 0x85
 8005c06:	d118      	bne.n	8005c3a <HAL_RCC_OscConfig+0x522>
 8005c08:	4ba2      	ldr	r3, [pc, #648]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005c0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c0e:	4aa1      	ldr	r2, [pc, #644]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005c10:	f043 0304 	orr.w	r3, r3, #4
 8005c14:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005c18:	4b9e      	ldr	r3, [pc, #632]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005c1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c1e:	4a9d      	ldr	r2, [pc, #628]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005c20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c24:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005c28:	4b9a      	ldr	r3, [pc, #616]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005c2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c2e:	4a99      	ldr	r2, [pc, #612]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005c30:	f043 0301 	orr.w	r3, r3, #1
 8005c34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005c38:	e017      	b.n	8005c6a <HAL_RCC_OscConfig+0x552>
 8005c3a:	4b96      	ldr	r3, [pc, #600]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005c3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c40:	4a94      	ldr	r2, [pc, #592]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005c42:	f023 0301 	bic.w	r3, r3, #1
 8005c46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005c4a:	4b92      	ldr	r3, [pc, #584]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005c4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c50:	4a90      	ldr	r2, [pc, #576]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005c52:	f023 0304 	bic.w	r3, r3, #4
 8005c56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005c5a:	4b8e      	ldr	r3, [pc, #568]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005c5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c60:	4a8c      	ldr	r2, [pc, #560]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005c62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c66:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d016      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c72:	f7fc fccd 	bl	8002610 <HAL_GetTick>
 8005c76:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c78:	e00a      	b.n	8005c90 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c7a:	f7fc fcc9 	bl	8002610 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d901      	bls.n	8005c90 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e175      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c90:	4b80      	ldr	r3, [pc, #512]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005c92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c96:	f003 0302 	and.w	r3, r3, #2
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d0ed      	beq.n	8005c7a <HAL_RCC_OscConfig+0x562>
 8005c9e:	e015      	b.n	8005ccc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ca0:	f7fc fcb6 	bl	8002610 <HAL_GetTick>
 8005ca4:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ca6:	e00a      	b.n	8005cbe <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ca8:	f7fc fcb2 	bl	8002610 <HAL_GetTick>
 8005cac:	4602      	mov	r2, r0
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d901      	bls.n	8005cbe <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e15e      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005cbe:	4b75      	ldr	r3, [pc, #468]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005cc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005cc4:	f003 0302 	and.w	r3, r3, #2
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d1ed      	bne.n	8005ca8 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 0320 	and.w	r3, r3, #32
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d036      	beq.n	8005d46 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d019      	beq.n	8005d14 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005ce0:	4b6c      	ldr	r3, [pc, #432]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a6b      	ldr	r2, [pc, #428]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005ce6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005cea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cec:	f7fc fc90 	bl	8002610 <HAL_GetTick>
 8005cf0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005cf2:	e008      	b.n	8005d06 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8005cf4:	f7fc fc8c 	bl	8002610 <HAL_GetTick>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	2b02      	cmp	r3, #2
 8005d00:	d901      	bls.n	8005d06 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8005d02:	2303      	movs	r3, #3
 8005d04:	e13a      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005d06:	4b63      	ldr	r3, [pc, #396]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d0f0      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x5dc>
 8005d12:	e018      	b.n	8005d46 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005d14:	4b5f      	ldr	r3, [pc, #380]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a5e      	ldr	r2, [pc, #376]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005d1a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d1e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d20:	f7fc fc76 	bl	8002610 <HAL_GetTick>
 8005d24:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005d26:	e008      	b.n	8005d3a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8005d28:	f7fc fc72 	bl	8002610 <HAL_GetTick>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d901      	bls.n	8005d3a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8005d36:	2303      	movs	r3, #3
 8005d38:	e120      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005d3a:	4b56      	ldr	r3, [pc, #344]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1f0      	bne.n	8005d28 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	f000 8115 	beq.w	8005f7a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d50:	69fb      	ldr	r3, [r7, #28]
 8005d52:	2b18      	cmp	r3, #24
 8005d54:	f000 80af 	beq.w	8005eb6 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	f040 8086 	bne.w	8005e6e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8005d62:	4b4c      	ldr	r3, [pc, #304]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a4b      	ldr	r2, [pc, #300]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005d68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d6e:	f7fc fc4f 	bl	8002610 <HAL_GetTick>
 8005d72:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005d74:	e008      	b.n	8005d88 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005d76:	f7fc fc4b 	bl	8002610 <HAL_GetTick>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	d901      	bls.n	8005d88 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8005d84:	2303      	movs	r3, #3
 8005d86:	e0f9      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005d88:	4b42      	ldr	r3, [pc, #264]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d1f0      	bne.n	8005d76 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8005d94:	4b3f      	ldr	r3, [pc, #252]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d98:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005d9c:	f023 0303 	bic.w	r3, r3, #3
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005da8:	0212      	lsls	r2, r2, #8
 8005daa:	430a      	orrs	r2, r1
 8005dac:	4939      	ldr	r1, [pc, #228]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005dae:	4313      	orrs	r3, r2
 8005db0:	628b      	str	r3, [r1, #40]	@ 0x28
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005db6:	3b01      	subs	r3, #1
 8005db8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dc0:	3b01      	subs	r3, #1
 8005dc2:	025b      	lsls	r3, r3, #9
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	431a      	orrs	r2, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	041b      	lsls	r3, r3, #16
 8005dd0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005dd4:	431a      	orrs	r2, r3
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dda:	3b01      	subs	r3, #1
 8005ddc:	061b      	lsls	r3, r3, #24
 8005dde:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005de2:	492c      	ldr	r1, [pc, #176]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005de4:	4313      	orrs	r3, r2
 8005de6:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8005de8:	4b2a      	ldr	r3, [pc, #168]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dec:	4a29      	ldr	r2, [pc, #164]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005dee:	f023 0310 	bic.w	r3, r3, #16
 8005df2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005df8:	4a26      	ldr	r2, [pc, #152]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005dfa:	00db      	lsls	r3, r3, #3
 8005dfc:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8005dfe:	4b25      	ldr	r3, [pc, #148]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e02:	4a24      	ldr	r2, [pc, #144]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005e04:	f043 0310 	orr.w	r3, r3, #16
 8005e08:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8005e0a:	4b22      	ldr	r3, [pc, #136]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e0e:	f023 020c 	bic.w	r2, r3, #12
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e16:	491f      	ldr	r1, [pc, #124]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8005e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e20:	f023 0220 	bic.w	r2, r3, #32
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e28:	491a      	ldr	r1, [pc, #104]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005e2e:	4b19      	ldr	r3, [pc, #100]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e32:	4a18      	ldr	r2, [pc, #96]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005e34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e38:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8005e3a:	4b16      	ldr	r3, [pc, #88]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a15      	ldr	r2, [pc, #84]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005e40:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e46:	f7fc fbe3 	bl	8002610 <HAL_GetTick>
 8005e4a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005e4c:	e008      	b.n	8005e60 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005e4e:	f7fc fbdf 	bl	8002610 <HAL_GetTick>
 8005e52:	4602      	mov	r2, r0
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	1ad3      	subs	r3, r2, r3
 8005e58:	2b02      	cmp	r3, #2
 8005e5a:	d901      	bls.n	8005e60 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8005e5c:	2303      	movs	r3, #3
 8005e5e:	e08d      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005e60:	4b0c      	ldr	r3, [pc, #48]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d0f0      	beq.n	8005e4e <HAL_RCC_OscConfig+0x736>
 8005e6c:	e085      	b.n	8005f7a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8005e6e:	4b09      	ldr	r3, [pc, #36]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a08      	ldr	r2, [pc, #32]	@ (8005e94 <HAL_RCC_OscConfig+0x77c>)
 8005e74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e7a:	f7fc fbc9 	bl	8002610 <HAL_GetTick>
 8005e7e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005e80:	e00a      	b.n	8005e98 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005e82:	f7fc fbc5 	bl	8002610 <HAL_GetTick>
 8005e86:	4602      	mov	r2, r0
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d903      	bls.n	8005e98 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e073      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
 8005e94:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005e98:	4b3a      	ldr	r3, [pc, #232]	@ (8005f84 <HAL_RCC_OscConfig+0x86c>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d1ee      	bne.n	8005e82 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005ea4:	4b37      	ldr	r3, [pc, #220]	@ (8005f84 <HAL_RCC_OscConfig+0x86c>)
 8005ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea8:	4a36      	ldr	r2, [pc, #216]	@ (8005f84 <HAL_RCC_OscConfig+0x86c>)
 8005eaa:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005eae:	f023 0303 	bic.w	r3, r3, #3
 8005eb2:	6293      	str	r3, [r2, #40]	@ 0x28
 8005eb4:	e061      	b.n	8005f7a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005eb6:	4b33      	ldr	r3, [pc, #204]	@ (8005f84 <HAL_RCC_OscConfig+0x86c>)
 8005eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eba:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005ebc:	4b31      	ldr	r3, [pc, #196]	@ (8005f84 <HAL_RCC_OscConfig+0x86c>)
 8005ebe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ec0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d031      	beq.n	8005f2e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	f003 0203 	and.w	r2, r3, #3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d12a      	bne.n	8005f2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	0a1b      	lsrs	r3, r3, #8
 8005edc:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d122      	bne.n	8005f2e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ef2:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d11a      	bne.n	8005f2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	0a5b      	lsrs	r3, r3, #9
 8005efc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f04:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d111      	bne.n	8005f2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	0c1b      	lsrs	r3, r3, #16
 8005f0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f16:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d108      	bne.n	8005f2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	0e1b      	lsrs	r3, r3, #24
 8005f20:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f28:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d001      	beq.n	8005f32 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e024      	b.n	8005f7c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005f32:	4b14      	ldr	r3, [pc, #80]	@ (8005f84 <HAL_RCC_OscConfig+0x86c>)
 8005f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f36:	08db      	lsrs	r3, r3, #3
 8005f38:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d01a      	beq.n	8005f7a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8005f44:	4b0f      	ldr	r3, [pc, #60]	@ (8005f84 <HAL_RCC_OscConfig+0x86c>)
 8005f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f48:	4a0e      	ldr	r2, [pc, #56]	@ (8005f84 <HAL_RCC_OscConfig+0x86c>)
 8005f4a:	f023 0310 	bic.w	r3, r3, #16
 8005f4e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f50:	f7fc fb5e 	bl	8002610 <HAL_GetTick>
 8005f54:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8005f56:	bf00      	nop
 8005f58:	f7fc fb5a 	bl	8002610 <HAL_GetTick>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d0f9      	beq.n	8005f58 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f68:	4a06      	ldr	r2, [pc, #24]	@ (8005f84 <HAL_RCC_OscConfig+0x86c>)
 8005f6a:	00db      	lsls	r3, r3, #3
 8005f6c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8005f6e:	4b05      	ldr	r3, [pc, #20]	@ (8005f84 <HAL_RCC_OscConfig+0x86c>)
 8005f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f72:	4a04      	ldr	r2, [pc, #16]	@ (8005f84 <HAL_RCC_OscConfig+0x86c>)
 8005f74:	f043 0310 	orr.w	r3, r3, #16
 8005f78:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3720      	adds	r7, #32
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	44020c00 	.word	0x44020c00

08005f88 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b084      	sub	sp, #16
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
 8005f90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d101      	bne.n	8005f9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e19e      	b.n	80062da <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f9c:	4b83      	ldr	r3, [pc, #524]	@ (80061ac <HAL_RCC_ClockConfig+0x224>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 030f 	and.w	r3, r3, #15
 8005fa4:	683a      	ldr	r2, [r7, #0]
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d910      	bls.n	8005fcc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005faa:	4b80      	ldr	r3, [pc, #512]	@ (80061ac <HAL_RCC_ClockConfig+0x224>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f023 020f 	bic.w	r2, r3, #15
 8005fb2:	497e      	ldr	r1, [pc, #504]	@ (80061ac <HAL_RCC_ClockConfig+0x224>)
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fba:	4b7c      	ldr	r3, [pc, #496]	@ (80061ac <HAL_RCC_ClockConfig+0x224>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 030f 	and.w	r3, r3, #15
 8005fc2:	683a      	ldr	r2, [r7, #0]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d001      	beq.n	8005fcc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e186      	b.n	80062da <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f003 0310 	and.w	r3, r3, #16
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d012      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	695a      	ldr	r2, [r3, #20]
 8005fdc:	4b74      	ldr	r3, [pc, #464]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 8005fde:	6a1b      	ldr	r3, [r3, #32]
 8005fe0:	0a1b      	lsrs	r3, r3, #8
 8005fe2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d909      	bls.n	8005ffe <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8005fea:	4b71      	ldr	r3, [pc, #452]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 8005fec:	6a1b      	ldr	r3, [r3, #32]
 8005fee:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	695b      	ldr	r3, [r3, #20]
 8005ff6:	021b      	lsls	r3, r3, #8
 8005ff8:	496d      	ldr	r1, [pc, #436]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 0308 	and.w	r3, r3, #8
 8006006:	2b00      	cmp	r3, #0
 8006008:	d012      	beq.n	8006030 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	691a      	ldr	r2, [r3, #16]
 800600e:	4b68      	ldr	r3, [pc, #416]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 8006010:	6a1b      	ldr	r3, [r3, #32]
 8006012:	091b      	lsrs	r3, r3, #4
 8006014:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006018:	429a      	cmp	r2, r3
 800601a:	d909      	bls.n	8006030 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800601c:	4b64      	ldr	r3, [pc, #400]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 800601e:	6a1b      	ldr	r3, [r3, #32]
 8006020:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	691b      	ldr	r3, [r3, #16]
 8006028:	011b      	lsls	r3, r3, #4
 800602a:	4961      	ldr	r1, [pc, #388]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 800602c:	4313      	orrs	r3, r2
 800602e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 0304 	and.w	r3, r3, #4
 8006038:	2b00      	cmp	r3, #0
 800603a:	d010      	beq.n	800605e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	68da      	ldr	r2, [r3, #12]
 8006040:	4b5b      	ldr	r3, [pc, #364]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 8006042:	6a1b      	ldr	r3, [r3, #32]
 8006044:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006048:	429a      	cmp	r2, r3
 800604a:	d908      	bls.n	800605e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800604c:	4b58      	ldr	r3, [pc, #352]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 800604e:	6a1b      	ldr	r3, [r3, #32]
 8006050:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	68db      	ldr	r3, [r3, #12]
 8006058:	4955      	ldr	r1, [pc, #340]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 800605a:	4313      	orrs	r3, r2
 800605c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f003 0302 	and.w	r3, r3, #2
 8006066:	2b00      	cmp	r3, #0
 8006068:	d010      	beq.n	800608c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	689a      	ldr	r2, [r3, #8]
 800606e:	4b50      	ldr	r3, [pc, #320]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 8006070:	6a1b      	ldr	r3, [r3, #32]
 8006072:	f003 030f 	and.w	r3, r3, #15
 8006076:	429a      	cmp	r2, r3
 8006078:	d908      	bls.n	800608c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800607a:	4b4d      	ldr	r3, [pc, #308]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 800607c:	6a1b      	ldr	r3, [r3, #32]
 800607e:	f023 020f 	bic.w	r2, r3, #15
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	494a      	ldr	r1, [pc, #296]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 8006088:	4313      	orrs	r3, r2
 800608a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f003 0301 	and.w	r3, r3, #1
 8006094:	2b00      	cmp	r3, #0
 8006096:	f000 8093 	beq.w	80061c0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	2b03      	cmp	r3, #3
 80060a0:	d107      	bne.n	80060b2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80060a2:	4b43      	ldr	r3, [pc, #268]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d121      	bne.n	80060f2 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e113      	b.n	80062da <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	d107      	bne.n	80060ca <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060ba:	4b3d      	ldr	r3, [pc, #244]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d115      	bne.n	80060f2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e107      	b.n	80062da <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d107      	bne.n	80060e2 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80060d2:	4b37      	ldr	r3, [pc, #220]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d109      	bne.n	80060f2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e0fb      	b.n	80062da <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80060e2:	4b33      	ldr	r3, [pc, #204]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0302 	and.w	r3, r3, #2
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d101      	bne.n	80060f2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e0f3      	b.n	80062da <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80060f2:	4b2f      	ldr	r3, [pc, #188]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 80060f4:	69db      	ldr	r3, [r3, #28]
 80060f6:	f023 0203 	bic.w	r2, r3, #3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	492c      	ldr	r1, [pc, #176]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 8006100:	4313      	orrs	r3, r2
 8006102:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006104:	f7fc fa84 	bl	8002610 <HAL_GetTick>
 8006108:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	2b03      	cmp	r3, #3
 8006110:	d112      	bne.n	8006138 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006112:	e00a      	b.n	800612a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006114:	f7fc fa7c 	bl	8002610 <HAL_GetTick>
 8006118:	4602      	mov	r2, r0
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006122:	4293      	cmp	r3, r2
 8006124:	d901      	bls.n	800612a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e0d7      	b.n	80062da <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800612a:	4b21      	ldr	r3, [pc, #132]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 800612c:	69db      	ldr	r3, [r3, #28]
 800612e:	f003 0318 	and.w	r3, r3, #24
 8006132:	2b18      	cmp	r3, #24
 8006134:	d1ee      	bne.n	8006114 <HAL_RCC_ClockConfig+0x18c>
 8006136:	e043      	b.n	80061c0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	2b02      	cmp	r3, #2
 800613e:	d112      	bne.n	8006166 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006140:	e00a      	b.n	8006158 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006142:	f7fc fa65 	bl	8002610 <HAL_GetTick>
 8006146:	4602      	mov	r2, r0
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	1ad3      	subs	r3, r2, r3
 800614c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006150:	4293      	cmp	r3, r2
 8006152:	d901      	bls.n	8006158 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8006154:	2303      	movs	r3, #3
 8006156:	e0c0      	b.n	80062da <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006158:	4b15      	ldr	r3, [pc, #84]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 800615a:	69db      	ldr	r3, [r3, #28]
 800615c:	f003 0318 	and.w	r3, r3, #24
 8006160:	2b10      	cmp	r3, #16
 8006162:	d1ee      	bne.n	8006142 <HAL_RCC_ClockConfig+0x1ba>
 8006164:	e02c      	b.n	80061c0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	2b01      	cmp	r3, #1
 800616c:	d122      	bne.n	80061b4 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800616e:	e00a      	b.n	8006186 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006170:	f7fc fa4e 	bl	8002610 <HAL_GetTick>
 8006174:	4602      	mov	r2, r0
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	1ad3      	subs	r3, r2, r3
 800617a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800617e:	4293      	cmp	r3, r2
 8006180:	d901      	bls.n	8006186 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8006182:	2303      	movs	r3, #3
 8006184:	e0a9      	b.n	80062da <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8006186:	4b0a      	ldr	r3, [pc, #40]	@ (80061b0 <HAL_RCC_ClockConfig+0x228>)
 8006188:	69db      	ldr	r3, [r3, #28]
 800618a:	f003 0318 	and.w	r3, r3, #24
 800618e:	2b08      	cmp	r3, #8
 8006190:	d1ee      	bne.n	8006170 <HAL_RCC_ClockConfig+0x1e8>
 8006192:	e015      	b.n	80061c0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006194:	f7fc fa3c 	bl	8002610 <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d906      	bls.n	80061b4 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80061a6:	2303      	movs	r3, #3
 80061a8:	e097      	b.n	80062da <HAL_RCC_ClockConfig+0x352>
 80061aa:	bf00      	nop
 80061ac:	40022000 	.word	0x40022000
 80061b0:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80061b4:	4b4b      	ldr	r3, [pc, #300]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 80061b6:	69db      	ldr	r3, [r3, #28]
 80061b8:	f003 0318 	and.w	r3, r3, #24
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1e9      	bne.n	8006194 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 0302 	and.w	r3, r3, #2
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d010      	beq.n	80061ee <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	689a      	ldr	r2, [r3, #8]
 80061d0:	4b44      	ldr	r3, [pc, #272]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 80061d2:	6a1b      	ldr	r3, [r3, #32]
 80061d4:	f003 030f 	and.w	r3, r3, #15
 80061d8:	429a      	cmp	r2, r3
 80061da:	d208      	bcs.n	80061ee <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80061dc:	4b41      	ldr	r3, [pc, #260]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 80061de:	6a1b      	ldr	r3, [r3, #32]
 80061e0:	f023 020f 	bic.w	r2, r3, #15
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	493e      	ldr	r1, [pc, #248]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 80061ea:	4313      	orrs	r3, r2
 80061ec:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80061ee:	4b3e      	ldr	r3, [pc, #248]	@ (80062e8 <HAL_RCC_ClockConfig+0x360>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 030f 	and.w	r3, r3, #15
 80061f6:	683a      	ldr	r2, [r7, #0]
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d210      	bcs.n	800621e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061fc:	4b3a      	ldr	r3, [pc, #232]	@ (80062e8 <HAL_RCC_ClockConfig+0x360>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f023 020f 	bic.w	r2, r3, #15
 8006204:	4938      	ldr	r1, [pc, #224]	@ (80062e8 <HAL_RCC_ClockConfig+0x360>)
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	4313      	orrs	r3, r2
 800620a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800620c:	4b36      	ldr	r3, [pc, #216]	@ (80062e8 <HAL_RCC_ClockConfig+0x360>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f003 030f 	and.w	r3, r3, #15
 8006214:	683a      	ldr	r2, [r7, #0]
 8006216:	429a      	cmp	r2, r3
 8006218:	d001      	beq.n	800621e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e05d      	b.n	80062da <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f003 0304 	and.w	r3, r3, #4
 8006226:	2b00      	cmp	r3, #0
 8006228:	d010      	beq.n	800624c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	68da      	ldr	r2, [r3, #12]
 800622e:	4b2d      	ldr	r3, [pc, #180]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006236:	429a      	cmp	r2, r3
 8006238:	d208      	bcs.n	800624c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800623a:	4b2a      	ldr	r3, [pc, #168]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 800623c:	6a1b      	ldr	r3, [r3, #32]
 800623e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	68db      	ldr	r3, [r3, #12]
 8006246:	4927      	ldr	r1, [pc, #156]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 8006248:	4313      	orrs	r3, r2
 800624a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 0308 	and.w	r3, r3, #8
 8006254:	2b00      	cmp	r3, #0
 8006256:	d012      	beq.n	800627e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	691a      	ldr	r2, [r3, #16]
 800625c:	4b21      	ldr	r3, [pc, #132]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 800625e:	6a1b      	ldr	r3, [r3, #32]
 8006260:	091b      	lsrs	r3, r3, #4
 8006262:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006266:	429a      	cmp	r2, r3
 8006268:	d209      	bcs.n	800627e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800626a:	4b1e      	ldr	r3, [pc, #120]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 800626c:	6a1b      	ldr	r3, [r3, #32]
 800626e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	011b      	lsls	r3, r3, #4
 8006278:	491a      	ldr	r1, [pc, #104]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 800627a:	4313      	orrs	r3, r2
 800627c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0310 	and.w	r3, r3, #16
 8006286:	2b00      	cmp	r3, #0
 8006288:	d012      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	695a      	ldr	r2, [r3, #20]
 800628e:	4b15      	ldr	r3, [pc, #84]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 8006290:	6a1b      	ldr	r3, [r3, #32]
 8006292:	0a1b      	lsrs	r3, r3, #8
 8006294:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006298:	429a      	cmp	r2, r3
 800629a:	d209      	bcs.n	80062b0 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800629c:	4b11      	ldr	r3, [pc, #68]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 800629e:	6a1b      	ldr	r3, [r3, #32]
 80062a0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	695b      	ldr	r3, [r3, #20]
 80062a8:	021b      	lsls	r3, r3, #8
 80062aa:	490e      	ldr	r1, [pc, #56]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80062b0:	f000 f822 	bl	80062f8 <HAL_RCC_GetSysClockFreq>
 80062b4:	4602      	mov	r2, r0
 80062b6:	4b0b      	ldr	r3, [pc, #44]	@ (80062e4 <HAL_RCC_ClockConfig+0x35c>)
 80062b8:	6a1b      	ldr	r3, [r3, #32]
 80062ba:	f003 030f 	and.w	r3, r3, #15
 80062be:	490b      	ldr	r1, [pc, #44]	@ (80062ec <HAL_RCC_ClockConfig+0x364>)
 80062c0:	5ccb      	ldrb	r3, [r1, r3]
 80062c2:	fa22 f303 	lsr.w	r3, r2, r3
 80062c6:	4a0a      	ldr	r2, [pc, #40]	@ (80062f0 <HAL_RCC_ClockConfig+0x368>)
 80062c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80062ca:	4b0a      	ldr	r3, [pc, #40]	@ (80062f4 <HAL_RCC_ClockConfig+0x36c>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4618      	mov	r0, r3
 80062d0:	f7fc f928 	bl	8002524 <HAL_InitTick>
 80062d4:	4603      	mov	r3, r0
 80062d6:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80062d8:	7afb      	ldrb	r3, [r7, #11]
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3710      	adds	r7, #16
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
 80062e2:	bf00      	nop
 80062e4:	44020c00 	.word	0x44020c00
 80062e8:	40022000 	.word	0x40022000
 80062ec:	0800fe6c 	.word	0x0800fe6c
 80062f0:	20000000 	.word	0x20000000
 80062f4:	20000004 	.word	0x20000004

080062f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b089      	sub	sp, #36	@ 0x24
 80062fc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80062fe:	4b8c      	ldr	r3, [pc, #560]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 8006300:	69db      	ldr	r3, [r3, #28]
 8006302:	f003 0318 	and.w	r3, r3, #24
 8006306:	2b08      	cmp	r3, #8
 8006308:	d102      	bne.n	8006310 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800630a:	4b8a      	ldr	r3, [pc, #552]	@ (8006534 <HAL_RCC_GetSysClockFreq+0x23c>)
 800630c:	61fb      	str	r3, [r7, #28]
 800630e:	e107      	b.n	8006520 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006310:	4b87      	ldr	r3, [pc, #540]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 8006312:	69db      	ldr	r3, [r3, #28]
 8006314:	f003 0318 	and.w	r3, r3, #24
 8006318:	2b00      	cmp	r3, #0
 800631a:	d112      	bne.n	8006342 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800631c:	4b84      	ldr	r3, [pc, #528]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0320 	and.w	r3, r3, #32
 8006324:	2b00      	cmp	r3, #0
 8006326:	d009      	beq.n	800633c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006328:	4b81      	ldr	r3, [pc, #516]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	08db      	lsrs	r3, r3, #3
 800632e:	f003 0303 	and.w	r3, r3, #3
 8006332:	4a81      	ldr	r2, [pc, #516]	@ (8006538 <HAL_RCC_GetSysClockFreq+0x240>)
 8006334:	fa22 f303 	lsr.w	r3, r2, r3
 8006338:	61fb      	str	r3, [r7, #28]
 800633a:	e0f1      	b.n	8006520 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 800633c:	4b7e      	ldr	r3, [pc, #504]	@ (8006538 <HAL_RCC_GetSysClockFreq+0x240>)
 800633e:	61fb      	str	r3, [r7, #28]
 8006340:	e0ee      	b.n	8006520 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006342:	4b7b      	ldr	r3, [pc, #492]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 8006344:	69db      	ldr	r3, [r3, #28]
 8006346:	f003 0318 	and.w	r3, r3, #24
 800634a:	2b10      	cmp	r3, #16
 800634c:	d102      	bne.n	8006354 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800634e:	4b7b      	ldr	r3, [pc, #492]	@ (800653c <HAL_RCC_GetSysClockFreq+0x244>)
 8006350:	61fb      	str	r3, [r7, #28]
 8006352:	e0e5      	b.n	8006520 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006354:	4b76      	ldr	r3, [pc, #472]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 8006356:	69db      	ldr	r3, [r3, #28]
 8006358:	f003 0318 	and.w	r3, r3, #24
 800635c:	2b18      	cmp	r3, #24
 800635e:	f040 80dd 	bne.w	800651c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006362:	4b73      	ldr	r3, [pc, #460]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 8006364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006366:	f003 0303 	and.w	r3, r3, #3
 800636a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800636c:	4b70      	ldr	r3, [pc, #448]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 800636e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006370:	0a1b      	lsrs	r3, r3, #8
 8006372:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006376:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006378:	4b6d      	ldr	r3, [pc, #436]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 800637a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800637c:	091b      	lsrs	r3, r3, #4
 800637e:	f003 0301 	and.w	r3, r3, #1
 8006382:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8006384:	4b6a      	ldr	r3, [pc, #424]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 8006386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8006388:	08db      	lsrs	r3, r3, #3
 800638a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	fb02 f303 	mul.w	r3, r2, r3
 8006394:	ee07 3a90 	vmov	s15, r3
 8006398:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800639c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f000 80b7 	beq.w	8006516 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d003      	beq.n	80063b6 <HAL_RCC_GetSysClockFreq+0xbe>
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	2b03      	cmp	r3, #3
 80063b2:	d056      	beq.n	8006462 <HAL_RCC_GetSysClockFreq+0x16a>
 80063b4:	e077      	b.n	80064a6 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80063b6:	4b5e      	ldr	r3, [pc, #376]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f003 0320 	and.w	r3, r3, #32
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d02d      	beq.n	800641e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80063c2:	4b5b      	ldr	r3, [pc, #364]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	08db      	lsrs	r3, r3, #3
 80063c8:	f003 0303 	and.w	r3, r3, #3
 80063cc:	4a5a      	ldr	r2, [pc, #360]	@ (8006538 <HAL_RCC_GetSysClockFreq+0x240>)
 80063ce:	fa22 f303 	lsr.w	r3, r2, r3
 80063d2:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	ee07 3a90 	vmov	s15, r3
 80063da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	ee07 3a90 	vmov	s15, r3
 80063e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063ec:	4b50      	ldr	r3, [pc, #320]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 80063ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063f4:	ee07 3a90 	vmov	s15, r3
 80063f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80063fc:	ed97 6a02 	vldr	s12, [r7, #8]
 8006400:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8006540 <HAL_RCC_GetSysClockFreq+0x248>
 8006404:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006408:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800640c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006410:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006414:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006418:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800641c:	e065      	b.n	80064ea <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	ee07 3a90 	vmov	s15, r3
 8006424:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006428:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8006544 <HAL_RCC_GetSysClockFreq+0x24c>
 800642c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006430:	4b3f      	ldr	r3, [pc, #252]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 8006432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006434:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006438:	ee07 3a90 	vmov	s15, r3
 800643c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8006440:	ed97 6a02 	vldr	s12, [r7, #8]
 8006444:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006540 <HAL_RCC_GetSysClockFreq+0x248>
 8006448:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800644c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8006450:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006454:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006458:	ee67 7a27 	vmul.f32	s15, s14, s15
 800645c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8006460:	e043      	b.n	80064ea <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	ee07 3a90 	vmov	s15, r3
 8006468:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800646c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8006548 <HAL_RCC_GetSysClockFreq+0x250>
 8006470:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006474:	4b2e      	ldr	r3, [pc, #184]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 8006476:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006478:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800647c:	ee07 3a90 	vmov	s15, r3
 8006480:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006484:	ed97 6a02 	vldr	s12, [r7, #8]
 8006488:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8006540 <HAL_RCC_GetSysClockFreq+0x248>
 800648c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006490:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006494:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006498:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800649c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064a0:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80064a4:	e021      	b.n	80064ea <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	ee07 3a90 	vmov	s15, r3
 80064ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064b0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800654c <HAL_RCC_GetSysClockFreq+0x254>
 80064b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064b8:	4b1d      	ldr	r3, [pc, #116]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 80064ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064c0:	ee07 3a90 	vmov	s15, r3
 80064c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80064c8:	ed97 6a02 	vldr	s12, [r7, #8]
 80064cc:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8006540 <HAL_RCC_GetSysClockFreq+0x248>
 80064d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80064d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80064d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80064e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064e4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80064e8:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80064ea:	4b11      	ldr	r3, [pc, #68]	@ (8006530 <HAL_RCC_GetSysClockFreq+0x238>)
 80064ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064ee:	0a5b      	lsrs	r3, r3, #9
 80064f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064f4:	3301      	adds	r3, #1
 80064f6:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	ee07 3a90 	vmov	s15, r3
 80064fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006502:	edd7 6a06 	vldr	s13, [r7, #24]
 8006506:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800650a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800650e:	ee17 3a90 	vmov	r3, s15
 8006512:	61fb      	str	r3, [r7, #28]
 8006514:	e004      	b.n	8006520 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8006516:	2300      	movs	r3, #0
 8006518:	61fb      	str	r3, [r7, #28]
 800651a:	e001      	b.n	8006520 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800651c:	4b06      	ldr	r3, [pc, #24]	@ (8006538 <HAL_RCC_GetSysClockFreq+0x240>)
 800651e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8006520:	69fb      	ldr	r3, [r7, #28]
}
 8006522:	4618      	mov	r0, r3
 8006524:	3724      	adds	r7, #36	@ 0x24
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr
 800652e:	bf00      	nop
 8006530:	44020c00 	.word	0x44020c00
 8006534:	003d0900 	.word	0x003d0900
 8006538:	03d09000 	.word	0x03d09000
 800653c:	017d7840 	.word	0x017d7840
 8006540:	46000000 	.word	0x46000000
 8006544:	4c742400 	.word	0x4c742400
 8006548:	4bbebc20 	.word	0x4bbebc20
 800654c:	4a742400 	.word	0x4a742400

08006550 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8006554:	f7ff fed0 	bl	80062f8 <HAL_RCC_GetSysClockFreq>
 8006558:	4602      	mov	r2, r0
 800655a:	4b08      	ldr	r3, [pc, #32]	@ (800657c <HAL_RCC_GetHCLKFreq+0x2c>)
 800655c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800655e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8006562:	4907      	ldr	r1, [pc, #28]	@ (8006580 <HAL_RCC_GetHCLKFreq+0x30>)
 8006564:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8006566:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800656a:	fa22 f303 	lsr.w	r3, r2, r3
 800656e:	4a05      	ldr	r2, [pc, #20]	@ (8006584 <HAL_RCC_GetHCLKFreq+0x34>)
 8006570:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8006572:	4b04      	ldr	r3, [pc, #16]	@ (8006584 <HAL_RCC_GetHCLKFreq+0x34>)
 8006574:	681b      	ldr	r3, [r3, #0]
}
 8006576:	4618      	mov	r0, r3
 8006578:	bd80      	pop	{r7, pc}
 800657a:	bf00      	nop
 800657c:	44020c00 	.word	0x44020c00
 8006580:	0800fe6c 	.word	0x0800fe6c
 8006584:	20000000 	.word	0x20000000

08006588 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800658c:	f7ff ffe0 	bl	8006550 <HAL_RCC_GetHCLKFreq>
 8006590:	4602      	mov	r2, r0
 8006592:	4b06      	ldr	r3, [pc, #24]	@ (80065ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8006594:	6a1b      	ldr	r3, [r3, #32]
 8006596:	091b      	lsrs	r3, r3, #4
 8006598:	f003 0307 	and.w	r3, r3, #7
 800659c:	4904      	ldr	r1, [pc, #16]	@ (80065b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800659e:	5ccb      	ldrb	r3, [r1, r3]
 80065a0:	f003 031f 	and.w	r3, r3, #31
 80065a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	bd80      	pop	{r7, pc}
 80065ac:	44020c00 	.word	0x44020c00
 80065b0:	0800fe7c 	.word	0x0800fe7c

080065b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80065b8:	f7ff ffca 	bl	8006550 <HAL_RCC_GetHCLKFreq>
 80065bc:	4602      	mov	r2, r0
 80065be:	4b06      	ldr	r3, [pc, #24]	@ (80065d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065c0:	6a1b      	ldr	r3, [r3, #32]
 80065c2:	0a1b      	lsrs	r3, r3, #8
 80065c4:	f003 0307 	and.w	r3, r3, #7
 80065c8:	4904      	ldr	r1, [pc, #16]	@ (80065dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80065ca:	5ccb      	ldrb	r3, [r1, r3]
 80065cc:	f003 031f 	and.w	r3, r3, #31
 80065d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	bd80      	pop	{r7, pc}
 80065d8:	44020c00 	.word	0x44020c00
 80065dc:	0800fe7c 	.word	0x0800fe7c

080065e0 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80065e4:	f7ff ffb4 	bl	8006550 <HAL_RCC_GetHCLKFreq>
 80065e8:	4602      	mov	r2, r0
 80065ea:	4b06      	ldr	r3, [pc, #24]	@ (8006604 <HAL_RCC_GetPCLK3Freq+0x24>)
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	0b1b      	lsrs	r3, r3, #12
 80065f0:	f003 0307 	and.w	r3, r3, #7
 80065f4:	4904      	ldr	r1, [pc, #16]	@ (8006608 <HAL_RCC_GetPCLK3Freq+0x28>)
 80065f6:	5ccb      	ldrb	r3, [r1, r3]
 80065f8:	f003 031f 	and.w	r3, r3, #31
 80065fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006600:	4618      	mov	r0, r3
 8006602:	bd80      	pop	{r7, pc}
 8006604:	44020c00 	.word	0x44020c00
 8006608:	0800fe7c 	.word	0x0800fe7c

0800660c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800660c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006610:	b0aa      	sub	sp, #168	@ 0xa8
 8006612:	af00      	add	r7, sp, #0
 8006614:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006618:	2300      	movs	r3, #0
 800661a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800661e:	2300      	movs	r3, #0
 8006620:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006624:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800662c:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8006630:	2500      	movs	r5, #0
 8006632:	ea54 0305 	orrs.w	r3, r4, r5
 8006636:	d00b      	beq.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8006638:	4bb8      	ldr	r3, [pc, #736]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800663a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800663e:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8006642:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006648:	4ab4      	ldr	r2, [pc, #720]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800664a:	430b      	orrs	r3, r1
 800664c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006650:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006658:	f002 0801 	and.w	r8, r2, #1
 800665c:	f04f 0900 	mov.w	r9, #0
 8006660:	ea58 0309 	orrs.w	r3, r8, r9
 8006664:	d038      	beq.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8006666:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800666a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800666c:	2b05      	cmp	r3, #5
 800666e:	d819      	bhi.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006670:	a201      	add	r2, pc, #4	@ (adr r2, 8006678 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8006672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006676:	bf00      	nop
 8006678:	080066ad 	.word	0x080066ad
 800667c:	08006691 	.word	0x08006691
 8006680:	080066a5 	.word	0x080066a5
 8006684:	080066ad 	.word	0x080066ad
 8006688:	080066ad 	.word	0x080066ad
 800668c:	080066ad 	.word	0x080066ad
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006690:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006694:	3308      	adds	r3, #8
 8006696:	4618      	mov	r0, r3
 8006698:	f001 ffee 	bl	8008678 <RCCEx_PLL2_Config>
 800669c:	4603      	mov	r3, r0
 800669e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 80066a2:	e004      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80066aa:	e000      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 80066ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066ae:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d10c      	bne.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80066b6:	4b99      	ldr	r3, [pc, #612]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80066b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80066bc:	f023 0107 	bic.w	r1, r3, #7
 80066c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066c6:	4a95      	ldr	r2, [pc, #596]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80066c8:	430b      	orrs	r3, r1
 80066ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80066ce:	e003      	b.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066d0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80066d4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80066d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e0:	f002 0a02 	and.w	sl, r2, #2
 80066e4:	f04f 0b00 	mov.w	fp, #0
 80066e8:	ea5a 030b 	orrs.w	r3, sl, fp
 80066ec:	d03c      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80066ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f4:	2b28      	cmp	r3, #40	@ 0x28
 80066f6:	d01b      	beq.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0x124>
 80066f8:	2b28      	cmp	r3, #40	@ 0x28
 80066fa:	d815      	bhi.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80066fc:	2b20      	cmp	r3, #32
 80066fe:	d019      	beq.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8006700:	2b20      	cmp	r3, #32
 8006702:	d811      	bhi.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8006704:	2b18      	cmp	r3, #24
 8006706:	d017      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8006708:	2b18      	cmp	r3, #24
 800670a:	d80d      	bhi.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 800670c:	2b00      	cmp	r3, #0
 800670e:	d015      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x130>
 8006710:	2b08      	cmp	r3, #8
 8006712:	d109      	bne.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006714:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006718:	3308      	adds	r3, #8
 800671a:	4618      	mov	r0, r3
 800671c:	f001 ffac 	bl	8008678 <RCCEx_PLL2_Config>
 8006720:	4603      	mov	r3, r0
 8006722:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8006726:	e00a      	b.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800672e:	e006      	b.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8006730:	bf00      	nop
 8006732:	e004      	b.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8006734:	bf00      	nop
 8006736:	e002      	b.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8006738:	bf00      	nop
 800673a:	e000      	b.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 800673c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800673e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006742:	2b00      	cmp	r3, #0
 8006744:	d10c      	bne.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8006746:	4b75      	ldr	r3, [pc, #468]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006748:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800674c:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006750:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006756:	4a71      	ldr	r2, [pc, #452]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006758:	430b      	orrs	r3, r1
 800675a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800675e:	e003      	b.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006760:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006764:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006768:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800676c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006770:	f002 0304 	and.w	r3, r2, #4
 8006774:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006778:	2300      	movs	r3, #0
 800677a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800677e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006782:	460b      	mov	r3, r1
 8006784:	4313      	orrs	r3, r2
 8006786:	d040      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8006788:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800678c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800678e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8006792:	d01e      	beq.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8006794:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8006798:	d817      	bhi.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
 800679a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800679e:	d01a      	beq.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 80067a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067a4:	d811      	bhi.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80067a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80067a8:	d017      	beq.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80067aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80067ac:	d80d      	bhi.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d015      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80067b2:	2b40      	cmp	r3, #64	@ 0x40
 80067b4:	d109      	bne.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80067b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80067ba:	3308      	adds	r3, #8
 80067bc:	4618      	mov	r0, r3
 80067be:	f001 ff5b 	bl	8008678 <RCCEx_PLL2_Config>
 80067c2:	4603      	mov	r3, r0
 80067c4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 80067c8:	e00a      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80067d0:	e006      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 80067d2:	bf00      	nop
 80067d4:	e004      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 80067d6:	bf00      	nop
 80067d8:	e002      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 80067da:	bf00      	nop
 80067dc:	e000      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 80067de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067e0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d10c      	bne.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80067e8:	4b4c      	ldr	r3, [pc, #304]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80067ea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80067ee:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80067f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80067f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067f8:	4a48      	ldr	r2, [pc, #288]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80067fa:	430b      	orrs	r3, r1
 80067fc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006800:	e003      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006802:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006806:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800680a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800680e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006812:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006816:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800681a:	2300      	movs	r3, #0
 800681c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006820:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006824:	460b      	mov	r3, r1
 8006826:	4313      	orrs	r3, r2
 8006828:	d043      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800682a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800682e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006830:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006834:	d021      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006836:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800683a:	d81a      	bhi.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x266>
 800683c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006840:	d01d      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x272>
 8006842:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006846:	d814      	bhi.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8006848:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800684c:	d019      	beq.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x276>
 800684e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006852:	d80e      	bhi.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8006854:	2b00      	cmp	r3, #0
 8006856:	d016      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8006858:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800685c:	d109      	bne.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800685e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006862:	3308      	adds	r3, #8
 8006864:	4618      	mov	r0, r3
 8006866:	f001 ff07 	bl	8008678 <RCCEx_PLL2_Config>
 800686a:	4603      	mov	r3, r0
 800686c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8006870:	e00a      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006878:	e006      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800687a:	bf00      	nop
 800687c:	e004      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 800687e:	bf00      	nop
 8006880:	e002      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8006882:	bf00      	nop
 8006884:	e000      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8006886:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006888:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10c      	bne.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8006890:	4b22      	ldr	r3, [pc, #136]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006892:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006896:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800689a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800689e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068a0:	4a1e      	ldr	r2, [pc, #120]	@ (800691c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80068a2:	430b      	orrs	r3, r1
 80068a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80068a8:	e003      	b.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068aa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80068ae:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80068b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80068b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ba:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80068be:	67bb      	str	r3, [r7, #120]	@ 0x78
 80068c0:	2300      	movs	r3, #0
 80068c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80068c4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80068c8:	460b      	mov	r3, r1
 80068ca:	4313      	orrs	r3, r2
 80068cc:	d03e      	beq.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 80068ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80068d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80068d8:	d01b      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x306>
 80068da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80068de:	d814      	bhi.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 80068e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068e4:	d017      	beq.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 80068e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068ea:	d80e      	bhi.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d017      	beq.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80068f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068f4:	d109      	bne.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80068f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80068fa:	3308      	adds	r3, #8
 80068fc:	4618      	mov	r0, r3
 80068fe:	f001 febb 	bl	8008678 <RCCEx_PLL2_Config>
 8006902:	4603      	mov	r3, r0
 8006904:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8006908:	e00b      	b.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800690a:	2301      	movs	r3, #1
 800690c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006910:	e007      	b.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8006912:	bf00      	nop
 8006914:	e005      	b.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8006916:	bf00      	nop
 8006918:	e003      	b.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x316>
 800691a:	bf00      	nop
 800691c:	44020c00 	.word	0x44020c00
        break;
 8006920:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006922:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006926:	2b00      	cmp	r3, #0
 8006928:	d10c      	bne.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800692a:	4ba5      	ldr	r3, [pc, #660]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800692c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006930:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006934:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800693a:	4aa1      	ldr	r2, [pc, #644]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800693c:	430b      	orrs	r3, r1
 800693e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006942:	e003      	b.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006944:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006948:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800694c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006954:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006958:	673b      	str	r3, [r7, #112]	@ 0x70
 800695a:	2300      	movs	r3, #0
 800695c:	677b      	str	r3, [r7, #116]	@ 0x74
 800695e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006962:	460b      	mov	r3, r1
 8006964:	4313      	orrs	r3, r2
 8006966:	d03b      	beq.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8006968:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800696c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800696e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006972:	d01b      	beq.n	80069ac <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8006974:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006978:	d814      	bhi.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x398>
 800697a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800697e:	d017      	beq.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8006980:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006984:	d80e      	bhi.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8006986:	2b00      	cmp	r3, #0
 8006988:	d014      	beq.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 800698a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800698e:	d109      	bne.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006990:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006994:	3308      	adds	r3, #8
 8006996:	4618      	mov	r0, r3
 8006998:	f001 fe6e 	bl	8008678 <RCCEx_PLL2_Config>
 800699c:	4603      	mov	r3, r0
 800699e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80069a2:	e008      	b.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80069aa:	e004      	b.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80069ac:	bf00      	nop
 80069ae:	e002      	b.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80069b0:	bf00      	nop
 80069b2:	e000      	b.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80069b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069b6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d10c      	bne.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80069be:	4b80      	ldr	r3, [pc, #512]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80069c0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80069c4:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80069c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80069cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069ce:	4a7c      	ldr	r2, [pc, #496]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80069d0:	430b      	orrs	r3, r1
 80069d2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80069d6:	e003      	b.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069d8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80069dc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80069e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80069e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e8:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80069ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80069ee:	2300      	movs	r3, #0
 80069f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80069f2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80069f6:	460b      	mov	r3, r1
 80069f8:	4313      	orrs	r3, r2
 80069fa:	d033      	beq.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80069fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a06:	d015      	beq.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8006a08:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a0c:	d80e      	bhi.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d012      	beq.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8006a12:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a16:	d109      	bne.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006a18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a1c:	3308      	adds	r3, #8
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f001 fe2a 	bl	8008678 <RCCEx_PLL2_Config>
 8006a24:	4603      	mov	r3, r0
 8006a26:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8006a2a:	e006      	b.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006a32:	e002      	b.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8006a34:	bf00      	nop
 8006a36:	e000      	b.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8006a38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a3a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d10c      	bne.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8006a42:	4b5f      	ldr	r3, [pc, #380]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006a44:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006a48:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8006a4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a52:	4a5b      	ldr	r2, [pc, #364]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006a54:	430b      	orrs	r3, r1
 8006a56:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006a5a:	e003      	b.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a5c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006a60:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8006a64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a6c:	2100      	movs	r1, #0
 8006a6e:	6639      	str	r1, [r7, #96]	@ 0x60
 8006a70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a74:	667b      	str	r3, [r7, #100]	@ 0x64
 8006a76:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	d033      	beq.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8006a80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a8a:	d015      	beq.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8006a8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a90:	d80e      	bhi.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d012      	beq.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8006a96:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a9a:	d109      	bne.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006a9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006aa0:	3308      	adds	r3, #8
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f001 fde8 	bl	8008678 <RCCEx_PLL2_Config>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8006aae:	e006      	b.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006ab6:	e002      	b.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8006ab8:	bf00      	nop
 8006aba:	e000      	b.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8006abc:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006abe:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d10c      	bne.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8006ac6:	4b3e      	ldr	r3, [pc, #248]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006ac8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006acc:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006ad0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006ad4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ad6:	4a3a      	ldr	r2, [pc, #232]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006ad8:	430b      	orrs	r3, r1
 8006ada:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006ade:	e003      	b.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ae0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006ae4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006ae8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af0:	2100      	movs	r1, #0
 8006af2:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006af4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006af8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006afa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006afe:	460b      	mov	r3, r1
 8006b00:	4313      	orrs	r3, r2
 8006b02:	d00e      	beq.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8006b04:	4b2e      	ldr	r3, [pc, #184]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006b06:	69db      	ldr	r3, [r3, #28]
 8006b08:	4a2d      	ldr	r2, [pc, #180]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006b0a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006b0e:	61d3      	str	r3, [r2, #28]
 8006b10:	4b2b      	ldr	r3, [pc, #172]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006b12:	69d9      	ldr	r1, [r3, #28]
 8006b14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b1c:	4a28      	ldr	r2, [pc, #160]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006b1e:	430b      	orrs	r3, r1
 8006b20:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006b22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b2a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006b2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b30:	2300      	movs	r3, #0
 8006b32:	657b      	str	r3, [r7, #84]	@ 0x54
 8006b34:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006b38:	460b      	mov	r3, r1
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	d046      	beq.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8006b3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b44:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006b48:	d021      	beq.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x582>
 8006b4a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006b4e:	d81a      	bhi.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8006b50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b54:	d01d      	beq.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8006b56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b5a:	d814      	bhi.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8006b5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b60:	d019      	beq.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8006b62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b66:	d80e      	bhi.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d016      	beq.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8006b6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b70:	d109      	bne.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006b72:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006b76:	3308      	adds	r3, #8
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f001 fd7d 	bl	8008678 <RCCEx_PLL2_Config>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8006b84:	e00a      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006b8c:	e006      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8006b8e:	bf00      	nop
 8006b90:	e004      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8006b92:	bf00      	nop
 8006b94:	e002      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8006b96:	bf00      	nop
 8006b98:	e000      	b.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8006b9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b9c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d10f      	bne.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8006ba4:	4b06      	ldr	r3, [pc, #24]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006ba6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006baa:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006bae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bb4:	4a02      	ldr	r2, [pc, #8]	@ (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8006bb6:	430b      	orrs	r3, r1
 8006bb8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006bbc:	e006      	b.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006bbe:	bf00      	nop
 8006bc0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bc4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006bc8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006bcc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd4:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006bd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bda:	2300      	movs	r3, #0
 8006bdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bde:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006be2:	460b      	mov	r3, r1
 8006be4:	4313      	orrs	r3, r2
 8006be6:	d043      	beq.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8006be8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bee:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006bf2:	d021      	beq.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8006bf4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006bf8:	d81a      	bhi.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8006bfa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006bfe:	d01d      	beq.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x630>
 8006c00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c04:	d814      	bhi.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8006c06:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006c0a:	d019      	beq.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x634>
 8006c0c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006c10:	d80e      	bhi.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d016      	beq.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8006c16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c1a:	d109      	bne.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006c1c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c20:	3308      	adds	r3, #8
 8006c22:	4618      	mov	r0, r3
 8006c24:	f001 fd28 	bl	8008678 <RCCEx_PLL2_Config>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8006c2e:	e00a      	b.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006c36:	e006      	b.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8006c38:	bf00      	nop
 8006c3a:	e004      	b.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8006c3c:	bf00      	nop
 8006c3e:	e002      	b.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8006c40:	bf00      	nop
 8006c42:	e000      	b.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8006c44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c46:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d10c      	bne.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8006c4e:	4bb6      	ldr	r3, [pc, #728]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006c50:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006c54:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006c58:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c5e:	4ab2      	ldr	r2, [pc, #712]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006c60:	430b      	orrs	r3, r1
 8006c62:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006c66:	e003      	b.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c68:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006c6c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8006c70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c78:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006c7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c7e:	2300      	movs	r3, #0
 8006c80:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c82:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006c86:	460b      	mov	r3, r1
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	d030      	beq.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8006c8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006c90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c92:	2b05      	cmp	r3, #5
 8006c94:	d80f      	bhi.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8006c96:	2b03      	cmp	r3, #3
 8006c98:	d211      	bcs.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d911      	bls.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	d109      	bne.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006ca2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006ca6:	3308      	adds	r3, #8
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f001 fce5 	bl	8008678 <RCCEx_PLL2_Config>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006cb4:	e006      	b.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006cbc:	e002      	b.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8006cbe:	bf00      	nop
 8006cc0:	e000      	b.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8006cc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cc4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d10c      	bne.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006ccc:	4b96      	ldr	r3, [pc, #600]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006cce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006cd2:	f023 0107 	bic.w	r1, r3, #7
 8006cd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006cda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006cdc:	4a92      	ldr	r2, [pc, #584]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006cde:	430b      	orrs	r3, r1
 8006ce0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006ce4:	e003      	b.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ce6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006cea:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8006cee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf6:	2100      	movs	r1, #0
 8006cf8:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006cfa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d00:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006d04:	460b      	mov	r3, r1
 8006d06:	4313      	orrs	r3, r2
 8006d08:	d022      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8006d0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d0e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d005      	beq.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x714>
 8006d14:	2b08      	cmp	r3, #8
 8006d16:	d005      	beq.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006d1e:	e002      	b.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8006d20:	bf00      	nop
 8006d22:	e000      	b.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8006d24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d26:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d10c      	bne.n	8006d48 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8006d2e:	4b7e      	ldr	r3, [pc, #504]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006d30:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d34:	f023 0108 	bic.w	r1, r3, #8
 8006d38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006d3e:	4a7a      	ldr	r2, [pc, #488]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006d40:	430b      	orrs	r3, r1
 8006d42:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006d46:	e003      	b.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d48:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006d4c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d50:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d58:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006d5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d5e:	2300      	movs	r3, #0
 8006d60:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d62:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006d66:	460b      	mov	r3, r1
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	f000 80b0 	beq.w	8006ece <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8006d6e:	4b6f      	ldr	r3, [pc, #444]	@ (8006f2c <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8006d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d72:	4a6e      	ldr	r2, [pc, #440]	@ (8006f2c <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8006d74:	f043 0301 	orr.w	r3, r3, #1
 8006d78:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d7a:	f7fb fc49 	bl	8002610 <HAL_GetTick>
 8006d7e:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006d82:	e00b      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d84:	f7fb fc44 	bl	8002610 <HAL_GetTick>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006d8e:	1ad3      	subs	r3, r2, r3
 8006d90:	2b02      	cmp	r3, #2
 8006d92:	d903      	bls.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8006d94:	2303      	movs	r3, #3
 8006d96:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006d9a:	e005      	b.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006d9c:	4b63      	ldr	r3, [pc, #396]	@ (8006f2c <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8006d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da0:	f003 0301 	and.w	r3, r3, #1
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d0ed      	beq.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8006da8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f040 808a 	bne.w	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006db2:	4b5d      	ldr	r3, [pc, #372]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006db4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006db8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006dc0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d022      	beq.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0x802>
 8006dc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006dcc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006dce:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d01b      	beq.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006dd6:	4b54      	ldr	r3, [pc, #336]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006dd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ddc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006de0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006de4:	4b50      	ldr	r3, [pc, #320]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006de6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006dea:	4a4f      	ldr	r2, [pc, #316]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006df0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006df4:	4b4c      	ldr	r3, [pc, #304]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006df6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006dfa:	4a4b      	ldr	r2, [pc, #300]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006dfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e00:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006e04:	4a48      	ldr	r2, [pc, #288]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006e06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006e0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006e0e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006e12:	f003 0301 	and.w	r3, r3, #1
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d019      	beq.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e1a:	f7fb fbf9 	bl	8002610 <HAL_GetTick>
 8006e1e:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e22:	e00d      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e24:	f7fb fbf4 	bl	8002610 <HAL_GetTick>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006e2e:	1ad3      	subs	r3, r2, r3
 8006e30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d903      	bls.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8006e38:	2303      	movs	r3, #3
 8006e3a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8006e3e:	e006      	b.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e40:	4b39      	ldr	r3, [pc, #228]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006e42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e46:	f003 0302 	and.w	r3, r3, #2
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d0ea      	beq.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 8006e4e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d132      	bne.n	8006ebc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006e56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006e5a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e64:	d10f      	bne.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8006e66:	4b30      	ldr	r3, [pc, #192]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006e68:	69db      	ldr	r3, [r3, #28]
 8006e6a:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006e6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006e72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e74:	091b      	lsrs	r3, r3, #4
 8006e76:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006e7a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8006e7e:	4a2a      	ldr	r2, [pc, #168]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006e80:	430b      	orrs	r3, r1
 8006e82:	61d3      	str	r3, [r2, #28]
 8006e84:	e005      	b.n	8006e92 <HAL_RCCEx_PeriphCLKConfig+0x886>
 8006e86:	4b28      	ldr	r3, [pc, #160]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006e88:	69db      	ldr	r3, [r3, #28]
 8006e8a:	4a27      	ldr	r2, [pc, #156]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006e8c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006e90:	61d3      	str	r3, [r2, #28]
 8006e92:	4b25      	ldr	r3, [pc, #148]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006e94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e98:	4a23      	ldr	r2, [pc, #140]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006e9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006ea2:	4b21      	ldr	r3, [pc, #132]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006ea4:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8006ea8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006eac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006eae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006eb2:	4a1d      	ldr	r2, [pc, #116]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006eb4:	430b      	orrs	r3, r1
 8006eb6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006eba:	e008      	b.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006ebc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006ec0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8006ec4:	e003      	b.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ec6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006eca:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006ece:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed6:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006eda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006edc:	2300      	movs	r3, #0
 8006ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ee0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006ee4:	460b      	mov	r3, r1
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	d038      	beq.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006eea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006eee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ef0:	2b30      	cmp	r3, #48	@ 0x30
 8006ef2:	d014      	beq.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x912>
 8006ef4:	2b30      	cmp	r3, #48	@ 0x30
 8006ef6:	d80e      	bhi.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8006ef8:	2b20      	cmp	r3, #32
 8006efa:	d012      	beq.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x916>
 8006efc:	2b20      	cmp	r3, #32
 8006efe:	d80a      	bhi.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d015      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006f04:	2b10      	cmp	r3, #16
 8006f06:	d106      	bne.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f08:	4b07      	ldr	r3, [pc, #28]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f0c:	4a06      	ldr	r2, [pc, #24]	@ (8006f28 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8006f0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f12:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8006f14:	e00d      	b.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006f1c:	e009      	b.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8006f1e:	bf00      	nop
 8006f20:	e007      	b.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8006f22:	bf00      	nop
 8006f24:	e005      	b.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x926>
 8006f26:	bf00      	nop
 8006f28:	44020c00 	.word	0x44020c00
 8006f2c:	44020800 	.word	0x44020800
        break;
 8006f30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f32:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d10c      	bne.n	8006f54 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8006f3a:	4bb5      	ldr	r3, [pc, #724]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006f3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006f40:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006f44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006f48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f4a:	49b1      	ldr	r1, [pc, #708]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8006f52:	e003      	b.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f54:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006f58:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8006f5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f64:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8006f68:	623b      	str	r3, [r7, #32]
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f6e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006f72:	460b      	mov	r3, r1
 8006f74:	4313      	orrs	r3, r2
 8006f76:	d03c      	beq.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8006f78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006f7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f7e:	2b04      	cmp	r3, #4
 8006f80:	d81d      	bhi.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8006f82:	a201      	add	r2, pc, #4	@ (adr r2, 8006f88 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8006f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f88:	08006f9d 	.word	0x08006f9d
 8006f8c:	08006fab 	.word	0x08006fab
 8006f90:	08006fbf 	.word	0x08006fbf
 8006f94:	08006fc7 	.word	0x08006fc7
 8006f98:	08006fc7 	.word	0x08006fc7
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f9c:	4b9c      	ldr	r3, [pc, #624]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fa0:	4a9b      	ldr	r2, [pc, #620]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006fa2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fa6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006fa8:	e00e      	b.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006faa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006fae:	3308      	adds	r3, #8
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f001 fb61 	bl	8008678 <RCCEx_PLL2_Config>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006fbc:	e004      	b.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8006fc4:	e000      	b.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8006fc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fc8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d10c      	bne.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006fd0:	4b8f      	ldr	r3, [pc, #572]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006fd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006fd6:	f023 0207 	bic.w	r2, r3, #7
 8006fda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006fde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006fe0:	498b      	ldr	r1, [pc, #556]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006fe8:	e003      	b.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fea:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8006fee:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006ff2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ffa:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006ffe:	61bb      	str	r3, [r7, #24]
 8007000:	2300      	movs	r3, #0
 8007002:	61fb      	str	r3, [r7, #28]
 8007004:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007008:	460b      	mov	r3, r1
 800700a:	4313      	orrs	r3, r2
 800700c:	d03c      	beq.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800700e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007012:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007014:	2b20      	cmp	r3, #32
 8007016:	d01f      	beq.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8007018:	2b20      	cmp	r3, #32
 800701a:	d819      	bhi.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 800701c:	2b18      	cmp	r3, #24
 800701e:	d01d      	beq.n	800705c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8007020:	2b18      	cmp	r3, #24
 8007022:	d815      	bhi.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8007024:	2b00      	cmp	r3, #0
 8007026:	d002      	beq.n	800702e <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8007028:	2b08      	cmp	r3, #8
 800702a:	d007      	beq.n	800703c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800702c:	e010      	b.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800702e:	4b78      	ldr	r3, [pc, #480]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8007030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007032:	4a77      	ldr	r2, [pc, #476]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8007034:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007038:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800703a:	e010      	b.n	800705e <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800703c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007040:	3308      	adds	r3, #8
 8007042:	4618      	mov	r0, r3
 8007044:	f001 fb18 	bl	8008678 <RCCEx_PLL2_Config>
 8007048:	4603      	mov	r3, r0
 800704a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800704e:	e006      	b.n	800705e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8007056:	e002      	b.n	800705e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8007058:	bf00      	nop
 800705a:	e000      	b.n	800705e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 800705c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800705e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10c      	bne.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8007066:	4b6a      	ldr	r3, [pc, #424]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8007068:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800706c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8007070:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007076:	4966      	ldr	r1, [pc, #408]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8007078:	4313      	orrs	r3, r2
 800707a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800707e:	e003      	b.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007080:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8007084:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8007088:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800708c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007090:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007094:	613b      	str	r3, [r7, #16]
 8007096:	2300      	movs	r3, #0
 8007098:	617b      	str	r3, [r7, #20]
 800709a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800709e:	460b      	mov	r3, r1
 80070a0:	4313      	orrs	r3, r2
 80070a2:	d03e      	beq.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 80070a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80070a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070ae:	d020      	beq.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0xae6>
 80070b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070b4:	d819      	bhi.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0xade>
 80070b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80070b8:	d01d      	beq.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 80070ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80070bc:	d815      	bhi.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0xade>
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d002      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 80070c2:	2b40      	cmp	r3, #64	@ 0x40
 80070c4:	d007      	beq.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 80070c6:	e010      	b.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070c8:	4b51      	ldr	r3, [pc, #324]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80070ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070cc:	4a50      	ldr	r2, [pc, #320]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80070ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070d2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80070d4:	e010      	b.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80070d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80070da:	3308      	adds	r3, #8
 80070dc:	4618      	mov	r0, r3
 80070de:	f001 facb 	bl	8008678 <RCCEx_PLL2_Config>
 80070e2:	4603      	mov	r3, r0
 80070e4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80070e8:	e006      	b.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070ea:	2301      	movs	r3, #1
 80070ec:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80070f0:	e002      	b.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 80070f2:	bf00      	nop
 80070f4:	e000      	b.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 80070f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070f8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d10c      	bne.n	800711a <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8007100:	4b43      	ldr	r3, [pc, #268]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8007102:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007106:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 800710a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800710e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007110:	493f      	ldr	r1, [pc, #252]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8007112:	4313      	orrs	r3, r2
 8007114:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007118:	e003      	b.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800711a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800711e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007122:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712a:	2100      	movs	r1, #0
 800712c:	60b9      	str	r1, [r7, #8]
 800712e:	f003 0304 	and.w	r3, r3, #4
 8007132:	60fb      	str	r3, [r7, #12]
 8007134:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007138:	460b      	mov	r3, r1
 800713a:	4313      	orrs	r3, r2
 800713c:	d038      	beq.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 800713e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007142:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007144:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007148:	d00e      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 800714a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800714e:	d815      	bhi.n	800717c <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8007150:	2b00      	cmp	r3, #0
 8007152:	d017      	beq.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8007154:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007158:	d110      	bne.n	800717c <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800715a:	4b2d      	ldr	r3, [pc, #180]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800715c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800715e:	4a2c      	ldr	r2, [pc, #176]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8007160:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007164:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8007166:	e00e      	b.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007168:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800716c:	3308      	adds	r3, #8
 800716e:	4618      	mov	r0, r3
 8007170:	f001 fa82 	bl	8008678 <RCCEx_PLL2_Config>
 8007174:	4603      	mov	r3, r0
 8007176:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800717a:	e004      	b.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 800717c:	2301      	movs	r3, #1
 800717e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8007182:	e000      	b.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 8007184:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007186:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800718a:	2b00      	cmp	r3, #0
 800718c:	d10c      	bne.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800718e:	4b20      	ldr	r3, [pc, #128]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8007190:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007194:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007198:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800719c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800719e:	491c      	ldr	r1, [pc, #112]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80071a0:	4313      	orrs	r3, r2
 80071a2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80071a6:	e003      	b.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071a8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80071ac:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80071b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80071b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b8:	2100      	movs	r1, #0
 80071ba:	6039      	str	r1, [r7, #0]
 80071bc:	f003 0310 	and.w	r3, r3, #16
 80071c0:	607b      	str	r3, [r7, #4]
 80071c2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80071c6:	460b      	mov	r3, r1
 80071c8:	4313      	orrs	r3, r2
 80071ca:	d039      	beq.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 80071cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80071d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80071d2:	2b30      	cmp	r3, #48	@ 0x30
 80071d4:	d01e      	beq.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 80071d6:	2b30      	cmp	r3, #48	@ 0x30
 80071d8:	d815      	bhi.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 80071da:	2b10      	cmp	r3, #16
 80071dc:	d002      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 80071de:	2b20      	cmp	r3, #32
 80071e0:	d007      	beq.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 80071e2:	e010      	b.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071e4:	4b0a      	ldr	r3, [pc, #40]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80071e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071e8:	4a09      	ldr	r2, [pc, #36]	@ (8007210 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80071ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071ee:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 80071f0:	e011      	b.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80071f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80071f6:	3308      	adds	r3, #8
 80071f8:	4618      	mov	r0, r3
 80071fa:	f001 fa3d 	bl	8008678 <RCCEx_PLL2_Config>
 80071fe:	4603      	mov	r3, r0
 8007200:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8007204:	e007      	b.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007206:	2301      	movs	r3, #1
 8007208:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800720c:	e003      	b.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 800720e:	bf00      	nop
 8007210:	44020c00 	.word	0x44020c00
        break;
 8007214:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007216:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800721a:	2b00      	cmp	r3, #0
 800721c:	d10c      	bne.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 800721e:	4b0c      	ldr	r3, [pc, #48]	@ (8007250 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007220:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007224:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007228:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800722c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800722e:	4908      	ldr	r1, [pc, #32]	@ (8007250 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8007230:	4313      	orrs	r3, r2
 8007232:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007236:	e003      	b.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007238:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800723c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8007240:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 8007244:	4618      	mov	r0, r3
 8007246:	37a8      	adds	r7, #168	@ 0xa8
 8007248:	46bd      	mov	sp, r7
 800724a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800724e:	bf00      	nop
 8007250:	44020c00 	.word	0x44020c00

08007254 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8007254:	b480      	push	{r7}
 8007256:	b08b      	sub	sp, #44	@ 0x2c
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800725c:	4bad      	ldr	r3, [pc, #692]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800725e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007260:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007264:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007266:	4bab      	ldr	r3, [pc, #684]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8007268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800726a:	f003 0303 	and.w	r3, r3, #3
 800726e:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8007270:	4ba8      	ldr	r3, [pc, #672]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8007272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007274:	0a1b      	lsrs	r3, r3, #8
 8007276:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800727a:	61bb      	str	r3, [r7, #24]
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 800727c:	4ba5      	ldr	r3, [pc, #660]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800727e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007280:	f003 0310 	and.w	r3, r3, #16
 8007284:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8007286:	4ba3      	ldr	r3, [pc, #652]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8007288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800728a:	08db      	lsrs	r3, r3, #3
 800728c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007290:	697a      	ldr	r2, [r7, #20]
 8007292:	fb02 f303 	mul.w	r3, r2, r3
 8007296:	ee07 3a90 	vmov	s15, r3
 800729a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800729e:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 80072a2:	69bb      	ldr	r3, [r7, #24]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f000 8126 	beq.w	80074f6 <HAL_RCCEx_GetPLL1ClockFreq+0x2a2>
  {
    switch (pll1source)
 80072aa:	69fb      	ldr	r3, [r7, #28]
 80072ac:	2b03      	cmp	r3, #3
 80072ae:	d053      	beq.n	8007358 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
 80072b0:	69fb      	ldr	r3, [r7, #28]
 80072b2:	2b03      	cmp	r3, #3
 80072b4:	d86f      	bhi.n	8007396 <HAL_RCCEx_GetPLL1ClockFreq+0x142>
 80072b6:	69fb      	ldr	r3, [r7, #28]
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d003      	beq.n	80072c4 <HAL_RCCEx_GetPLL1ClockFreq+0x70>
 80072bc:	69fb      	ldr	r3, [r7, #28]
 80072be:	2b02      	cmp	r3, #2
 80072c0:	d02b      	beq.n	800731a <HAL_RCCEx_GetPLL1ClockFreq+0xc6>
 80072c2:	e068      	b.n	8007396 <HAL_RCCEx_GetPLL1ClockFreq+0x142>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80072c4:	4b93      	ldr	r3, [pc, #588]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	08db      	lsrs	r3, r3, #3
 80072ca:	f003 0303 	and.w	r3, r3, #3
 80072ce:	4a92      	ldr	r2, [pc, #584]	@ (8007518 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80072d0:	fa22 f303 	lsr.w	r3, r2, r3
 80072d4:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	ee07 3a90 	vmov	s15, r3
 80072dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072e0:	69bb      	ldr	r3, [r7, #24]
 80072e2:	ee07 3a90 	vmov	s15, r3
 80072e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072ee:	6a3b      	ldr	r3, [r7, #32]
 80072f0:	ee07 3a90 	vmov	s15, r3
 80072f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072f8:	ed97 6a04 	vldr	s12, [r7, #16]
 80072fc:	eddf 5a87 	vldr	s11, [pc, #540]	@ 800751c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 8007300:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007304:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007308:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800730c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007310:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007314:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007318:	e068      	b.n	80073ec <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800731a:	69bb      	ldr	r3, [r7, #24]
 800731c:	ee07 3a90 	vmov	s15, r3
 8007320:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007324:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 8007520 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8007328:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800732c:	6a3b      	ldr	r3, [r7, #32]
 800732e:	ee07 3a90 	vmov	s15, r3
 8007332:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007336:	ed97 6a04 	vldr	s12, [r7, #16]
 800733a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800751c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 800733e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007342:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007346:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800734a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800734e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007352:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007356:	e049      	b.n	80073ec <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007358:	69bb      	ldr	r3, [r7, #24]
 800735a:	ee07 3a90 	vmov	s15, r3
 800735e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007362:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007524 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8007366:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800736a:	6a3b      	ldr	r3, [r7, #32]
 800736c:	ee07 3a90 	vmov	s15, r3
 8007370:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007374:	ed97 6a04 	vldr	s12, [r7, #16]
 8007378:	eddf 5a68 	vldr	s11, [pc, #416]	@ 800751c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 800737c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007380:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007384:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007388:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800738c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007390:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007394:	e02a      	b.n	80073ec <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007396:	4b5f      	ldr	r3, [pc, #380]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	08db      	lsrs	r3, r3, #3
 800739c:	f003 0303 	and.w	r3, r3, #3
 80073a0:	4a5d      	ldr	r2, [pc, #372]	@ (8007518 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80073a2:	fa22 f303 	lsr.w	r3, r2, r3
 80073a6:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	ee07 3a90 	vmov	s15, r3
 80073ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073b2:	69bb      	ldr	r3, [r7, #24]
 80073b4:	ee07 3a90 	vmov	s15, r3
 80073b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073c0:	6a3b      	ldr	r3, [r7, #32]
 80073c2:	ee07 3a90 	vmov	s15, r3
 80073c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073ca:	ed97 6a04 	vldr	s12, [r7, #16]
 80073ce:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800751c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
 80073d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80073de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073e6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80073ea:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80073ec:	4b49      	ldr	r3, [pc, #292]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80073f8:	d121      	bne.n	800743e <HAL_RCCEx_GetPLL1ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80073fa:	4b46      	ldr	r3, [pc, #280]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80073fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007402:	2b00      	cmp	r3, #0
 8007404:	d017      	beq.n	8007436 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007406:	4b43      	ldr	r3, [pc, #268]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8007408:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800740a:	0a5b      	lsrs	r3, r3, #9
 800740c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007410:	ee07 3a90 	vmov	s15, r3
 8007414:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8007418:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800741c:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8007420:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007424:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007428:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800742c:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	601a      	str	r2, [r3, #0]
 8007434:	e006      	b.n	8007444 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2200      	movs	r2, #0
 800743a:	601a      	str	r2, [r3, #0]
 800743c:	e002      	b.n	8007444 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2200      	movs	r2, #0
 8007442:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007444:	4b33      	ldr	r3, [pc, #204]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800744c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007450:	d121      	bne.n	8007496 <HAL_RCCEx_GetPLL1ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8007452:	4b30      	ldr	r3, [pc, #192]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8007454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800745a:	2b00      	cmp	r3, #0
 800745c:	d017      	beq.n	800748e <HAL_RCCEx_GetPLL1ClockFreq+0x23a>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800745e:	4b2d      	ldr	r3, [pc, #180]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 8007460:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007462:	0c1b      	lsrs	r3, r3, #16
 8007464:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007468:	ee07 3a90 	vmov	s15, r3
 800746c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8007470:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007474:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8007478:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800747c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007480:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007484:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	605a      	str	r2, [r3, #4]
 800748c:	e006      	b.n	800749c <HAL_RCCEx_GetPLL1ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	605a      	str	r2, [r3, #4]
 8007494:	e002      	b.n	800749c <HAL_RCCEx_GetPLL1ClockFreq+0x248>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2200      	movs	r2, #0
 800749a:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800749c:	4b1d      	ldr	r3, [pc, #116]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80074a8:	d121      	bne.n	80074ee <HAL_RCCEx_GetPLL1ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80074aa:	4b1a      	ldr	r3, [pc, #104]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80074ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d017      	beq.n	80074e6 <HAL_RCCEx_GetPLL1ClockFreq+0x292>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80074b6:	4b17      	ldr	r3, [pc, #92]	@ (8007514 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
 80074b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074ba:	0e1b      	lsrs	r3, r3, #24
 80074bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074c0:	ee07 3a90 	vmov	s15, r3
 80074c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 80074c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80074cc:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80074d0:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80074d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80074dc:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80074e4:	e010      	b.n	8007508 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2200      	movs	r2, #0
 80074ea:	609a      	str	r2, [r3, #8]
}
 80074ec:	e00c      	b.n	8007508 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2200      	movs	r2, #0
 80074f2:	609a      	str	r2, [r3, #8]
}
 80074f4:	e008      	b.n	8007508 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	609a      	str	r2, [r3, #8]
}
 8007508:	bf00      	nop
 800750a:	372c      	adds	r7, #44	@ 0x2c
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr
 8007514:	44020c00 	.word	0x44020c00
 8007518:	03d09000 	.word	0x03d09000
 800751c:	46000000 	.word	0x46000000
 8007520:	4a742400 	.word	0x4a742400
 8007524:	4bbebc20 	.word	0x4bbebc20

08007528 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8007528:	b480      	push	{r7}
 800752a:	b08b      	sub	sp, #44	@ 0x2c
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8007530:	4bad      	ldr	r3, [pc, #692]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007534:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007538:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800753a:	4bab      	ldr	r3, [pc, #684]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800753c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800753e:	f003 0303 	and.w	r3, r3, #3
 8007542:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8007544:	4ba8      	ldr	r3, [pc, #672]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007548:	0a1b      	lsrs	r3, r3, #8
 800754a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800754e:	61bb      	str	r3, [r7, #24]
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 8007550:	4ba5      	ldr	r3, [pc, #660]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007554:	f003 0310 	and.w	r3, r3, #16
 8007558:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800755a:	4ba3      	ldr	r3, [pc, #652]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800755c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800755e:	08db      	lsrs	r3, r3, #3
 8007560:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007564:	697a      	ldr	r2, [r7, #20]
 8007566:	fb02 f303 	mul.w	r3, r2, r3
 800756a:	ee07 3a90 	vmov	s15, r3
 800756e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007572:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8007576:	69bb      	ldr	r3, [r7, #24]
 8007578:	2b00      	cmp	r3, #0
 800757a:	f000 8126 	beq.w	80077ca <HAL_RCCEx_GetPLL2ClockFreq+0x2a2>
  {
    switch (pll2source)
 800757e:	69fb      	ldr	r3, [r7, #28]
 8007580:	2b03      	cmp	r3, #3
 8007582:	d053      	beq.n	800762c <HAL_RCCEx_GetPLL2ClockFreq+0x104>
 8007584:	69fb      	ldr	r3, [r7, #28]
 8007586:	2b03      	cmp	r3, #3
 8007588:	d86f      	bhi.n	800766a <HAL_RCCEx_GetPLL2ClockFreq+0x142>
 800758a:	69fb      	ldr	r3, [r7, #28]
 800758c:	2b01      	cmp	r3, #1
 800758e:	d003      	beq.n	8007598 <HAL_RCCEx_GetPLL2ClockFreq+0x70>
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	2b02      	cmp	r3, #2
 8007594:	d02b      	beq.n	80075ee <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
 8007596:	e068      	b.n	800766a <HAL_RCCEx_GetPLL2ClockFreq+0x142>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007598:	4b93      	ldr	r3, [pc, #588]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	08db      	lsrs	r3, r3, #3
 800759e:	f003 0303 	and.w	r3, r3, #3
 80075a2:	4a92      	ldr	r2, [pc, #584]	@ (80077ec <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80075a4:	fa22 f303 	lsr.w	r3, r2, r3
 80075a8:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	ee07 3a90 	vmov	s15, r3
 80075b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075b4:	69bb      	ldr	r3, [r7, #24]
 80075b6:	ee07 3a90 	vmov	s15, r3
 80075ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075c2:	6a3b      	ldr	r3, [r7, #32]
 80075c4:	ee07 3a90 	vmov	s15, r3
 80075c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075cc:	ed97 6a04 	vldr	s12, [r7, #16]
 80075d0:	eddf 5a87 	vldr	s11, [pc, #540]	@ 80077f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 80075d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075e8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80075ec:	e068      	b.n	80076c0 <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	ee07 3a90 	vmov	s15, r3
 80075f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075f8:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 80077f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80075fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007600:	6a3b      	ldr	r3, [r7, #32]
 8007602:	ee07 3a90 	vmov	s15, r3
 8007606:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800760a:	ed97 6a04 	vldr	s12, [r7, #16]
 800760e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80077f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8007612:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007616:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800761a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800761e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007622:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007626:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800762a:	e049      	b.n	80076c0 <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	ee07 3a90 	vmov	s15, r3
 8007632:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007636:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80077f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800763a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800763e:	6a3b      	ldr	r3, [r7, #32]
 8007640:	ee07 3a90 	vmov	s15, r3
 8007644:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007648:	ed97 6a04 	vldr	s12, [r7, #16]
 800764c:	eddf 5a68 	vldr	s11, [pc, #416]	@ 80077f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 8007650:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007654:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007658:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800765c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007660:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007664:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007668:	e02a      	b.n	80076c0 <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800766a:	4b5f      	ldr	r3, [pc, #380]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	08db      	lsrs	r3, r3, #3
 8007670:	f003 0303 	and.w	r3, r3, #3
 8007674:	4a5d      	ldr	r2, [pc, #372]	@ (80077ec <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007676:	fa22 f303 	lsr.w	r3, r2, r3
 800767a:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	ee07 3a90 	vmov	s15, r3
 8007682:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007686:	69bb      	ldr	r3, [r7, #24]
 8007688:	ee07 3a90 	vmov	s15, r3
 800768c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007690:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007694:	6a3b      	ldr	r3, [r7, #32]
 8007696:	ee07 3a90 	vmov	s15, r3
 800769a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800769e:	ed97 6a04 	vldr	s12, [r7, #16]
 80076a2:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80077f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
 80076a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076ba:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80076be:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80076c0:	4b49      	ldr	r3, [pc, #292]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076cc:	d121      	bne.n	8007712 <HAL_RCCEx_GetPLL2ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80076ce:	4b46      	ldr	r3, [pc, #280]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80076d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d017      	beq.n	800770a <HAL_RCCEx_GetPLL2ClockFreq+0x1e2>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80076da:	4b43      	ldr	r3, [pc, #268]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 80076dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076de:	0a5b      	lsrs	r3, r3, #9
 80076e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076e4:	ee07 3a90 	vmov	s15, r3
 80076e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 80076ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80076f0:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80076f4:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80076f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007700:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	601a      	str	r2, [r3, #0]
 8007708:	e006      	b.n	8007718 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2200      	movs	r2, #0
 800770e:	601a      	str	r2, [r3, #0]
 8007710:	e002      	b.n	8007718 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2200      	movs	r2, #0
 8007716:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007718:	4b33      	ldr	r3, [pc, #204]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007720:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007724:	d121      	bne.n	800776a <HAL_RCCEx_GetPLL2ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8007726:	4b30      	ldr	r3, [pc, #192]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800772a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800772e:	2b00      	cmp	r3, #0
 8007730:	d017      	beq.n	8007762 <HAL_RCCEx_GetPLL2ClockFreq+0x23a>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007732:	4b2d      	ldr	r3, [pc, #180]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007736:	0c1b      	lsrs	r3, r3, #16
 8007738:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800773c:	ee07 3a90 	vmov	s15, r3
 8007740:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8007744:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007748:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800774c:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007750:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007754:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007758:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	605a      	str	r2, [r3, #4]
 8007760:	e006      	b.n	8007770 <HAL_RCCEx_GetPLL2ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	605a      	str	r2, [r3, #4]
 8007768:	e002      	b.n	8007770 <HAL_RCCEx_GetPLL2ClockFreq+0x248>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007770:	4b1d      	ldr	r3, [pc, #116]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007778:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800777c:	d121      	bne.n	80077c2 <HAL_RCCEx_GetPLL2ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800777e:	4b1a      	ldr	r3, [pc, #104]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 8007780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007782:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007786:	2b00      	cmp	r3, #0
 8007788:	d017      	beq.n	80077ba <HAL_RCCEx_GetPLL2ClockFreq+0x292>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800778a:	4b17      	ldr	r3, [pc, #92]	@ (80077e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
 800778c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800778e:	0e1b      	lsrs	r3, r3, #24
 8007790:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007794:	ee07 3a90 	vmov	s15, r3
 8007798:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800779c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077a0:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80077a4:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80077a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077b0:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80077b8:	e010      	b.n	80077dc <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2200      	movs	r2, #0
 80077be:	609a      	str	r2, [r3, #8]
}
 80077c0:	e00c      	b.n	80077dc <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	609a      	str	r2, [r3, #8]
}
 80077c8:	e008      	b.n	80077dc <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2200      	movs	r2, #0
 80077ce:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2200      	movs	r2, #0
 80077da:	609a      	str	r2, [r3, #8]
}
 80077dc:	bf00      	nop
 80077de:	372c      	adds	r7, #44	@ 0x2c
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr
 80077e8:	44020c00 	.word	0x44020c00
 80077ec:	03d09000 	.word	0x03d09000
 80077f0:	46000000 	.word	0x46000000
 80077f4:	4a742400 	.word	0x4a742400
 80077f8:	4bbebc20 	.word	0x4bbebc20

080077fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b08c      	sub	sp, #48	@ 0x30
 8007800:	af00      	add	r7, sp, #0
 8007802:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007806:	e9d7 2300 	ldrd	r2, r3, [r7]
 800780a:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800780e:	430b      	orrs	r3, r1
 8007810:	d14b      	bne.n	80078aa <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007812:	4bc4      	ldr	r3, [pc, #784]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007814:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007818:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800781c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800781e:	4bc1      	ldr	r3, [pc, #772]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007820:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007824:	f003 0302 	and.w	r3, r3, #2
 8007828:	2b02      	cmp	r3, #2
 800782a:	d108      	bne.n	800783e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800782c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800782e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007832:	d104      	bne.n	800783e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007834:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007838:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800783a:	f000 bf14 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800783e:	4bb9      	ldr	r3, [pc, #740]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007840:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007844:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007848:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800784c:	d108      	bne.n	8007860 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800784e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007850:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007854:	d104      	bne.n	8007860 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8007856:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800785a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800785c:	f000 bf03 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8007860:	4bb0      	ldr	r3, [pc, #704]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007868:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800786c:	d119      	bne.n	80078a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 800786e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007870:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007874:	d115      	bne.n	80078a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8007876:	4bab      	ldr	r3, [pc, #684]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007878:	69db      	ldr	r3, [r3, #28]
 800787a:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800787e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007882:	d30a      	bcc.n	800789a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8007884:	4ba7      	ldr	r3, [pc, #668]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007886:	69db      	ldr	r3, [r3, #28]
 8007888:	0a1b      	lsrs	r3, r3, #8
 800788a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800788e:	4aa6      	ldr	r2, [pc, #664]	@ (8007b28 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8007890:	fbb2 f3f3 	udiv	r3, r2, r3
 8007894:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8007896:	f000 bee6 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 800789a:	2300      	movs	r3, #0
 800789c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800789e:	f000 bee2 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80078a2:	2300      	movs	r3, #0
 80078a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80078a6:	f000 bede 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80078aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078ae:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 80078b2:	ea52 0301 	orrs.w	r3, r2, r1
 80078b6:	f000 838e 	beq.w	8007fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 80078ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078be:	2a01      	cmp	r2, #1
 80078c0:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 80078c4:	f080 86cc 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80078c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078cc:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 80078d0:	ea52 0301 	orrs.w	r3, r2, r1
 80078d4:	f000 82aa 	beq.w	8007e2c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 80078d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078dc:	2a01      	cmp	r2, #1
 80078de:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 80078e2:	f080 86bd 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80078e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078ea:	f1a3 0110 	sub.w	r1, r3, #16
 80078ee:	ea52 0301 	orrs.w	r3, r2, r1
 80078f2:	f000 8681 	beq.w	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 80078f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078fa:	2a01      	cmp	r2, #1
 80078fc:	f173 0310 	sbcs.w	r3, r3, #16
 8007900:	f080 86ae 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007904:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007908:	1f19      	subs	r1, r3, #4
 800790a:	ea52 0301 	orrs.w	r3, r2, r1
 800790e:	f000 84b1 	beq.w	8008274 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8007912:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007916:	2a01      	cmp	r2, #1
 8007918:	f173 0304 	sbcs.w	r3, r3, #4
 800791c:	f080 86a0 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007920:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007924:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8007928:	430b      	orrs	r3, r1
 800792a:	f000 85aa 	beq.w	8008482 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 800792e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007932:	497e      	ldr	r1, [pc, #504]	@ (8007b2c <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8007934:	428a      	cmp	r2, r1
 8007936:	f173 0300 	sbcs.w	r3, r3, #0
 800793a:	f080 8691 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800793e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007942:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8007946:	430b      	orrs	r3, r1
 8007948:	f000 8532 	beq.w	80083b0 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 800794c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007950:	4977      	ldr	r1, [pc, #476]	@ (8007b30 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8007952:	428a      	cmp	r2, r1
 8007954:	f173 0300 	sbcs.w	r3, r3, #0
 8007958:	f080 8682 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800795c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007960:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8007964:	430b      	orrs	r3, r1
 8007966:	f000 84bc 	beq.w	80082e2 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 800796a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800796e:	4971      	ldr	r1, [pc, #452]	@ (8007b34 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8007970:	428a      	cmp	r2, r1
 8007972:	f173 0300 	sbcs.w	r3, r3, #0
 8007976:	f080 8673 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800797a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800797e:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8007982:	430b      	orrs	r3, r1
 8007984:	f000 85f2 	beq.w	800856c <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8007988:	e9d7 2300 	ldrd	r2, r3, [r7]
 800798c:	496a      	ldr	r1, [pc, #424]	@ (8007b38 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 800798e:	428a      	cmp	r2, r1
 8007990:	f173 0300 	sbcs.w	r3, r3, #0
 8007994:	f080 8664 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007998:	e9d7 2300 	ldrd	r2, r3, [r7]
 800799c:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80079a0:	430b      	orrs	r3, r1
 80079a2:	f000 81e5 	beq.w	8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 80079a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079aa:	4964      	ldr	r1, [pc, #400]	@ (8007b3c <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 80079ac:	428a      	cmp	r2, r1
 80079ae:	f173 0300 	sbcs.w	r3, r3, #0
 80079b2:	f080 8655 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80079b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079ba:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80079be:	430b      	orrs	r3, r1
 80079c0:	f000 83cc 	beq.w	800815c <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80079c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079c8:	495d      	ldr	r1, [pc, #372]	@ (8007b40 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 80079ca:	428a      	cmp	r2, r1
 80079cc:	f173 0300 	sbcs.w	r3, r3, #0
 80079d0:	f080 8646 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80079d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079d8:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 80079dc:	430b      	orrs	r3, r1
 80079de:	f000 8331 	beq.w	8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 80079e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079e6:	4957      	ldr	r1, [pc, #348]	@ (8007b44 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 80079e8:	428a      	cmp	r2, r1
 80079ea:	f173 0300 	sbcs.w	r3, r3, #0
 80079ee:	f080 8637 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80079f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079f6:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80079fa:	430b      	orrs	r3, r1
 80079fc:	f000 82bb 	beq.w	8007f76 <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8007a00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a04:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8007a08:	f173 0300 	sbcs.w	r3, r3, #0
 8007a0c:	f080 8628 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007a10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a14:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007a18:	430b      	orrs	r3, r1
 8007a1a:	f000 826d 	beq.w	8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8007a1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a22:	f244 0101 	movw	r1, #16385	@ 0x4001
 8007a26:	428a      	cmp	r2, r1
 8007a28:	f173 0300 	sbcs.w	r3, r3, #0
 8007a2c:	f080 8618 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007a30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a34:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007a38:	430b      	orrs	r3, r1
 8007a3a:	f000 821e 	beq.w	8007e7a <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8007a3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a42:	f242 0101 	movw	r1, #8193	@ 0x2001
 8007a46:	428a      	cmp	r2, r1
 8007a48:	f173 0300 	sbcs.w	r3, r3, #0
 8007a4c:	f080 8608 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007a50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a54:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8007a58:	430b      	orrs	r3, r1
 8007a5a:	f000 8137 	beq.w	8007ccc <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8007a5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a62:	f241 0101 	movw	r1, #4097	@ 0x1001
 8007a66:	428a      	cmp	r2, r1
 8007a68:	f173 0300 	sbcs.w	r3, r3, #0
 8007a6c:	f080 85f8 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007a70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a74:	1f11      	subs	r1, r2, #4
 8007a76:	430b      	orrs	r3, r1
 8007a78:	f000 80d2 	beq.w	8007c20 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8007a7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a80:	2a05      	cmp	r2, #5
 8007a82:	f173 0300 	sbcs.w	r3, r3, #0
 8007a86:	f080 85eb 	bcs.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8007a8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a8e:	1e51      	subs	r1, r2, #1
 8007a90:	430b      	orrs	r3, r1
 8007a92:	d006      	beq.n	8007aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8007a94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a98:	1e91      	subs	r1, r2, #2
 8007a9a:	430b      	orrs	r3, r1
 8007a9c:	d06c      	beq.n	8007b78 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8007a9e:	f000 bddf 	b.w	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007aa2:	4b20      	ldr	r3, [pc, #128]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007aa4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007aa8:	f003 0307 	and.w	r3, r3, #7
 8007aac:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d104      	bne.n	8007abe <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8007ab4:	f7fe fd7e 	bl	80065b4 <HAL_RCC_GetPCLK2Freq>
 8007ab8:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007aba:	f000 bdd4 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8007abe:	4b19      	ldr	r3, [pc, #100]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ac6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007aca:	d10a      	bne.n	8007ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8007acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	d107      	bne.n	8007ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ad2:	f107 030c 	add.w	r3, r7, #12
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f7ff fd26 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ae0:	e048      	b.n	8007b74 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007ae2:	4b10      	ldr	r3, [pc, #64]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 0302 	and.w	r3, r3, #2
 8007aea:	2b02      	cmp	r3, #2
 8007aec:	d10c      	bne.n	8007b08 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8007aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af0:	2b03      	cmp	r3, #3
 8007af2:	d109      	bne.n	8007b08 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007af4:	4b0b      	ldr	r3, [pc, #44]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	08db      	lsrs	r3, r3, #3
 8007afa:	f003 0303 	and.w	r3, r3, #3
 8007afe:	4a12      	ldr	r2, [pc, #72]	@ (8007b48 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8007b00:	fa22 f303 	lsr.w	r3, r2, r3
 8007b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b06:	e035      	b.n	8007b74 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8007b08:	4b06      	ldr	r3, [pc, #24]	@ (8007b24 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b14:	d11c      	bne.n	8007b50 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8007b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b18:	2b04      	cmp	r3, #4
 8007b1a:	d119      	bne.n	8007b50 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8007b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8007b4c <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8007b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b20:	e028      	b.n	8007b74 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8007b22:	bf00      	nop
 8007b24:	44020c00 	.word	0x44020c00
 8007b28:	017d7840 	.word	0x017d7840
 8007b2c:	20000001 	.word	0x20000001
 8007b30:	10000001 	.word	0x10000001
 8007b34:	08000001 	.word	0x08000001
 8007b38:	04000001 	.word	0x04000001
 8007b3c:	00200001 	.word	0x00200001
 8007b40:	00040001 	.word	0x00040001
 8007b44:	00020001 	.word	0x00020001
 8007b48:	03d09000 	.word	0x03d09000
 8007b4c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007b50:	4b9f      	ldr	r3, [pc, #636]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007b52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b56:	f003 0302 	and.w	r3, r3, #2
 8007b5a:	2b02      	cmp	r3, #2
 8007b5c:	d106      	bne.n	8007b6c <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8007b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b60:	2b05      	cmp	r3, #5
 8007b62:	d103      	bne.n	8007b6c <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 8007b64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b6a:	e003      	b.n	8007b74 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007b70:	f000 bd79 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007b74:	f000 bd77 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007b78:	4b95      	ldr	r3, [pc, #596]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007b7a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007b7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b82:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8007b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d104      	bne.n	8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007b8a:	f7fe fcfd 	bl	8006588 <HAL_RCC_GetPCLK1Freq>
 8007b8e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007b90:	f000 bd69 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8007b94:	4b8e      	ldr	r3, [pc, #568]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ba0:	d10a      	bne.n	8007bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8007ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba4:	2b08      	cmp	r3, #8
 8007ba6:	d107      	bne.n	8007bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ba8:	f107 030c 	add.w	r3, r7, #12
 8007bac:	4618      	mov	r0, r3
 8007bae:	f7ff fcbb 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007bb6:	e031      	b.n	8007c1c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8007bb8:	4b85      	ldr	r3, [pc, #532]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f003 0302 	and.w	r3, r3, #2
 8007bc0:	2b02      	cmp	r3, #2
 8007bc2:	d10c      	bne.n	8007bde <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8007bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bc6:	2b18      	cmp	r3, #24
 8007bc8:	d109      	bne.n	8007bde <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007bca:	4b81      	ldr	r3, [pc, #516]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	08db      	lsrs	r3, r3, #3
 8007bd0:	f003 0303 	and.w	r3, r3, #3
 8007bd4:	4a7f      	ldr	r2, [pc, #508]	@ (8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8007bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8007bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007bdc:	e01e      	b.n	8007c1c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8007bde:	4b7c      	ldr	r3, [pc, #496]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007be6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bea:	d105      	bne.n	8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8007bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bee:	2b20      	cmp	r3, #32
 8007bf0:	d102      	bne.n	8007bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8007bf2:	4b79      	ldr	r3, [pc, #484]	@ (8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8007bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007bf6:	e011      	b.n	8007c1c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007bf8:	4b75      	ldr	r3, [pc, #468]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007bfa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bfe:	f003 0302 	and.w	r3, r3, #2
 8007c02:	2b02      	cmp	r3, #2
 8007c04:	d106      	bne.n	8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8007c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c08:	2b28      	cmp	r3, #40	@ 0x28
 8007c0a:	d103      	bne.n	8007c14 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8007c0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c12:	e003      	b.n	8007c1c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8007c14:	2300      	movs	r3, #0
 8007c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007c18:	f000 bd25 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007c1c:	f000 bd23 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007c20:	4b6b      	ldr	r3, [pc, #428]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007c22:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007c26:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007c2a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d104      	bne.n	8007c3c <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007c32:	f7fe fca9 	bl	8006588 <HAL_RCC_GetPCLK1Freq>
 8007c36:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007c38:	f000 bd15 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8007c3c:	4b64      	ldr	r3, [pc, #400]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c48:	d10a      	bne.n	8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8007c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c4c:	2b40      	cmp	r3, #64	@ 0x40
 8007c4e:	d107      	bne.n	8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c50:	f107 030c 	add.w	r3, r7, #12
 8007c54:	4618      	mov	r0, r3
 8007c56:	f7ff fc67 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c5e:	e033      	b.n	8007cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007c60:	4b5b      	ldr	r3, [pc, #364]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f003 0302 	and.w	r3, r3, #2
 8007c68:	2b02      	cmp	r3, #2
 8007c6a:	d10c      	bne.n	8007c86 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8007c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c70:	d109      	bne.n	8007c86 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c72:	4b57      	ldr	r3, [pc, #348]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	08db      	lsrs	r3, r3, #3
 8007c78:	f003 0303 	and.w	r3, r3, #3
 8007c7c:	4a55      	ldr	r2, [pc, #340]	@ (8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8007c7e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c84:	e020      	b.n	8007cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8007c86:	4b52      	ldr	r3, [pc, #328]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c92:	d106      	bne.n	8007ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8007c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c9a:	d102      	bne.n	8007ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8007c9c:	4b4e      	ldr	r3, [pc, #312]	@ (8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8007c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ca0:	e012      	b.n	8007cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007ca2:	4b4b      	ldr	r3, [pc, #300]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007ca4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ca8:	f003 0302 	and.w	r3, r3, #2
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	d107      	bne.n	8007cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8007cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8007cb6:	d103      	bne.n	8007cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 8007cb8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007cbe:	e003      	b.n	8007cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007cc4:	f000 bccf 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007cc8:	f000 bccd 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007ccc:	4b40      	ldr	r3, [pc, #256]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007cce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007cd2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007cd6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8007cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d104      	bne.n	8007ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007cde:	f7fe fc7f 	bl	80065e0 <HAL_RCC_GetPCLK3Freq>
 8007ce2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007ce4:	f000 bcbf 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8007ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007cee:	d108      	bne.n	8007d02 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007cf0:	f107 030c 	add.w	r3, r7, #12
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f7ff fc17 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007cfe:	f000 bcb2 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8007d02:	4b33      	ldr	r3, [pc, #204]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f003 0302 	and.w	r3, r3, #2
 8007d0a:	2b02      	cmp	r3, #2
 8007d0c:	d10d      	bne.n	8007d2a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8007d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d10:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007d14:	d109      	bne.n	8007d2a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007d16:	4b2e      	ldr	r3, [pc, #184]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	08db      	lsrs	r3, r3, #3
 8007d1c:	f003 0303 	and.w	r3, r3, #3
 8007d20:	4a2c      	ldr	r2, [pc, #176]	@ (8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8007d22:	fa22 f303 	lsr.w	r3, r2, r3
 8007d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d28:	e020      	b.n	8007d6c <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8007d2a:	4b29      	ldr	r3, [pc, #164]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d36:	d106      	bne.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8007d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d3e:	d102      	bne.n	8007d46 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 8007d40:	4b25      	ldr	r3, [pc, #148]	@ (8007dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8007d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d44:	e012      	b.n	8007d6c <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007d46:	4b22      	ldr	r3, [pc, #136]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007d48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d4c:	f003 0302 	and.w	r3, r3, #2
 8007d50:	2b02      	cmp	r3, #2
 8007d52:	d107      	bne.n	8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8007d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d56:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007d5a:	d103      	bne.n	8007d64 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8007d5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d62:	e003      	b.n	8007d6c <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 8007d64:	2300      	movs	r3, #0
 8007d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007d68:	f000 bc7d 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007d6c:	f000 bc7b 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8007d70:	4b17      	ldr	r3, [pc, #92]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007d72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007d76:	f003 0307 	and.w	r3, r3, #7
 8007d7a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d104      	bne.n	8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8007d82:	f7fe fbe5 	bl	8006550 <HAL_RCC_GetHCLKFreq>
 8007d86:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8007d88:	f000 bc6d 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d104      	bne.n	8007d9c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8007d92:	f7fe fab1 	bl	80062f8 <HAL_RCC_GetSysClockFreq>
 8007d96:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8007d98:	f000 bc65 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8007d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	d108      	bne.n	8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007da2:	f107 030c 	add.w	r3, r7, #12
 8007da6:	4618      	mov	r0, r3
 8007da8:	f7ff fbbe 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007db0:	f000 bc59 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8007db4:	4b06      	ldr	r3, [pc, #24]	@ (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dbc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007dc0:	d10e      	bne.n	8007de0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8007dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc4:	2b03      	cmp	r3, #3
 8007dc6:	d10b      	bne.n	8007de0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8007dc8:	4b04      	ldr	r3, [pc, #16]	@ (8007ddc <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8007dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007dcc:	e02c      	b.n	8007e28 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8007dce:	bf00      	nop
 8007dd0:	44020c00 	.word	0x44020c00
 8007dd4:	03d09000 	.word	0x03d09000
 8007dd8:	003d0900 	.word	0x003d0900
 8007ddc:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8007de0:	4b95      	ldr	r3, [pc, #596]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f003 0302 	and.w	r3, r3, #2
 8007de8:	2b02      	cmp	r3, #2
 8007dea:	d10c      	bne.n	8007e06 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8007dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dee:	2b04      	cmp	r3, #4
 8007df0:	d109      	bne.n	8007e06 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007df2:	4b91      	ldr	r3, [pc, #580]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	08db      	lsrs	r3, r3, #3
 8007df8:	f003 0303 	and.w	r3, r3, #3
 8007dfc:	4a8f      	ldr	r2, [pc, #572]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8007e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e04:	e010      	b.n	8007e28 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8007e06:	4b8c      	ldr	r3, [pc, #560]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e12:	d105      	bne.n	8007e20 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8007e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e16:	2b05      	cmp	r3, #5
 8007e18:	d102      	bne.n	8007e20 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8007e1a:	4b89      	ldr	r3, [pc, #548]	@ (8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e1e:	e003      	b.n	8007e28 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8007e20:	2300      	movs	r3, #0
 8007e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007e24:	f000 bc1f 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007e28:	f000 bc1d 	b.w	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8007e2c:	4b82      	ldr	r3, [pc, #520]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007e2e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007e32:	f003 0308 	and.w	r3, r3, #8
 8007e36:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8007e38:	4b7f      	ldr	r3, [pc, #508]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007e3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e3e:	f003 0302 	and.w	r3, r3, #2
 8007e42:	2b02      	cmp	r3, #2
 8007e44:	d106      	bne.n	8007e54 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8007e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d103      	bne.n	8007e54 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8007e4c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e52:	e011      	b.n	8007e78 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8007e54:	4b78      	ldr	r3, [pc, #480]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007e56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e62:	d106      	bne.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8007e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e66:	2b08      	cmp	r3, #8
 8007e68:	d103      	bne.n	8007e72 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 8007e6a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e70:	e002      	b.n	8007e78 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8007e72:	2300      	movs	r3, #0
 8007e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8007e76:	e3f6      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007e78:	e3f5      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007e7a:	4b6f      	ldr	r3, [pc, #444]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007e7c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007e80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007e84:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8007e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d103      	bne.n	8007e94 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007e8c:	f7fe fb7c 	bl	8006588 <HAL_RCC_GetPCLK1Freq>
 8007e90:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007e92:	e3e8      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8007e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e9a:	d107      	bne.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e9c:	f107 030c 	add.w	r3, r7, #12
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f7ff fb41 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007eaa:	e3dc      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8007eac:	4b62      	ldr	r3, [pc, #392]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f003 0302 	and.w	r3, r3, #2
 8007eb4:	2b02      	cmp	r3, #2
 8007eb6:	d10d      	bne.n	8007ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8007eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ebe:	d109      	bne.n	8007ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007ec0:	4b5d      	ldr	r3, [pc, #372]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	08db      	lsrs	r3, r3, #3
 8007ec6:	f003 0303 	and.w	r3, r3, #3
 8007eca:	4a5c      	ldr	r2, [pc, #368]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007ecc:	fa22 f303 	lsr.w	r3, r2, r3
 8007ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ed2:	e010      	b.n	8007ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8007ed4:	4b58      	ldr	r3, [pc, #352]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007edc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ee0:	d106      	bne.n	8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8007ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ee4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007ee8:	d102      	bne.n	8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 8007eea:	4b55      	ldr	r3, [pc, #340]	@ (8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007eee:	e002      	b.n	8007ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ef4:	e3b7      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007ef6:	e3b6      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007ef8:	4b4f      	ldr	r3, [pc, #316]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007efa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007efe:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007f02:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d103      	bne.n	8007f12 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007f0a:	f7fe fb3d 	bl	8006588 <HAL_RCC_GetPCLK1Freq>
 8007f0e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007f10:	e3a9      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8007f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f14:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007f18:	d107      	bne.n	8007f2a <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f1a:	f107 030c 	add.w	r3, r7, #12
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7ff fb02 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007f28:	e39d      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8007f2a:	4b43      	ldr	r3, [pc, #268]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f003 0302 	and.w	r3, r3, #2
 8007f32:	2b02      	cmp	r3, #2
 8007f34:	d10d      	bne.n	8007f52 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8007f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f38:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007f3c:	d109      	bne.n	8007f52 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f3e:	4b3e      	ldr	r3, [pc, #248]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	08db      	lsrs	r3, r3, #3
 8007f44:	f003 0303 	and.w	r3, r3, #3
 8007f48:	4a3c      	ldr	r2, [pc, #240]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007f4a:	fa22 f303 	lsr.w	r3, r2, r3
 8007f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f50:	e010      	b.n	8007f74 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8007f52:	4b39      	ldr	r3, [pc, #228]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f5e:	d106      	bne.n	8007f6e <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8007f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f62:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007f66:	d102      	bne.n	8007f6e <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 8007f68:	4b35      	ldr	r3, [pc, #212]	@ (8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f6c:	e002      	b.n	8007f74 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007f72:	e378      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8007f74:	e377      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8007f76:	4b30      	ldr	r3, [pc, #192]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007f78:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f7c:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8007f80:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8007f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d103      	bne.n	8007f90 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007f88:	f7fe fafe 	bl	8006588 <HAL_RCC_GetPCLK1Freq>
 8007f8c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007f8e:	e36a      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8007f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f92:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f96:	d107      	bne.n	8007fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f98:	f107 030c 	add.w	r3, r7, #12
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f7ff fac3 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007fa6:	e35e      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8007fa8:	4b23      	ldr	r3, [pc, #140]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f003 0302 	and.w	r3, r3, #2
 8007fb0:	2b02      	cmp	r3, #2
 8007fb2:	d10d      	bne.n	8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8007fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007fba:	d109      	bne.n	8007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007fbc:	4b1e      	ldr	r3, [pc, #120]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	08db      	lsrs	r3, r3, #3
 8007fc2:	f003 0303 	and.w	r3, r3, #3
 8007fc6:	4a1d      	ldr	r2, [pc, #116]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8007fcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007fce:	e34a      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007fd4:	e347      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8007fd6:	4b18      	ldr	r3, [pc, #96]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007fd8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007fdc:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8007fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d103      	bne.n	8007ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8007fe8:	f7fe fafa 	bl	80065e0 <HAL_RCC_GetPCLK3Freq>
 8007fec:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007fee:	e33a      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8007ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ff2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007ff6:	d107      	bne.n	8008008 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007ff8:	f107 030c 	add.w	r3, r7, #12
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	f7ff fa93 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008006:	e32e      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8008008:	4b0b      	ldr	r3, [pc, #44]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f003 0302 	and.w	r3, r3, #2
 8008010:	2b02      	cmp	r3, #2
 8008012:	d10d      	bne.n	8008030 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8008014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008016:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800801a:	d109      	bne.n	8008030 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800801c:	4b06      	ldr	r3, [pc, #24]	@ (8008038 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	08db      	lsrs	r3, r3, #3
 8008022:	f003 0303 	and.w	r3, r3, #3
 8008026:	4a05      	ldr	r2, [pc, #20]	@ (800803c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008028:	fa22 f303 	lsr.w	r3, r2, r3
 800802c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800802e:	e31a      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8008030:	2300      	movs	r3, #0
 8008032:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008034:	e317      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8008036:	bf00      	nop
 8008038:	44020c00 	.word	0x44020c00
 800803c:	03d09000 	.word	0x03d09000
 8008040:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008044:	4b9b      	ldr	r3, [pc, #620]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8008046:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800804a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800804e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008052:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008056:	d044      	beq.n	80080e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8008058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800805a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800805e:	d879      	bhi.n	8008154 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8008060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008062:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008066:	d02d      	beq.n	80080c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8008068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800806a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800806e:	d871      	bhi.n	8008154 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8008070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008072:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008076:	d017      	beq.n	80080a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 8008078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800807a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800807e:	d869      	bhi.n	8008154 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8008080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008082:	2b00      	cmp	r3, #0
 8008084:	d004      	beq.n	8008090 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8008086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008088:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800808c:	d004      	beq.n	8008098 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 800808e:	e061      	b.n	8008154 <HAL_RCCEx_GetPeriphCLKFreq+0x958>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008090:	f7fe faa6 	bl	80065e0 <HAL_RCC_GetPCLK3Freq>
 8008094:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8008096:	e060      	b.n	800815a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008098:	f107 030c 	add.w	r3, r7, #12
 800809c:	4618      	mov	r0, r3
 800809e:	f7ff fa43 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80080a6:	e058      	b.n	800815a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80080a8:	4b82      	ldr	r3, [pc, #520]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80080aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080ae:	f003 0302 	and.w	r3, r3, #2
 80080b2:	2b02      	cmp	r3, #2
 80080b4:	d103      	bne.n	80080be <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 80080b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80080bc:	e04d      	b.n	800815a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 80080be:	2300      	movs	r3, #0
 80080c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80080c2:	e04a      	b.n	800815a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80080c4:	4b7b      	ldr	r3, [pc, #492]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80080c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80080d2:	d103      	bne.n	80080dc <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 80080d4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80080d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80080da:	e03e      	b.n	800815a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 80080dc:	2300      	movs	r3, #0
 80080de:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80080e0:	e03b      	b.n	800815a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80080e2:	4b74      	ldr	r3, [pc, #464]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80080e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80080e8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80080ec:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80080ee:	4b71      	ldr	r3, [pc, #452]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f003 0302 	and.w	r3, r3, #2
 80080f6:	2b02      	cmp	r3, #2
 80080f8:	d10c      	bne.n	8008114 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 80080fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d109      	bne.n	8008114 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008100:	4b6c      	ldr	r3, [pc, #432]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	08db      	lsrs	r3, r3, #3
 8008106:	f003 0303 	and.w	r3, r3, #3
 800810a:	4a6b      	ldr	r2, [pc, #428]	@ (80082b8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 800810c:	fa22 f303 	lsr.w	r3, r2, r3
 8008110:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008112:	e01e      	b.n	8008152 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008114:	4b67      	ldr	r3, [pc, #412]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800811c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008120:	d106      	bne.n	8008130 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8008122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008124:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008128:	d102      	bne.n	8008130 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800812a:	4b64      	ldr	r3, [pc, #400]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 800812c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800812e:	e010      	b.n	8008152 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008130:	4b60      	ldr	r3, [pc, #384]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008138:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800813c:	d106      	bne.n	800814c <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 800813e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008140:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008144:	d102      	bne.n	800814c <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008146:	4b5e      	ldr	r3, [pc, #376]	@ (80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8008148:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800814a:	e002      	b.n	8008152 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800814c:	2300      	movs	r3, #0
 800814e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8008150:	e003      	b.n	800815a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 8008152:	e002      	b.n	800815a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 8008154:	2300      	movs	r3, #0
 8008156:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8008158:	bf00      	nop
          }
        }
        break;
 800815a:	e284      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800815c:	4b55      	ldr	r3, [pc, #340]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800815e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008162:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008166:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800816a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800816e:	d044      	beq.n	80081fa <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8008170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008172:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008176:	d879      	bhi.n	800826c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8008178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800817a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800817e:	d02d      	beq.n	80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 8008180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008182:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008186:	d871      	bhi.n	800826c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8008188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800818a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800818e:	d017      	beq.n	80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8008190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008192:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008196:	d869      	bhi.n	800826c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8008198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800819a:	2b00      	cmp	r3, #0
 800819c:	d004      	beq.n	80081a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 800819e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081a4:	d004      	beq.n	80081b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 80081a6:	e061      	b.n	800826c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 80081a8:	f7fe f9ee 	bl	8006588 <HAL_RCC_GetPCLK1Freq>
 80081ac:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 80081ae:	e060      	b.n	8008272 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081b0:	f107 030c 	add.w	r3, r7, #12
 80081b4:	4618      	mov	r0, r3
 80081b6:	f7ff f9b7 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80081be:	e058      	b.n	8008272 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80081c0:	4b3c      	ldr	r3, [pc, #240]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80081c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081c6:	f003 0302 	and.w	r3, r3, #2
 80081ca:	2b02      	cmp	r3, #2
 80081cc:	d103      	bne.n	80081d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 80081ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80081d4:	e04d      	b.n	8008272 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 80081d6:	2300      	movs	r3, #0
 80081d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80081da:	e04a      	b.n	8008272 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80081dc:	4b35      	ldr	r3, [pc, #212]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80081de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80081ea:	d103      	bne.n	80081f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 80081ec:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80081f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80081f2:	e03e      	b.n	8008272 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 80081f4:	2300      	movs	r3, #0
 80081f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80081f8:	e03b      	b.n	8008272 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80081fa:	4b2e      	ldr	r3, [pc, #184]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80081fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008200:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008204:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008206:	4b2b      	ldr	r3, [pc, #172]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f003 0302 	and.w	r3, r3, #2
 800820e:	2b02      	cmp	r3, #2
 8008210:	d10c      	bne.n	800822c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 8008212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008214:	2b00      	cmp	r3, #0
 8008216:	d109      	bne.n	800822c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008218:	4b26      	ldr	r3, [pc, #152]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	08db      	lsrs	r3, r3, #3
 800821e:	f003 0303 	and.w	r3, r3, #3
 8008222:	4a25      	ldr	r2, [pc, #148]	@ (80082b8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8008224:	fa22 f303 	lsr.w	r3, r2, r3
 8008228:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800822a:	e01e      	b.n	800826a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800822c:	4b21      	ldr	r3, [pc, #132]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008234:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008238:	d106      	bne.n	8008248 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800823a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008240:	d102      	bne.n	8008248 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008242:	4b1e      	ldr	r3, [pc, #120]	@ (80082bc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8008244:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008246:	e010      	b.n	800826a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008248:	4b1a      	ldr	r3, [pc, #104]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008250:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008254:	d106      	bne.n	8008264 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 8008256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008258:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800825c:	d102      	bne.n	8008264 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800825e:	4b18      	ldr	r3, [pc, #96]	@ (80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8008260:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008262:	e002      	b.n	800826a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008264:	2300      	movs	r3, #0
 8008266:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8008268:	e003      	b.n	8008272 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 800826a:	e002      	b.n	8008272 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 800826c:	2300      	movs	r3, #0
 800826e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8008270:	bf00      	nop
          }
        }
        break;
 8008272:	e1f8      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008274:	4b0f      	ldr	r3, [pc, #60]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8008276:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800827a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800827e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8008280:	4b0c      	ldr	r3, [pc, #48]	@ (80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008288:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800828c:	d105      	bne.n	800829a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 800828e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008290:	2b00      	cmp	r3, #0
 8008292:	d102      	bne.n	800829a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8008294:	4b0a      	ldr	r3, [pc, #40]	@ (80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8008296:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8008298:	e1e5      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800829a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800829c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80082a0:	d110      	bne.n	80082c4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80082a2:	f107 0318 	add.w	r3, r7, #24
 80082a6:	4618      	mov	r0, r3
 80082a8:	f7fe ffd4 	bl	8007254 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80082ac:	69fb      	ldr	r3, [r7, #28]
 80082ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80082b0:	e1d9      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80082b2:	bf00      	nop
 80082b4:	44020c00 	.word	0x44020c00
 80082b8:	03d09000 	.word	0x03d09000
 80082bc:	003d0900 	.word	0x003d0900
 80082c0:	017d7840 	.word	0x017d7840
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80082c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082ca:	d107      	bne.n	80082dc <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082cc:	f107 030c 	add.w	r3, r7, #12
 80082d0:	4618      	mov	r0, r3
 80082d2:	f7ff f929 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80082da:	e1c4      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 80082dc:	2300      	movs	r3, #0
 80082de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80082e0:	e1c1      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80082e2:	4b9d      	ldr	r3, [pc, #628]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80082e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80082e8:	f003 0307 	and.w	r3, r3, #7
 80082ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80082ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082f0:	2b04      	cmp	r3, #4
 80082f2:	d859      	bhi.n	80083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 80082f4:	a201      	add	r2, pc, #4	@ (adr r2, 80082fc <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80082f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082fa:	bf00      	nop
 80082fc:	08008311 	.word	0x08008311
 8008300:	08008321 	.word	0x08008321
 8008304:	080083a9 	.word	0x080083a9
 8008308:	08008331 	.word	0x08008331
 800830c:	08008337 	.word	0x08008337
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008310:	f107 0318 	add.w	r3, r7, #24
 8008314:	4618      	mov	r0, r3
 8008316:	f7fe ff9d 	bl	8007254 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800831a:	69fb      	ldr	r3, [r7, #28]
 800831c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800831e:	e046      	b.n	80083ae <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008320:	f107 030c 	add.w	r3, r7, #12
 8008324:	4618      	mov	r0, r3
 8008326:	f7ff f8ff 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800832e:	e03e      	b.n	80083ae <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008330:	4b8a      	ldr	r3, [pc, #552]	@ (800855c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8008332:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8008334:	e03b      	b.n	80083ae <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008336:	4b88      	ldr	r3, [pc, #544]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008338:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800833c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008340:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008342:	4b85      	ldr	r3, [pc, #532]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f003 0302 	and.w	r3, r3, #2
 800834a:	2b02      	cmp	r3, #2
 800834c:	d10c      	bne.n	8008368 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800834e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008350:	2b00      	cmp	r3, #0
 8008352:	d109      	bne.n	8008368 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008354:	4b80      	ldr	r3, [pc, #512]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	08db      	lsrs	r3, r3, #3
 800835a:	f003 0303 	and.w	r3, r3, #3
 800835e:	4a80      	ldr	r2, [pc, #512]	@ (8008560 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8008360:	fa22 f303 	lsr.w	r3, r2, r3
 8008364:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008366:	e01e      	b.n	80083a6 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008368:	4b7b      	ldr	r3, [pc, #492]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008370:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008374:	d106      	bne.n	8008384 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8008376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008378:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800837c:	d102      	bne.n	8008384 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800837e:	4b79      	ldr	r3, [pc, #484]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8008380:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008382:	e010      	b.n	80083a6 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008384:	4b74      	ldr	r3, [pc, #464]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800838c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008390:	d106      	bne.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8008392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008394:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008398:	d102      	bne.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800839a:	4b73      	ldr	r3, [pc, #460]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 800839c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800839e:	e002      	b.n	80083a6 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80083a0:	2300      	movs	r3, #0
 80083a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80083a4:	e003      	b.n	80083ae <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 80083a6:	e002      	b.n	80083ae <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 80083a8:	2300      	movs	r3, #0
 80083aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80083ac:	bf00      	nop
          }
        }
        break;
 80083ae:	e15a      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80083b0:	4b69      	ldr	r3, [pc, #420]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80083b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80083b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80083ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80083bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083be:	2b20      	cmp	r3, #32
 80083c0:	d022      	beq.n	8008408 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 80083c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083c4:	2b20      	cmp	r3, #32
 80083c6:	d858      	bhi.n	800847a <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 80083c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ca:	2b18      	cmp	r3, #24
 80083cc:	d019      	beq.n	8008402 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 80083ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083d0:	2b18      	cmp	r3, #24
 80083d2:	d852      	bhi.n	800847a <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 80083d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d003      	beq.n	80083e2 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 80083da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083dc:	2b08      	cmp	r3, #8
 80083de:	d008      	beq.n	80083f2 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 80083e0:	e04b      	b.n	800847a <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083e2:	f107 0318 	add.w	r3, r7, #24
 80083e6:	4618      	mov	r0, r3
 80083e8:	f7fe ff34 	bl	8007254 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80083f0:	e046      	b.n	8008480 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083f2:	f107 030c 	add.w	r3, r7, #12
 80083f6:	4618      	mov	r0, r3
 80083f8:	f7ff f896 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8008400:	e03e      	b.n	8008480 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8008402:	4b56      	ldr	r3, [pc, #344]	@ (800855c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8008404:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8008406:	e03b      	b.n	8008480 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008408:	4b53      	ldr	r3, [pc, #332]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800840a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800840e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008412:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008414:	4b50      	ldr	r3, [pc, #320]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f003 0302 	and.w	r3, r3, #2
 800841c:	2b02      	cmp	r3, #2
 800841e:	d10c      	bne.n	800843a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8008420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008422:	2b00      	cmp	r3, #0
 8008424:	d109      	bne.n	800843a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008426:	4b4c      	ldr	r3, [pc, #304]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	08db      	lsrs	r3, r3, #3
 800842c:	f003 0303 	and.w	r3, r3, #3
 8008430:	4a4b      	ldr	r2, [pc, #300]	@ (8008560 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8008432:	fa22 f303 	lsr.w	r3, r2, r3
 8008436:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008438:	e01e      	b.n	8008478 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800843a:	4b47      	ldr	r3, [pc, #284]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008442:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008446:	d106      	bne.n	8008456 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8008448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800844a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800844e:	d102      	bne.n	8008456 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008450:	4b44      	ldr	r3, [pc, #272]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8008452:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008454:	e010      	b.n	8008478 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008456:	4b40      	ldr	r3, [pc, #256]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800845e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008462:	d106      	bne.n	8008472 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 8008464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008466:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800846a:	d102      	bne.n	8008472 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800846c:	4b3e      	ldr	r3, [pc, #248]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 800846e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008470:	e002      	b.n	8008478 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008472:	2300      	movs	r3, #0
 8008474:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8008476:	e003      	b.n	8008480 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 8008478:	e002      	b.n	8008480 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 800847a:	2300      	movs	r3, #0
 800847c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800847e:	bf00      	nop
          }
        }
        break;
 8008480:	e0f1      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008482:	4b35      	ldr	r3, [pc, #212]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008484:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008488:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800848c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800848e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008490:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008494:	d023      	beq.n	80084de <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8008496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008498:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800849c:	d858      	bhi.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 800849e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a0:	2bc0      	cmp	r3, #192	@ 0xc0
 80084a2:	d019      	beq.n	80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 80084a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80084a8:	d852      	bhi.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 80084aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d003      	beq.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 80084b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084b2:	2b40      	cmp	r3, #64	@ 0x40
 80084b4:	d008      	beq.n	80084c8 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 80084b6:	e04b      	b.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80084b8:	f107 0318 	add.w	r3, r7, #24
 80084bc:	4618      	mov	r0, r3
 80084be:	f7fe fec9 	bl	8007254 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80084c2:	69fb      	ldr	r3, [r7, #28]
 80084c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80084c6:	e046      	b.n	8008556 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084c8:	f107 030c 	add.w	r3, r7, #12
 80084cc:	4618      	mov	r0, r3
 80084ce:	f7ff f82b 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80084d6:	e03e      	b.n	8008556 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80084d8:	4b20      	ldr	r3, [pc, #128]	@ (800855c <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80084da:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80084dc:	e03b      	b.n	8008556 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80084de:	4b1e      	ldr	r3, [pc, #120]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80084e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80084e4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80084e8:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80084ea:	4b1b      	ldr	r3, [pc, #108]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f003 0302 	and.w	r3, r3, #2
 80084f2:	2b02      	cmp	r3, #2
 80084f4:	d10c      	bne.n	8008510 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 80084f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d109      	bne.n	8008510 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80084fc:	4b16      	ldr	r3, [pc, #88]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	08db      	lsrs	r3, r3, #3
 8008502:	f003 0303 	and.w	r3, r3, #3
 8008506:	4a16      	ldr	r2, [pc, #88]	@ (8008560 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8008508:	fa22 f303 	lsr.w	r3, r2, r3
 800850c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800850e:	e01e      	b.n	800854e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008510:	4b11      	ldr	r3, [pc, #68]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008518:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800851c:	d106      	bne.n	800852c <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 800851e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008520:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008524:	d102      	bne.n	800852c <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008526:	4b0f      	ldr	r3, [pc, #60]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8008528:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800852a:	e010      	b.n	800854e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800852c:	4b0a      	ldr	r3, [pc, #40]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008534:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008538:	d106      	bne.n	8008548 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 800853a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800853c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008540:	d102      	bne.n	8008548 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008542:	4b09      	ldr	r3, [pc, #36]	@ (8008568 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8008544:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008546:	e002      	b.n	800854e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008548:	2300      	movs	r3, #0
 800854a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 800854c:	e003      	b.n	8008556 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 800854e:	e002      	b.n	8008556 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8008550:	2300      	movs	r3, #0
 8008552:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8008554:	bf00      	nop
          }
        }
        break;
 8008556:	e086      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8008558:	44020c00 	.word	0x44020c00
 800855c:	00bb8000 	.word	0x00bb8000
 8008560:	03d09000 	.word	0x03d09000
 8008564:	003d0900 	.word	0x003d0900
 8008568:	017d7840 	.word	0x017d7840
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800856c:	4b40      	ldr	r3, [pc, #256]	@ (8008670 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800856e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008572:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008576:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8008578:	4b3d      	ldr	r3, [pc, #244]	@ (8008670 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008580:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008584:	d105      	bne.n	8008592 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 8008586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008588:	2b00      	cmp	r3, #0
 800858a:	d102      	bne.n	8008592 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 800858c:	4b39      	ldr	r3, [pc, #228]	@ (8008674 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 800858e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008590:	e031      	b.n	80085f6 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8008592:	4b37      	ldr	r3, [pc, #220]	@ (8008670 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800859a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800859e:	d10a      	bne.n	80085b6 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 80085a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085a2:	2b10      	cmp	r3, #16
 80085a4:	d107      	bne.n	80085b6 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80085a6:	f107 0318 	add.w	r3, r7, #24
 80085aa:	4618      	mov	r0, r3
 80085ac:	f7fe fe52 	bl	8007254 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80085b0:	69fb      	ldr	r3, [r7, #28]
 80085b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085b4:	e01f      	b.n	80085f6 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 80085b6:	4b2e      	ldr	r3, [pc, #184]	@ (8008670 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80085b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80085bc:	f003 0302 	and.w	r3, r3, #2
 80085c0:	2b02      	cmp	r3, #2
 80085c2:	d106      	bne.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 80085c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085c6:	2b20      	cmp	r3, #32
 80085c8:	d103      	bne.n	80085d2 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 80085ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085d0:	e011      	b.n	80085f6 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 80085d2:	4b27      	ldr	r3, [pc, #156]	@ (8008670 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80085d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80085d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085e0:	d106      	bne.n	80085f0 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 80085e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085e4:	2b30      	cmp	r3, #48	@ 0x30
 80085e6:	d103      	bne.n	80085f0 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 80085e8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80085ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085ee:	e002      	b.n	80085f6 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 80085f0:	2300      	movs	r3, #0
 80085f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 80085f4:	e037      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80085f6:	e036      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 80085f8:	4b1d      	ldr	r3, [pc, #116]	@ (8008670 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80085fa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80085fe:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008602:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8008604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008606:	2b10      	cmp	r3, #16
 8008608:	d107      	bne.n	800861a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800860a:	f107 0318 	add.w	r3, r7, #24
 800860e:	4618      	mov	r0, r3
 8008610:	f7fe fe20 	bl	8007254 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008614:	69fb      	ldr	r3, [r7, #28]
 8008616:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8008618:	e025      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 800861a:	4b15      	ldr	r3, [pc, #84]	@ (8008670 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008622:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008626:	d10a      	bne.n	800863e <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8008628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800862a:	2b20      	cmp	r3, #32
 800862c:	d107      	bne.n	800863e <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800862e:	f107 030c 	add.w	r3, r7, #12
 8008632:	4618      	mov	r0, r3
 8008634:	f7fe ff78 	bl	8007528 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800863c:	e00f      	b.n	800865e <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800863e:	4b0c      	ldr	r3, [pc, #48]	@ (8008670 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008646:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800864a:	d105      	bne.n	8008658 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 800864c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800864e:	2b30      	cmp	r3, #48	@ 0x30
 8008650:	d102      	bne.n	8008658 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 8008652:	4b08      	ldr	r3, [pc, #32]	@ (8008674 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8008654:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008656:	e002      	b.n	800865e <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8008658:	2300      	movs	r3, #0
 800865a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 800865c:	e003      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800865e:	e002      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8008660:	2300      	movs	r3, #0
 8008662:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008664:	bf00      	nop
        }
        break;
#endif /* RCC_CCIPR4_ETHCLKSEL */
    }
  }
  return (frequency);
 8008666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008668:	4618      	mov	r0, r3
 800866a:	3730      	adds	r7, #48	@ 0x30
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}
 8008670:	44020c00 	.word	0x44020c00
 8008674:	02dc6c00 	.word	0x02dc6c00

08008678 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b084      	sub	sp, #16
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8008680:	4b48      	ldr	r3, [pc, #288]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a47      	ldr	r2, [pc, #284]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 8008686:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800868a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800868c:	f7f9 ffc0 	bl	8002610 <HAL_GetTick>
 8008690:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008692:	e008      	b.n	80086a6 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008694:	f7f9 ffbc 	bl	8002610 <HAL_GetTick>
 8008698:	4602      	mov	r2, r0
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	1ad3      	subs	r3, r2, r3
 800869e:	2b02      	cmp	r3, #2
 80086a0:	d901      	bls.n	80086a6 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80086a2:	2303      	movs	r3, #3
 80086a4:	e07a      	b.n	800879c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80086a6:	4b3f      	ldr	r3, [pc, #252]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d1f0      	bne.n	8008694 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80086b2:	4b3c      	ldr	r3, [pc, #240]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 80086b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086b6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80086ba:	f023 0303 	bic.w	r3, r3, #3
 80086be:	687a      	ldr	r2, [r7, #4]
 80086c0:	6811      	ldr	r1, [r2, #0]
 80086c2:	687a      	ldr	r2, [r7, #4]
 80086c4:	6852      	ldr	r2, [r2, #4]
 80086c6:	0212      	lsls	r2, r2, #8
 80086c8:	430a      	orrs	r2, r1
 80086ca:	4936      	ldr	r1, [pc, #216]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 80086cc:	4313      	orrs	r3, r2
 80086ce:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	689b      	ldr	r3, [r3, #8]
 80086d4:	3b01      	subs	r3, #1
 80086d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	68db      	ldr	r3, [r3, #12]
 80086de:	3b01      	subs	r3, #1
 80086e0:	025b      	lsls	r3, r3, #9
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	431a      	orrs	r2, r3
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	691b      	ldr	r3, [r3, #16]
 80086ea:	3b01      	subs	r3, #1
 80086ec:	041b      	lsls	r3, r3, #16
 80086ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80086f2:	431a      	orrs	r2, r3
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	695b      	ldr	r3, [r3, #20]
 80086f8:	3b01      	subs	r3, #1
 80086fa:	061b      	lsls	r3, r3, #24
 80086fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008700:	4928      	ldr	r1, [pc, #160]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 8008702:	4313      	orrs	r3, r2
 8008704:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008706:	4b27      	ldr	r3, [pc, #156]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 8008708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800870a:	f023 020c 	bic.w	r2, r3, #12
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	699b      	ldr	r3, [r3, #24]
 8008712:	4924      	ldr	r1, [pc, #144]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 8008714:	4313      	orrs	r3, r2
 8008716:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8008718:	4b22      	ldr	r3, [pc, #136]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 800871a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800871c:	f023 0220 	bic.w	r2, r3, #32
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	69db      	ldr	r3, [r3, #28]
 8008724:	491f      	ldr	r1, [pc, #124]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 8008726:	4313      	orrs	r3, r2
 8008728:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800872a:	4b1e      	ldr	r3, [pc, #120]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 800872c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008732:	491c      	ldr	r1, [pc, #112]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 8008734:	4313      	orrs	r3, r2
 8008736:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8008738:	4b1a      	ldr	r3, [pc, #104]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 800873a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800873c:	4a19      	ldr	r2, [pc, #100]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 800873e:	f023 0310 	bic.w	r3, r3, #16
 8008742:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8008744:	4b17      	ldr	r3, [pc, #92]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 8008746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008748:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800874c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008750:	687a      	ldr	r2, [r7, #4]
 8008752:	6a12      	ldr	r2, [r2, #32]
 8008754:	00d2      	lsls	r2, r2, #3
 8008756:	4913      	ldr	r1, [pc, #76]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 8008758:	4313      	orrs	r3, r2
 800875a:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800875c:	4b11      	ldr	r3, [pc, #68]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 800875e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008760:	4a10      	ldr	r2, [pc, #64]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 8008762:	f043 0310 	orr.w	r3, r3, #16
 8008766:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8008768:	4b0e      	ldr	r3, [pc, #56]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a0d      	ldr	r2, [pc, #52]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 800876e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008772:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008774:	f7f9 ff4c 	bl	8002610 <HAL_GetTick>
 8008778:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800877a:	e008      	b.n	800878e <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800877c:	f7f9 ff48 	bl	8002610 <HAL_GetTick>
 8008780:	4602      	mov	r2, r0
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	1ad3      	subs	r3, r2, r3
 8008786:	2b02      	cmp	r3, #2
 8008788:	d901      	bls.n	800878e <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800878a:	2303      	movs	r3, #3
 800878c:	e006      	b.n	800879c <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800878e:	4b05      	ldr	r3, [pc, #20]	@ (80087a4 <RCCEx_PLL2_Config+0x12c>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008796:	2b00      	cmp	r3, #0
 8008798:	d0f0      	beq.n	800877c <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800879a:	2300      	movs	r3, #0

}
 800879c:	4618      	mov	r0, r3
 800879e:	3710      	adds	r7, #16
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bd80      	pop	{r7, pc}
 80087a4:	44020c00 	.word	0x44020c00

080087a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b082      	sub	sp, #8
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d101      	bne.n	80087ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80087b6:	2301      	movs	r3, #1
 80087b8:	e049      	b.n	800884e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087c0:	b2db      	uxtb	r3, r3
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d106      	bne.n	80087d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2200      	movs	r2, #0
 80087ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f7f9 fc12 	bl	8001ff8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2202      	movs	r2, #2
 80087d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	3304      	adds	r3, #4
 80087e4:	4619      	mov	r1, r3
 80087e6:	4610      	mov	r0, r2
 80087e8:	f000 fb96 	bl	8008f18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2201      	movs	r2, #1
 80087f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2201      	movs	r2, #1
 8008808:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2201      	movs	r2, #1
 8008820:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2201      	movs	r2, #1
 8008828:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2201      	movs	r2, #1
 8008830:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2201      	movs	r2, #1
 8008838:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2201      	movs	r2, #1
 8008840:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2201      	movs	r2, #1
 8008848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800884c:	2300      	movs	r3, #0
}
 800884e:	4618      	mov	r0, r3
 8008850:	3708      	adds	r7, #8
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}

08008856 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008856:	b580      	push	{r7, lr}
 8008858:	b082      	sub	sp, #8
 800885a:	af00      	add	r7, sp, #0
 800885c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d101      	bne.n	8008868 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008864:	2301      	movs	r3, #1
 8008866:	e049      	b.n	80088fc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800886e:	b2db      	uxtb	r3, r3
 8008870:	2b00      	cmp	r3, #0
 8008872:	d106      	bne.n	8008882 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2200      	movs	r2, #0
 8008878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f000 f841 	bl	8008904 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2202      	movs	r2, #2
 8008886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	3304      	adds	r3, #4
 8008892:	4619      	mov	r1, r3
 8008894:	4610      	mov	r0, r2
 8008896:	f000 fb3f 	bl	8008f18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2201      	movs	r2, #1
 800889e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2201      	movs	r2, #1
 80088a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2201      	movs	r2, #1
 80088ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2201      	movs	r2, #1
 80088b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2201      	movs	r2, #1
 80088be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2201      	movs	r2, #1
 80088c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2201      	movs	r2, #1
 80088ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2201      	movs	r2, #1
 80088d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2201      	movs	r2, #1
 80088de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2201      	movs	r2, #1
 80088e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2201      	movs	r2, #1
 80088ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2201      	movs	r2, #1
 80088f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3708      	adds	r7, #8
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008904:	b480      	push	{r7}
 8008906:	b083      	sub	sp, #12
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800890c:	bf00      	nop
 800890e:	370c      	adds	r7, #12
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr

08008918 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b084      	sub	sp, #16
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
 8008920:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d109      	bne.n	800893c <HAL_TIM_PWM_Start+0x24>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800892e:	b2db      	uxtb	r3, r3
 8008930:	2b01      	cmp	r3, #1
 8008932:	bf14      	ite	ne
 8008934:	2301      	movne	r3, #1
 8008936:	2300      	moveq	r3, #0
 8008938:	b2db      	uxtb	r3, r3
 800893a:	e03c      	b.n	80089b6 <HAL_TIM_PWM_Start+0x9e>
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	2b04      	cmp	r3, #4
 8008940:	d109      	bne.n	8008956 <HAL_TIM_PWM_Start+0x3e>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008948:	b2db      	uxtb	r3, r3
 800894a:	2b01      	cmp	r3, #1
 800894c:	bf14      	ite	ne
 800894e:	2301      	movne	r3, #1
 8008950:	2300      	moveq	r3, #0
 8008952:	b2db      	uxtb	r3, r3
 8008954:	e02f      	b.n	80089b6 <HAL_TIM_PWM_Start+0x9e>
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	2b08      	cmp	r3, #8
 800895a:	d109      	bne.n	8008970 <HAL_TIM_PWM_Start+0x58>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008962:	b2db      	uxtb	r3, r3
 8008964:	2b01      	cmp	r3, #1
 8008966:	bf14      	ite	ne
 8008968:	2301      	movne	r3, #1
 800896a:	2300      	moveq	r3, #0
 800896c:	b2db      	uxtb	r3, r3
 800896e:	e022      	b.n	80089b6 <HAL_TIM_PWM_Start+0x9e>
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	2b0c      	cmp	r3, #12
 8008974:	d109      	bne.n	800898a <HAL_TIM_PWM_Start+0x72>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800897c:	b2db      	uxtb	r3, r3
 800897e:	2b01      	cmp	r3, #1
 8008980:	bf14      	ite	ne
 8008982:	2301      	movne	r3, #1
 8008984:	2300      	moveq	r3, #0
 8008986:	b2db      	uxtb	r3, r3
 8008988:	e015      	b.n	80089b6 <HAL_TIM_PWM_Start+0x9e>
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	2b10      	cmp	r3, #16
 800898e:	d109      	bne.n	80089a4 <HAL_TIM_PWM_Start+0x8c>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008996:	b2db      	uxtb	r3, r3
 8008998:	2b01      	cmp	r3, #1
 800899a:	bf14      	ite	ne
 800899c:	2301      	movne	r3, #1
 800899e:	2300      	moveq	r3, #0
 80089a0:	b2db      	uxtb	r3, r3
 80089a2:	e008      	b.n	80089b6 <HAL_TIM_PWM_Start+0x9e>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80089aa:	b2db      	uxtb	r3, r3
 80089ac:	2b01      	cmp	r3, #1
 80089ae:	bf14      	ite	ne
 80089b0:	2301      	movne	r3, #1
 80089b2:	2300      	moveq	r3, #0
 80089b4:	b2db      	uxtb	r3, r3
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d001      	beq.n	80089be <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80089ba:	2301      	movs	r3, #1
 80089bc:	e06f      	b.n	8008a9e <HAL_TIM_PWM_Start+0x186>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d104      	bne.n	80089ce <HAL_TIM_PWM_Start+0xb6>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2202      	movs	r2, #2
 80089c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80089cc:	e023      	b.n	8008a16 <HAL_TIM_PWM_Start+0xfe>
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	2b04      	cmp	r3, #4
 80089d2:	d104      	bne.n	80089de <HAL_TIM_PWM_Start+0xc6>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2202      	movs	r2, #2
 80089d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80089dc:	e01b      	b.n	8008a16 <HAL_TIM_PWM_Start+0xfe>
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	2b08      	cmp	r3, #8
 80089e2:	d104      	bne.n	80089ee <HAL_TIM_PWM_Start+0xd6>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2202      	movs	r2, #2
 80089e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80089ec:	e013      	b.n	8008a16 <HAL_TIM_PWM_Start+0xfe>
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	2b0c      	cmp	r3, #12
 80089f2:	d104      	bne.n	80089fe <HAL_TIM_PWM_Start+0xe6>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2202      	movs	r2, #2
 80089f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80089fc:	e00b      	b.n	8008a16 <HAL_TIM_PWM_Start+0xfe>
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	2b10      	cmp	r3, #16
 8008a02:	d104      	bne.n	8008a0e <HAL_TIM_PWM_Start+0xf6>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2202      	movs	r2, #2
 8008a08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a0c:	e003      	b.n	8008a16 <HAL_TIM_PWM_Start+0xfe>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2202      	movs	r2, #2
 8008a12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	6839      	ldr	r1, [r7, #0]
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f000 fdc6 	bl	80095b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	4a1f      	ldr	r2, [pc, #124]	@ (8008aa8 <HAL_TIM_PWM_Start+0x190>)
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d107      	bne.n	8008a3e <HAL_TIM_PWM_Start+0x126>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008a3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a19      	ldr	r2, [pc, #100]	@ (8008aa8 <HAL_TIM_PWM_Start+0x190>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d009      	beq.n	8008a5c <HAL_TIM_PWM_Start+0x144>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a50:	d004      	beq.n	8008a5c <HAL_TIM_PWM_Start+0x144>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a15      	ldr	r2, [pc, #84]	@ (8008aac <HAL_TIM_PWM_Start+0x194>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d115      	bne.n	8008a88 <HAL_TIM_PWM_Start+0x170>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	689a      	ldr	r2, [r3, #8]
 8008a62:	4b13      	ldr	r3, [pc, #76]	@ (8008ab0 <HAL_TIM_PWM_Start+0x198>)
 8008a64:	4013      	ands	r3, r2
 8008a66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	2b06      	cmp	r3, #6
 8008a6c:	d015      	beq.n	8008a9a <HAL_TIM_PWM_Start+0x182>
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a74:	d011      	beq.n	8008a9a <HAL_TIM_PWM_Start+0x182>
    {
      __HAL_TIM_ENABLE(htim);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	681a      	ldr	r2, [r3, #0]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f042 0201 	orr.w	r2, r2, #1
 8008a84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a86:	e008      	b.n	8008a9a <HAL_TIM_PWM_Start+0x182>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	681a      	ldr	r2, [r3, #0]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f042 0201 	orr.w	r2, r2, #1
 8008a96:	601a      	str	r2, [r3, #0]
 8008a98:	e000      	b.n	8008a9c <HAL_TIM_PWM_Start+0x184>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a9a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3710      	adds	r7, #16
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}
 8008aa6:	bf00      	nop
 8008aa8:	40012c00 	.word	0x40012c00
 8008aac:	40000400 	.word	0x40000400
 8008ab0:	00010007 	.word	0x00010007

08008ab4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b086      	sub	sp, #24
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	60b9      	str	r1, [r7, #8]
 8008abe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d101      	bne.n	8008ad2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008ace:	2302      	movs	r3, #2
 8008ad0:	e0ff      	b.n	8008cd2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	2201      	movs	r2, #1
 8008ad6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2b14      	cmp	r3, #20
 8008ade:	f200 80f0 	bhi.w	8008cc2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ae8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ae8:	08008b3d 	.word	0x08008b3d
 8008aec:	08008cc3 	.word	0x08008cc3
 8008af0:	08008cc3 	.word	0x08008cc3
 8008af4:	08008cc3 	.word	0x08008cc3
 8008af8:	08008b7d 	.word	0x08008b7d
 8008afc:	08008cc3 	.word	0x08008cc3
 8008b00:	08008cc3 	.word	0x08008cc3
 8008b04:	08008cc3 	.word	0x08008cc3
 8008b08:	08008bbf 	.word	0x08008bbf
 8008b0c:	08008cc3 	.word	0x08008cc3
 8008b10:	08008cc3 	.word	0x08008cc3
 8008b14:	08008cc3 	.word	0x08008cc3
 8008b18:	08008bff 	.word	0x08008bff
 8008b1c:	08008cc3 	.word	0x08008cc3
 8008b20:	08008cc3 	.word	0x08008cc3
 8008b24:	08008cc3 	.word	0x08008cc3
 8008b28:	08008c41 	.word	0x08008c41
 8008b2c:	08008cc3 	.word	0x08008cc3
 8008b30:	08008cc3 	.word	0x08008cc3
 8008b34:	08008cc3 	.word	0x08008cc3
 8008b38:	08008c81 	.word	0x08008c81
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	68b9      	ldr	r1, [r7, #8]
 8008b42:	4618      	mov	r0, r3
 8008b44:	f000 fa4e 	bl	8008fe4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	699a      	ldr	r2, [r3, #24]
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f042 0208 	orr.w	r2, r2, #8
 8008b56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	699a      	ldr	r2, [r3, #24]
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f022 0204 	bic.w	r2, r2, #4
 8008b66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	6999      	ldr	r1, [r3, #24]
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	691a      	ldr	r2, [r3, #16]
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	430a      	orrs	r2, r1
 8008b78:	619a      	str	r2, [r3, #24]
      break;
 8008b7a:	e0a5      	b.n	8008cc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	68b9      	ldr	r1, [r7, #8]
 8008b82:	4618      	mov	r0, r3
 8008b84:	f000 fa96 	bl	80090b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	699a      	ldr	r2, [r3, #24]
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	699a      	ldr	r2, [r3, #24]
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ba6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	6999      	ldr	r1, [r3, #24]
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	691b      	ldr	r3, [r3, #16]
 8008bb2:	021a      	lsls	r2, r3, #8
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	430a      	orrs	r2, r1
 8008bba:	619a      	str	r2, [r3, #24]
      break;
 8008bbc:	e084      	b.n	8008cc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	68b9      	ldr	r1, [r7, #8]
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f000 fae3 	bl	8009190 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	69da      	ldr	r2, [r3, #28]
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f042 0208 	orr.w	r2, r2, #8
 8008bd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	69da      	ldr	r2, [r3, #28]
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f022 0204 	bic.w	r2, r2, #4
 8008be8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	69d9      	ldr	r1, [r3, #28]
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	691a      	ldr	r2, [r3, #16]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	430a      	orrs	r2, r1
 8008bfa:	61da      	str	r2, [r3, #28]
      break;
 8008bfc:	e064      	b.n	8008cc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	68b9      	ldr	r1, [r7, #8]
 8008c04:	4618      	mov	r0, r3
 8008c06:	f000 fb2f 	bl	8009268 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	69da      	ldr	r2, [r3, #28]
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	69da      	ldr	r2, [r3, #28]
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	69d9      	ldr	r1, [r3, #28]
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	021a      	lsls	r2, r3, #8
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	430a      	orrs	r2, r1
 8008c3c:	61da      	str	r2, [r3, #28]
      break;
 8008c3e:	e043      	b.n	8008cc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	68b9      	ldr	r1, [r7, #8]
 8008c46:	4618      	mov	r0, r3
 8008c48:	f000 fb7c 	bl	8009344 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f042 0208 	orr.w	r2, r2, #8
 8008c5a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f022 0204 	bic.w	r2, r2, #4
 8008c6a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	691a      	ldr	r2, [r3, #16]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	430a      	orrs	r2, r1
 8008c7c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008c7e:	e023      	b.n	8008cc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	68b9      	ldr	r1, [r7, #8]
 8008c86:	4618      	mov	r0, r3
 8008c88:	f000 fba8 	bl	80093dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c9a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008caa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	691b      	ldr	r3, [r3, #16]
 8008cb6:	021a      	lsls	r2, r3, #8
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	430a      	orrs	r2, r1
 8008cbe:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008cc0:	e002      	b.n	8008cc8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	75fb      	strb	r3, [r7, #23]
      break;
 8008cc6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008cd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3718      	adds	r7, #24
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}
 8008cda:	bf00      	nop

08008cdc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b084      	sub	sp, #16
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
 8008ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d101      	bne.n	8008cf8 <HAL_TIM_ConfigClockSource+0x1c>
 8008cf4:	2302      	movs	r3, #2
 8008cf6:	e0fe      	b.n	8008ef6 <HAL_TIM_ConfigClockSource+0x21a>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2202      	movs	r2, #2
 8008d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	689b      	ldr	r3, [r3, #8]
 8008d0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008d16:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008d1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	68ba      	ldr	r2, [r7, #8]
 8008d2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d34:	f000 80c9 	beq.w	8008eca <HAL_TIM_ConfigClockSource+0x1ee>
 8008d38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d3c:	f200 80ce 	bhi.w	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008d40:	4a6f      	ldr	r2, [pc, #444]	@ (8008f00 <HAL_TIM_ConfigClockSource+0x224>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	f000 80c1 	beq.w	8008eca <HAL_TIM_ConfigClockSource+0x1ee>
 8008d48:	4a6d      	ldr	r2, [pc, #436]	@ (8008f00 <HAL_TIM_ConfigClockSource+0x224>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	f200 80c6 	bhi.w	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008d50:	4a6c      	ldr	r2, [pc, #432]	@ (8008f04 <HAL_TIM_ConfigClockSource+0x228>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	f000 80b9 	beq.w	8008eca <HAL_TIM_ConfigClockSource+0x1ee>
 8008d58:	4a6a      	ldr	r2, [pc, #424]	@ (8008f04 <HAL_TIM_ConfigClockSource+0x228>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	f200 80be 	bhi.w	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008d60:	4a69      	ldr	r2, [pc, #420]	@ (8008f08 <HAL_TIM_ConfigClockSource+0x22c>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	f000 80b1 	beq.w	8008eca <HAL_TIM_ConfigClockSource+0x1ee>
 8008d68:	4a67      	ldr	r2, [pc, #412]	@ (8008f08 <HAL_TIM_ConfigClockSource+0x22c>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	f200 80b6 	bhi.w	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008d70:	4a66      	ldr	r2, [pc, #408]	@ (8008f0c <HAL_TIM_ConfigClockSource+0x230>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	f000 80a9 	beq.w	8008eca <HAL_TIM_ConfigClockSource+0x1ee>
 8008d78:	4a64      	ldr	r2, [pc, #400]	@ (8008f0c <HAL_TIM_ConfigClockSource+0x230>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	f200 80ae 	bhi.w	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008d80:	4a63      	ldr	r2, [pc, #396]	@ (8008f10 <HAL_TIM_ConfigClockSource+0x234>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	f000 80a1 	beq.w	8008eca <HAL_TIM_ConfigClockSource+0x1ee>
 8008d88:	4a61      	ldr	r2, [pc, #388]	@ (8008f10 <HAL_TIM_ConfigClockSource+0x234>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	f200 80a6 	bhi.w	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008d90:	4a60      	ldr	r2, [pc, #384]	@ (8008f14 <HAL_TIM_ConfigClockSource+0x238>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	f000 8099 	beq.w	8008eca <HAL_TIM_ConfigClockSource+0x1ee>
 8008d98:	4a5e      	ldr	r2, [pc, #376]	@ (8008f14 <HAL_TIM_ConfigClockSource+0x238>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	f200 809e 	bhi.w	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008da0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008da4:	f000 8091 	beq.w	8008eca <HAL_TIM_ConfigClockSource+0x1ee>
 8008da8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008dac:	f200 8096 	bhi.w	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008db0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008db4:	f000 8089 	beq.w	8008eca <HAL_TIM_ConfigClockSource+0x1ee>
 8008db8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008dbc:	f200 808e 	bhi.w	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008dc0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008dc4:	d03e      	beq.n	8008e44 <HAL_TIM_ConfigClockSource+0x168>
 8008dc6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008dca:	f200 8087 	bhi.w	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008dce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008dd2:	f000 8086 	beq.w	8008ee2 <HAL_TIM_ConfigClockSource+0x206>
 8008dd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008dda:	d87f      	bhi.n	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008ddc:	2b70      	cmp	r3, #112	@ 0x70
 8008dde:	d01a      	beq.n	8008e16 <HAL_TIM_ConfigClockSource+0x13a>
 8008de0:	2b70      	cmp	r3, #112	@ 0x70
 8008de2:	d87b      	bhi.n	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008de4:	2b60      	cmp	r3, #96	@ 0x60
 8008de6:	d050      	beq.n	8008e8a <HAL_TIM_ConfigClockSource+0x1ae>
 8008de8:	2b60      	cmp	r3, #96	@ 0x60
 8008dea:	d877      	bhi.n	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008dec:	2b50      	cmp	r3, #80	@ 0x50
 8008dee:	d03c      	beq.n	8008e6a <HAL_TIM_ConfigClockSource+0x18e>
 8008df0:	2b50      	cmp	r3, #80	@ 0x50
 8008df2:	d873      	bhi.n	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008df4:	2b40      	cmp	r3, #64	@ 0x40
 8008df6:	d058      	beq.n	8008eaa <HAL_TIM_ConfigClockSource+0x1ce>
 8008df8:	2b40      	cmp	r3, #64	@ 0x40
 8008dfa:	d86f      	bhi.n	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008dfc:	2b30      	cmp	r3, #48	@ 0x30
 8008dfe:	d064      	beq.n	8008eca <HAL_TIM_ConfigClockSource+0x1ee>
 8008e00:	2b30      	cmp	r3, #48	@ 0x30
 8008e02:	d86b      	bhi.n	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008e04:	2b20      	cmp	r3, #32
 8008e06:	d060      	beq.n	8008eca <HAL_TIM_ConfigClockSource+0x1ee>
 8008e08:	2b20      	cmp	r3, #32
 8008e0a:	d867      	bhi.n	8008edc <HAL_TIM_ConfigClockSource+0x200>
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d05c      	beq.n	8008eca <HAL_TIM_ConfigClockSource+0x1ee>
 8008e10:	2b10      	cmp	r3, #16
 8008e12:	d05a      	beq.n	8008eca <HAL_TIM_ConfigClockSource+0x1ee>
 8008e14:	e062      	b.n	8008edc <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008e26:	f000 fba3 	bl	8009570 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	689b      	ldr	r3, [r3, #8]
 8008e30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008e38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	68ba      	ldr	r2, [r7, #8]
 8008e40:	609a      	str	r2, [r3, #8]
      break;
 8008e42:	e04f      	b.n	8008ee4 <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008e54:	f000 fb8c 	bl	8009570 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	689a      	ldr	r2, [r3, #8]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008e66:	609a      	str	r2, [r3, #8]
      break;
 8008e68:	e03c      	b.n	8008ee4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e76:	461a      	mov	r2, r3
 8008e78:	f000 fafe 	bl	8009478 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	2150      	movs	r1, #80	@ 0x50
 8008e82:	4618      	mov	r0, r3
 8008e84:	f000 fb57 	bl	8009536 <TIM_ITRx_SetConfig>
      break;
 8008e88:	e02c      	b.n	8008ee4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e96:	461a      	mov	r2, r3
 8008e98:	f000 fb1d 	bl	80094d6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	2160      	movs	r1, #96	@ 0x60
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f000 fb47 	bl	8009536 <TIM_ITRx_SetConfig>
      break;
 8008ea8:	e01c      	b.n	8008ee4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008eb6:	461a      	mov	r2, r3
 8008eb8:	f000 fade 	bl	8009478 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2140      	movs	r1, #64	@ 0x40
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f000 fb37 	bl	8009536 <TIM_ITRx_SetConfig>
      break;
 8008ec8:	e00c      	b.n	8008ee4 <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681a      	ldr	r2, [r3, #0]
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4619      	mov	r1, r3
 8008ed4:	4610      	mov	r0, r2
 8008ed6:	f000 fb2e 	bl	8009536 <TIM_ITRx_SetConfig>
      break;
 8008eda:	e003      	b.n	8008ee4 <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 8008edc:	2301      	movs	r3, #1
 8008ede:	73fb      	strb	r3, [r7, #15]
      break;
 8008ee0:	e000      	b.n	8008ee4 <HAL_TIM_ConfigClockSource+0x208>
      break;
 8008ee2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2200      	movs	r2, #0
 8008ef0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	3710      	adds	r7, #16
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bd80      	pop	{r7, pc}
 8008efe:	bf00      	nop
 8008f00:	00100070 	.word	0x00100070
 8008f04:	00100060 	.word	0x00100060
 8008f08:	00100050 	.word	0x00100050
 8008f0c:	00100040 	.word	0x00100040
 8008f10:	00100030 	.word	0x00100030
 8008f14:	00100020 	.word	0x00100020

08008f18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b085      	sub	sp, #20
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	4a2c      	ldr	r2, [pc, #176]	@ (8008fdc <TIM_Base_SetConfig+0xc4>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d007      	beq.n	8008f40 <TIM_Base_SetConfig+0x28>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f36:	d003      	beq.n	8008f40 <TIM_Base_SetConfig+0x28>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	4a29      	ldr	r2, [pc, #164]	@ (8008fe0 <TIM_Base_SetConfig+0xc8>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d108      	bne.n	8008f52 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	68fa      	ldr	r2, [r7, #12]
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	4a21      	ldr	r2, [pc, #132]	@ (8008fdc <TIM_Base_SetConfig+0xc4>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d007      	beq.n	8008f6a <TIM_Base_SetConfig+0x52>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f60:	d003      	beq.n	8008f6a <TIM_Base_SetConfig+0x52>
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	4a1e      	ldr	r2, [pc, #120]	@ (8008fe0 <TIM_Base_SetConfig+0xc8>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d108      	bne.n	8008f7c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	68db      	ldr	r3, [r3, #12]
 8008f76:	68fa      	ldr	r2, [r7, #12]
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	695b      	ldr	r3, [r3, #20]
 8008f86:	4313      	orrs	r3, r2
 8008f88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	689a      	ldr	r2, [r3, #8]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	4a0e      	ldr	r2, [pc, #56]	@ (8008fdc <TIM_Base_SetConfig+0xc4>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d103      	bne.n	8008fb0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	691a      	ldr	r2, [r3, #16]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	691b      	ldr	r3, [r3, #16]
 8008fba:	f003 0301 	and.w	r3, r3, #1
 8008fbe:	2b01      	cmp	r3, #1
 8008fc0:	d105      	bne.n	8008fce <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	691b      	ldr	r3, [r3, #16]
 8008fc6:	f023 0201 	bic.w	r2, r3, #1
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	611a      	str	r2, [r3, #16]
  }
}
 8008fce:	bf00      	nop
 8008fd0:	3714      	adds	r7, #20
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd8:	4770      	bx	lr
 8008fda:	bf00      	nop
 8008fdc:	40012c00 	.word	0x40012c00
 8008fe0:	40000400 	.word	0x40000400

08008fe4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b087      	sub	sp, #28
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
 8008fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6a1b      	ldr	r3, [r3, #32]
 8008ff2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	6a1b      	ldr	r3, [r3, #32]
 8008ff8:	f023 0201 	bic.w	r2, r3, #1
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	699b      	ldr	r3, [r3, #24]
 800900a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009012:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009016:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f023 0303 	bic.w	r3, r3, #3
 800901e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	68fa      	ldr	r2, [r7, #12]
 8009026:	4313      	orrs	r3, r2
 8009028:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	f023 0302 	bic.w	r3, r3, #2
 8009030:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	689b      	ldr	r3, [r3, #8]
 8009036:	697a      	ldr	r2, [r7, #20]
 8009038:	4313      	orrs	r3, r2
 800903a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	4a1c      	ldr	r2, [pc, #112]	@ (80090b0 <TIM_OC1_SetConfig+0xcc>)
 8009040:	4293      	cmp	r3, r2
 8009042:	d10c      	bne.n	800905e <TIM_OC1_SetConfig+0x7a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	f023 0308 	bic.w	r3, r3, #8
 800904a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	68db      	ldr	r3, [r3, #12]
 8009050:	697a      	ldr	r2, [r7, #20]
 8009052:	4313      	orrs	r3, r2
 8009054:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	f023 0304 	bic.w	r3, r3, #4
 800905c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	4a13      	ldr	r2, [pc, #76]	@ (80090b0 <TIM_OC1_SetConfig+0xcc>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d111      	bne.n	800908a <TIM_OC1_SetConfig+0xa6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800906c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800906e:	693b      	ldr	r3, [r7, #16]
 8009070:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009074:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	695b      	ldr	r3, [r3, #20]
 800907a:	693a      	ldr	r2, [r7, #16]
 800907c:	4313      	orrs	r3, r2
 800907e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	699b      	ldr	r3, [r3, #24]
 8009084:	693a      	ldr	r2, [r7, #16]
 8009086:	4313      	orrs	r3, r2
 8009088:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	693a      	ldr	r2, [r7, #16]
 800908e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	68fa      	ldr	r2, [r7, #12]
 8009094:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	685a      	ldr	r2, [r3, #4]
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	697a      	ldr	r2, [r7, #20]
 80090a2:	621a      	str	r2, [r3, #32]
}
 80090a4:	bf00      	nop
 80090a6:	371c      	adds	r7, #28
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr
 80090b0:	40012c00 	.word	0x40012c00

080090b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b087      	sub	sp, #28
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
 80090bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6a1b      	ldr	r3, [r3, #32]
 80090c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6a1b      	ldr	r3, [r3, #32]
 80090c8:	f023 0210 	bic.w	r2, r3, #16
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	699b      	ldr	r3, [r3, #24]
 80090da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80090e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80090e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	021b      	lsls	r3, r3, #8
 80090f6:	68fa      	ldr	r2, [r7, #12]
 80090f8:	4313      	orrs	r3, r2
 80090fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	f023 0320 	bic.w	r3, r3, #32
 8009102:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	689b      	ldr	r3, [r3, #8]
 8009108:	011b      	lsls	r3, r3, #4
 800910a:	697a      	ldr	r2, [r7, #20]
 800910c:	4313      	orrs	r3, r2
 800910e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	4a1e      	ldr	r2, [pc, #120]	@ (800918c <TIM_OC2_SetConfig+0xd8>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d10d      	bne.n	8009134 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009118:	697b      	ldr	r3, [r7, #20]
 800911a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800911e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	68db      	ldr	r3, [r3, #12]
 8009124:	011b      	lsls	r3, r3, #4
 8009126:	697a      	ldr	r2, [r7, #20]
 8009128:	4313      	orrs	r3, r2
 800912a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800912c:	697b      	ldr	r3, [r7, #20]
 800912e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009132:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	4a15      	ldr	r2, [pc, #84]	@ (800918c <TIM_OC2_SetConfig+0xd8>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d113      	bne.n	8009164 <TIM_OC2_SetConfig+0xb0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009142:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800914a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	695b      	ldr	r3, [r3, #20]
 8009150:	009b      	lsls	r3, r3, #2
 8009152:	693a      	ldr	r2, [r7, #16]
 8009154:	4313      	orrs	r3, r2
 8009156:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	699b      	ldr	r3, [r3, #24]
 800915c:	009b      	lsls	r3, r3, #2
 800915e:	693a      	ldr	r2, [r7, #16]
 8009160:	4313      	orrs	r3, r2
 8009162:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	693a      	ldr	r2, [r7, #16]
 8009168:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	68fa      	ldr	r2, [r7, #12]
 800916e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	685a      	ldr	r2, [r3, #4]
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	697a      	ldr	r2, [r7, #20]
 800917c:	621a      	str	r2, [r3, #32]
}
 800917e:	bf00      	nop
 8009180:	371c      	adds	r7, #28
 8009182:	46bd      	mov	sp, r7
 8009184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009188:	4770      	bx	lr
 800918a:	bf00      	nop
 800918c:	40012c00 	.word	0x40012c00

08009190 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009190:	b480      	push	{r7}
 8009192:	b087      	sub	sp, #28
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
 8009198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6a1b      	ldr	r3, [r3, #32]
 800919e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6a1b      	ldr	r3, [r3, #32]
 80091a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	69db      	ldr	r3, [r3, #28]
 80091b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80091be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f023 0303 	bic.w	r3, r3, #3
 80091ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	68fa      	ldr	r2, [r7, #12]
 80091d2:	4313      	orrs	r3, r2
 80091d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80091dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	689b      	ldr	r3, [r3, #8]
 80091e2:	021b      	lsls	r3, r3, #8
 80091e4:	697a      	ldr	r2, [r7, #20]
 80091e6:	4313      	orrs	r3, r2
 80091e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	4a1d      	ldr	r2, [pc, #116]	@ (8009264 <TIM_OC3_SetConfig+0xd4>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d10d      	bne.n	800920e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80091f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	68db      	ldr	r3, [r3, #12]
 80091fe:	021b      	lsls	r3, r3, #8
 8009200:	697a      	ldr	r2, [r7, #20]
 8009202:	4313      	orrs	r3, r2
 8009204:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800920c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	4a14      	ldr	r2, [pc, #80]	@ (8009264 <TIM_OC3_SetConfig+0xd4>)
 8009212:	4293      	cmp	r3, r2
 8009214:	d113      	bne.n	800923e <TIM_OC3_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009216:	693b      	ldr	r3, [r7, #16]
 8009218:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800921c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009224:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	695b      	ldr	r3, [r3, #20]
 800922a:	011b      	lsls	r3, r3, #4
 800922c:	693a      	ldr	r2, [r7, #16]
 800922e:	4313      	orrs	r3, r2
 8009230:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	699b      	ldr	r3, [r3, #24]
 8009236:	011b      	lsls	r3, r3, #4
 8009238:	693a      	ldr	r2, [r7, #16]
 800923a:	4313      	orrs	r3, r2
 800923c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	693a      	ldr	r2, [r7, #16]
 8009242:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	68fa      	ldr	r2, [r7, #12]
 8009248:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	685a      	ldr	r2, [r3, #4]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	697a      	ldr	r2, [r7, #20]
 8009256:	621a      	str	r2, [r3, #32]
}
 8009258:	bf00      	nop
 800925a:	371c      	adds	r7, #28
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr
 8009264:	40012c00 	.word	0x40012c00

08009268 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009268:	b480      	push	{r7}
 800926a:	b087      	sub	sp, #28
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
 8009270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6a1b      	ldr	r3, [r3, #32]
 8009276:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6a1b      	ldr	r3, [r3, #32]
 800927c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	69db      	ldr	r3, [r3, #28]
 800928e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009296:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800929a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	021b      	lsls	r3, r3, #8
 80092aa:	68fa      	ldr	r2, [r7, #12]
 80092ac:	4313      	orrs	r3, r2
 80092ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80092b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	689b      	ldr	r3, [r3, #8]
 80092bc:	031b      	lsls	r3, r3, #12
 80092be:	697a      	ldr	r2, [r7, #20]
 80092c0:	4313      	orrs	r3, r2
 80092c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	4a1e      	ldr	r2, [pc, #120]	@ (8009340 <TIM_OC4_SetConfig+0xd8>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d10d      	bne.n	80092e8 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	68db      	ldr	r3, [r3, #12]
 80092d8:	031b      	lsls	r3, r3, #12
 80092da:	697a      	ldr	r2, [r7, #20]
 80092dc:	4313      	orrs	r3, r2
 80092de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80092e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	4a15      	ldr	r2, [pc, #84]	@ (8009340 <TIM_OC4_SetConfig+0xd8>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d113      	bne.n	8009318 <TIM_OC4_SetConfig+0xb0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80092f6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80092fe:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	695b      	ldr	r3, [r3, #20]
 8009304:	019b      	lsls	r3, r3, #6
 8009306:	693a      	ldr	r2, [r7, #16]
 8009308:	4313      	orrs	r3, r2
 800930a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	699b      	ldr	r3, [r3, #24]
 8009310:	019b      	lsls	r3, r3, #6
 8009312:	693a      	ldr	r2, [r7, #16]
 8009314:	4313      	orrs	r3, r2
 8009316:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	693a      	ldr	r2, [r7, #16]
 800931c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	68fa      	ldr	r2, [r7, #12]
 8009322:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	685a      	ldr	r2, [r3, #4]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	697a      	ldr	r2, [r7, #20]
 8009330:	621a      	str	r2, [r3, #32]
}
 8009332:	bf00      	nop
 8009334:	371c      	adds	r7, #28
 8009336:	46bd      	mov	sp, r7
 8009338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933c:	4770      	bx	lr
 800933e:	bf00      	nop
 8009340:	40012c00 	.word	0x40012c00

08009344 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009344:	b480      	push	{r7}
 8009346:	b087      	sub	sp, #28
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6a1b      	ldr	r3, [r3, #32]
 8009352:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6a1b      	ldr	r3, [r3, #32]
 8009358:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800936a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009372:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	68fa      	ldr	r2, [r7, #12]
 800937e:	4313      	orrs	r3, r2
 8009380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009382:	693b      	ldr	r3, [r7, #16]
 8009384:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009388:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	041b      	lsls	r3, r3, #16
 8009390:	693a      	ldr	r2, [r7, #16]
 8009392:	4313      	orrs	r3, r2
 8009394:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	4a0f      	ldr	r2, [pc, #60]	@ (80093d8 <TIM_OC5_SetConfig+0x94>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d109      	bne.n	80093b2 <TIM_OC5_SetConfig+0x6e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800939e:	697b      	ldr	r3, [r7, #20]
 80093a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	695b      	ldr	r3, [r3, #20]
 80093aa:	021b      	lsls	r3, r3, #8
 80093ac:	697a      	ldr	r2, [r7, #20]
 80093ae:	4313      	orrs	r3, r2
 80093b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	697a      	ldr	r2, [r7, #20]
 80093b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	68fa      	ldr	r2, [r7, #12]
 80093bc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	685a      	ldr	r2, [r3, #4]
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	693a      	ldr	r2, [r7, #16]
 80093ca:	621a      	str	r2, [r3, #32]
}
 80093cc:	bf00      	nop
 80093ce:	371c      	adds	r7, #28
 80093d0:	46bd      	mov	sp, r7
 80093d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d6:	4770      	bx	lr
 80093d8:	40012c00 	.word	0x40012c00

080093dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80093dc:	b480      	push	{r7}
 80093de:	b087      	sub	sp, #28
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
 80093e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6a1b      	ldr	r3, [r3, #32]
 80093ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6a1b      	ldr	r3, [r3, #32]
 80093f0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800940a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800940e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	021b      	lsls	r3, r3, #8
 8009416:	68fa      	ldr	r2, [r7, #12]
 8009418:	4313      	orrs	r3, r2
 800941a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009422:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	051b      	lsls	r3, r3, #20
 800942a:	693a      	ldr	r2, [r7, #16]
 800942c:	4313      	orrs	r3, r2
 800942e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	4a10      	ldr	r2, [pc, #64]	@ (8009474 <TIM_OC6_SetConfig+0x98>)
 8009434:	4293      	cmp	r3, r2
 8009436:	d109      	bne.n	800944c <TIM_OC6_SetConfig+0x70>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009438:	697b      	ldr	r3, [r7, #20]
 800943a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800943e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	695b      	ldr	r3, [r3, #20]
 8009444:	029b      	lsls	r3, r3, #10
 8009446:	697a      	ldr	r2, [r7, #20]
 8009448:	4313      	orrs	r3, r2
 800944a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	697a      	ldr	r2, [r7, #20]
 8009450:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	68fa      	ldr	r2, [r7, #12]
 8009456:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	685a      	ldr	r2, [r3, #4]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	693a      	ldr	r2, [r7, #16]
 8009464:	621a      	str	r2, [r3, #32]
}
 8009466:	bf00      	nop
 8009468:	371c      	adds	r7, #28
 800946a:	46bd      	mov	sp, r7
 800946c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009470:	4770      	bx	lr
 8009472:	bf00      	nop
 8009474:	40012c00 	.word	0x40012c00

08009478 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009478:	b480      	push	{r7}
 800947a:	b087      	sub	sp, #28
 800947c:	af00      	add	r7, sp, #0
 800947e:	60f8      	str	r0, [r7, #12]
 8009480:	60b9      	str	r1, [r7, #8]
 8009482:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	6a1b      	ldr	r3, [r3, #32]
 8009488:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	6a1b      	ldr	r3, [r3, #32]
 800948e:	f023 0201 	bic.w	r2, r3, #1
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	699b      	ldr	r3, [r3, #24]
 800949a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800949c:	693b      	ldr	r3, [r7, #16]
 800949e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80094a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	011b      	lsls	r3, r3, #4
 80094a8:	693a      	ldr	r2, [r7, #16]
 80094aa:	4313      	orrs	r3, r2
 80094ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	f023 030a 	bic.w	r3, r3, #10
 80094b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80094b6:	697a      	ldr	r2, [r7, #20]
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	4313      	orrs	r3, r2
 80094bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	693a      	ldr	r2, [r7, #16]
 80094c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	697a      	ldr	r2, [r7, #20]
 80094c8:	621a      	str	r2, [r3, #32]
}
 80094ca:	bf00      	nop
 80094cc:	371c      	adds	r7, #28
 80094ce:	46bd      	mov	sp, r7
 80094d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d4:	4770      	bx	lr

080094d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80094d6:	b480      	push	{r7}
 80094d8:	b087      	sub	sp, #28
 80094da:	af00      	add	r7, sp, #0
 80094dc:	60f8      	str	r0, [r7, #12]
 80094de:	60b9      	str	r1, [r7, #8]
 80094e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	6a1b      	ldr	r3, [r3, #32]
 80094e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	6a1b      	ldr	r3, [r3, #32]
 80094ec:	f023 0210 	bic.w	r2, r3, #16
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	699b      	ldr	r3, [r3, #24]
 80094f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009500:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	031b      	lsls	r3, r3, #12
 8009506:	693a      	ldr	r2, [r7, #16]
 8009508:	4313      	orrs	r3, r2
 800950a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009512:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	011b      	lsls	r3, r3, #4
 8009518:	697a      	ldr	r2, [r7, #20]
 800951a:	4313      	orrs	r3, r2
 800951c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	693a      	ldr	r2, [r7, #16]
 8009522:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	697a      	ldr	r2, [r7, #20]
 8009528:	621a      	str	r2, [r3, #32]
}
 800952a:	bf00      	nop
 800952c:	371c      	adds	r7, #28
 800952e:	46bd      	mov	sp, r7
 8009530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009534:	4770      	bx	lr

08009536 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009536:	b480      	push	{r7}
 8009538:	b085      	sub	sp, #20
 800953a:	af00      	add	r7, sp, #0
 800953c:	6078      	str	r0, [r7, #4]
 800953e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	689b      	ldr	r3, [r3, #8]
 8009544:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800954c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009550:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009552:	683a      	ldr	r2, [r7, #0]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	4313      	orrs	r3, r2
 8009558:	f043 0307 	orr.w	r3, r3, #7
 800955c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	68fa      	ldr	r2, [r7, #12]
 8009562:	609a      	str	r2, [r3, #8]
}
 8009564:	bf00      	nop
 8009566:	3714      	adds	r7, #20
 8009568:	46bd      	mov	sp, r7
 800956a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956e:	4770      	bx	lr

08009570 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009570:	b480      	push	{r7}
 8009572:	b087      	sub	sp, #28
 8009574:	af00      	add	r7, sp, #0
 8009576:	60f8      	str	r0, [r7, #12]
 8009578:	60b9      	str	r1, [r7, #8]
 800957a:	607a      	str	r2, [r7, #4]
 800957c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	689b      	ldr	r3, [r3, #8]
 8009582:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800958a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	021a      	lsls	r2, r3, #8
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	431a      	orrs	r2, r3
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	4313      	orrs	r3, r2
 8009598:	697a      	ldr	r2, [r7, #20]
 800959a:	4313      	orrs	r3, r2
 800959c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	697a      	ldr	r2, [r7, #20]
 80095a2:	609a      	str	r2, [r3, #8]
}
 80095a4:	bf00      	nop
 80095a6:	371c      	adds	r7, #28
 80095a8:	46bd      	mov	sp, r7
 80095aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ae:	4770      	bx	lr

080095b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80095b0:	b480      	push	{r7}
 80095b2:	b087      	sub	sp, #28
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	60f8      	str	r0, [r7, #12]
 80095b8:	60b9      	str	r1, [r7, #8]
 80095ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	f003 031f 	and.w	r3, r3, #31
 80095c2:	2201      	movs	r2, #1
 80095c4:	fa02 f303 	lsl.w	r3, r2, r3
 80095c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6a1a      	ldr	r2, [r3, #32]
 80095ce:	697b      	ldr	r3, [r7, #20]
 80095d0:	43db      	mvns	r3, r3
 80095d2:	401a      	ands	r2, r3
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6a1a      	ldr	r2, [r3, #32]
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	f003 031f 	and.w	r3, r3, #31
 80095e2:	6879      	ldr	r1, [r7, #4]
 80095e4:	fa01 f303 	lsl.w	r3, r1, r3
 80095e8:	431a      	orrs	r2, r3
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	621a      	str	r2, [r3, #32]
}
 80095ee:	bf00      	nop
 80095f0:	371c      	adds	r7, #28
 80095f2:	46bd      	mov	sp, r7
 80095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f8:	4770      	bx	lr
	...

080095fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80095fc:	b480      	push	{r7}
 80095fe:	b085      	sub	sp, #20
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
 8009604:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800960c:	2b01      	cmp	r3, #1
 800960e:	d101      	bne.n	8009614 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009610:	2302      	movs	r3, #2
 8009612:	e051      	b.n	80096b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2201      	movs	r2, #1
 8009618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2202      	movs	r2, #2
 8009620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	685b      	ldr	r3, [r3, #4]
 800962a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	689b      	ldr	r3, [r3, #8]
 8009632:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	4a22      	ldr	r2, [pc, #136]	@ (80096c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d108      	bne.n	8009650 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009644:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	68fa      	ldr	r2, [r7, #12]
 800964c:	4313      	orrs	r3, r2
 800964e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8009656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800965a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	68fa      	ldr	r2, [r7, #12]
 8009662:	4313      	orrs	r3, r2
 8009664:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a14      	ldr	r2, [pc, #80]	@ (80096c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d009      	beq.n	800968c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009680:	d004      	beq.n	800968c <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a10      	ldr	r2, [pc, #64]	@ (80096c8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d10c      	bne.n	80096a6 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009692:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	689b      	ldr	r3, [r3, #8]
 8009698:	68ba      	ldr	r2, [r7, #8]
 800969a:	4313      	orrs	r3, r2
 800969c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	68ba      	ldr	r2, [r7, #8]
 80096a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2201      	movs	r2, #1
 80096aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2200      	movs	r2, #0
 80096b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80096b6:	2300      	movs	r3, #0
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3714      	adds	r7, #20
 80096bc:	46bd      	mov	sp, r7
 80096be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c2:	4770      	bx	lr
 80096c4:	40012c00 	.word	0x40012c00
 80096c8:	40000400 	.word	0x40000400

080096cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80096cc:	b480      	push	{r7}
 80096ce:	b085      	sub	sp, #20
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80096d6:	2300      	movs	r3, #0
 80096d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	d101      	bne.n	80096e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80096e4:	2302      	movs	r3, #2
 80096e6:	e06e      	b.n	80097c6 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2201      	movs	r2, #1
 80096ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	68db      	ldr	r3, [r3, #12]
 80096fa:	4313      	orrs	r3, r2
 80096fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	689b      	ldr	r3, [r3, #8]
 8009708:	4313      	orrs	r3, r2
 800970a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	4313      	orrs	r3, r2
 8009718:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4313      	orrs	r3, r2
 8009726:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	691b      	ldr	r3, [r3, #16]
 8009732:	4313      	orrs	r3, r2
 8009734:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	695b      	ldr	r3, [r3, #20]
 8009740:	4313      	orrs	r3, r2
 8009742:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800974e:	4313      	orrs	r3, r2
 8009750:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	699b      	ldr	r3, [r3, #24]
 800975c:	041b      	lsls	r3, r3, #16
 800975e:	4313      	orrs	r3, r2
 8009760:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	69db      	ldr	r3, [r3, #28]
 800976c:	4313      	orrs	r3, r2
 800976e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4a17      	ldr	r2, [pc, #92]	@ (80097d4 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d11c      	bne.n	80097b4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009784:	051b      	lsls	r3, r3, #20
 8009786:	4313      	orrs	r3, r2
 8009788:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	6a1b      	ldr	r3, [r3, #32]
 8009794:	4313      	orrs	r3, r2
 8009796:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097a2:	4313      	orrs	r3, r2
 80097a4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097b0:	4313      	orrs	r3, r2
 80097b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	68fa      	ldr	r2, [r7, #12]
 80097ba:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2200      	movs	r2, #0
 80097c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80097c4:	2300      	movs	r3, #0
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3714      	adds	r7, #20
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr
 80097d2:	bf00      	nop
 80097d4:	40012c00 	.word	0x40012c00

080097d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b082      	sub	sp, #8
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d101      	bne.n	80097ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80097e6:	2301      	movs	r3, #1
 80097e8:	e042      	b.n	8009870 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d106      	bne.n	8009802 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2200      	movs	r2, #0
 80097f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f7f8 fc79 	bl	80020f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	2224      	movs	r2, #36	@ 0x24
 8009806:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	681a      	ldr	r2, [r3, #0]
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f022 0201 	bic.w	r2, r2, #1
 8009818:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800981e:	2b00      	cmp	r3, #0
 8009820:	d002      	beq.n	8009828 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 fa44 	bl	8009cb0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009828:	6878      	ldr	r0, [r7, #4]
 800982a:	f000 f8c3 	bl	80099b4 <UART_SetConfig>
 800982e:	4603      	mov	r3, r0
 8009830:	2b01      	cmp	r3, #1
 8009832:	d101      	bne.n	8009838 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009834:	2301      	movs	r3, #1
 8009836:	e01b      	b.n	8009870 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	685a      	ldr	r2, [r3, #4]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009846:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	689a      	ldr	r2, [r3, #8]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009856:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	681a      	ldr	r2, [r3, #0]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f042 0201 	orr.w	r2, r2, #1
 8009866:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f000 fac3 	bl	8009df4 <UART_CheckIdleState>
 800986e:	4603      	mov	r3, r0
}
 8009870:	4618      	mov	r0, r3
 8009872:	3708      	adds	r7, #8
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b08a      	sub	sp, #40	@ 0x28
 800987c:	af02      	add	r7, sp, #8
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	603b      	str	r3, [r7, #0]
 8009884:	4613      	mov	r3, r2
 8009886:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800988e:	2b20      	cmp	r3, #32
 8009890:	f040 808b 	bne.w	80099aa <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d002      	beq.n	80098a0 <HAL_UART_Transmit+0x28>
 800989a:	88fb      	ldrh	r3, [r7, #6]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d101      	bne.n	80098a4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80098a0:	2301      	movs	r3, #1
 80098a2:	e083      	b.n	80099ac <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	689b      	ldr	r3, [r3, #8]
 80098aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098ae:	2b80      	cmp	r3, #128	@ 0x80
 80098b0:	d107      	bne.n	80098c2 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	689a      	ldr	r2, [r3, #8]
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80098c0:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2200      	movs	r2, #0
 80098c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2221      	movs	r2, #33	@ 0x21
 80098ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80098d2:	f7f8 fe9d 	bl	8002610 <HAL_GetTick>
 80098d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	88fa      	ldrh	r2, [r7, #6]
 80098dc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	88fa      	ldrh	r2, [r7, #6]
 80098e4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	689b      	ldr	r3, [r3, #8]
 80098ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098f0:	d108      	bne.n	8009904 <HAL_UART_Transmit+0x8c>
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	691b      	ldr	r3, [r3, #16]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d104      	bne.n	8009904 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 80098fa:	2300      	movs	r3, #0
 80098fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	61bb      	str	r3, [r7, #24]
 8009902:	e003      	b.n	800990c <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009908:	2300      	movs	r3, #0
 800990a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800990c:	e030      	b.n	8009970 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	9300      	str	r3, [sp, #0]
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	2200      	movs	r2, #0
 8009916:	2180      	movs	r1, #128	@ 0x80
 8009918:	68f8      	ldr	r0, [r7, #12]
 800991a:	f000 fb15 	bl	8009f48 <UART_WaitOnFlagUntilTimeout>
 800991e:	4603      	mov	r3, r0
 8009920:	2b00      	cmp	r3, #0
 8009922:	d005      	beq.n	8009930 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2220      	movs	r2, #32
 8009928:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800992c:	2303      	movs	r3, #3
 800992e:	e03d      	b.n	80099ac <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8009930:	69fb      	ldr	r3, [r7, #28]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d10b      	bne.n	800994e <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009936:	69bb      	ldr	r3, [r7, #24]
 8009938:	881b      	ldrh	r3, [r3, #0]
 800993a:	461a      	mov	r2, r3
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009944:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009946:	69bb      	ldr	r3, [r7, #24]
 8009948:	3302      	adds	r3, #2
 800994a:	61bb      	str	r3, [r7, #24]
 800994c:	e007      	b.n	800995e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800994e:	69fb      	ldr	r3, [r7, #28]
 8009950:	781a      	ldrb	r2, [r3, #0]
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009958:	69fb      	ldr	r3, [r7, #28]
 800995a:	3301      	adds	r3, #1
 800995c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009964:	b29b      	uxth	r3, r3
 8009966:	3b01      	subs	r3, #1
 8009968:	b29a      	uxth	r2, r3
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009976:	b29b      	uxth	r3, r3
 8009978:	2b00      	cmp	r3, #0
 800997a:	d1c8      	bne.n	800990e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	9300      	str	r3, [sp, #0]
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	2200      	movs	r2, #0
 8009984:	2140      	movs	r1, #64	@ 0x40
 8009986:	68f8      	ldr	r0, [r7, #12]
 8009988:	f000 fade 	bl	8009f48 <UART_WaitOnFlagUntilTimeout>
 800998c:	4603      	mov	r3, r0
 800998e:	2b00      	cmp	r3, #0
 8009990:	d005      	beq.n	800999e <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	2220      	movs	r2, #32
 8009996:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800999a:	2303      	movs	r3, #3
 800999c:	e006      	b.n	80099ac <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2220      	movs	r2, #32
 80099a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80099a6:	2300      	movs	r3, #0
 80099a8:	e000      	b.n	80099ac <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 80099aa:	2302      	movs	r3, #2
  }
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3720      	adds	r7, #32
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}

080099b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80099b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80099b8:	b094      	sub	sp, #80	@ 0x50
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80099be:	2300      	movs	r3, #0
 80099c0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80099c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099c6:	689a      	ldr	r2, [r3, #8]
 80099c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099ca:	691b      	ldr	r3, [r3, #16]
 80099cc:	431a      	orrs	r2, r3
 80099ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099d0:	695b      	ldr	r3, [r3, #20]
 80099d2:	431a      	orrs	r2, r3
 80099d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099d6:	69db      	ldr	r3, [r3, #28]
 80099d8:	4313      	orrs	r3, r2
 80099da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80099dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	498a      	ldr	r1, [pc, #552]	@ (8009c0c <UART_SetConfig+0x258>)
 80099e4:	4019      	ands	r1, r3
 80099e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099e8:	681a      	ldr	r2, [r3, #0]
 80099ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099ec:	430b      	orrs	r3, r1
 80099ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80099f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80099fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099fc:	68d9      	ldr	r1, [r3, #12]
 80099fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a00:	681a      	ldr	r2, [r3, #0]
 8009a02:	ea40 0301 	orr.w	r3, r0, r1
 8009a06:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a0a:	699b      	ldr	r3, [r3, #24]
 8009a0c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a10:	681a      	ldr	r2, [r3, #0]
 8009a12:	4b7f      	ldr	r3, [pc, #508]	@ (8009c10 <UART_SetConfig+0x25c>)
 8009a14:	429a      	cmp	r2, r3
 8009a16:	d004      	beq.n	8009a22 <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009a18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a1a:	6a1a      	ldr	r2, [r3, #32]
 8009a1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	689b      	ldr	r3, [r3, #8]
 8009a28:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8009a2c:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8009a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a32:	681a      	ldr	r2, [r3, #0]
 8009a34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a36:	430b      	orrs	r3, r1
 8009a38:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a40:	f023 000f 	bic.w	r0, r3, #15
 8009a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a46:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8009a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a4a:	681a      	ldr	r2, [r3, #0]
 8009a4c:	ea40 0301 	orr.w	r3, r0, r1
 8009a50:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a54:	681a      	ldr	r2, [r3, #0]
 8009a56:	4b6f      	ldr	r3, [pc, #444]	@ (8009c14 <UART_SetConfig+0x260>)
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d102      	bne.n	8009a62 <UART_SetConfig+0xae>
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a60:	e01a      	b.n	8009a98 <UART_SetConfig+0xe4>
 8009a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a64:	681a      	ldr	r2, [r3, #0]
 8009a66:	4b6c      	ldr	r3, [pc, #432]	@ (8009c18 <UART_SetConfig+0x264>)
 8009a68:	429a      	cmp	r2, r3
 8009a6a:	d102      	bne.n	8009a72 <UART_SetConfig+0xbe>
 8009a6c:	2302      	movs	r3, #2
 8009a6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a70:	e012      	b.n	8009a98 <UART_SetConfig+0xe4>
 8009a72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a74:	681a      	ldr	r2, [r3, #0]
 8009a76:	4b69      	ldr	r3, [pc, #420]	@ (8009c1c <UART_SetConfig+0x268>)
 8009a78:	429a      	cmp	r2, r3
 8009a7a:	d102      	bne.n	8009a82 <UART_SetConfig+0xce>
 8009a7c:	2304      	movs	r3, #4
 8009a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a80:	e00a      	b.n	8009a98 <UART_SetConfig+0xe4>
 8009a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a84:	681a      	ldr	r2, [r3, #0]
 8009a86:	4b62      	ldr	r3, [pc, #392]	@ (8009c10 <UART_SetConfig+0x25c>)
 8009a88:	429a      	cmp	r2, r3
 8009a8a:	d103      	bne.n	8009a94 <UART_SetConfig+0xe0>
 8009a8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009a90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a92:	e001      	b.n	8009a98 <UART_SetConfig+0xe4>
 8009a94:	2300      	movs	r3, #0
 8009a96:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a9a:	681a      	ldr	r2, [r3, #0]
 8009a9c:	4b5c      	ldr	r3, [pc, #368]	@ (8009c10 <UART_SetConfig+0x25c>)
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d171      	bne.n	8009b86 <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009aa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	623b      	str	r3, [r7, #32]
 8009aa8:	627a      	str	r2, [r7, #36]	@ 0x24
 8009aaa:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009aae:	f7fd fea5 	bl	80077fc <HAL_RCCEx_GetPeriphCLKFreq>
 8009ab2:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8009ab4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	f000 80e2 	beq.w	8009c80 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ac0:	4a57      	ldr	r2, [pc, #348]	@ (8009c20 <UART_SetConfig+0x26c>)
 8009ac2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ac6:	461a      	mov	r2, r3
 8009ac8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009aca:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ace:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ad2:	685a      	ldr	r2, [r3, #4]
 8009ad4:	4613      	mov	r3, r2
 8009ad6:	005b      	lsls	r3, r3, #1
 8009ad8:	4413      	add	r3, r2
 8009ada:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009adc:	429a      	cmp	r2, r3
 8009ade:	d305      	bcc.n	8009aec <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ae2:	685b      	ldr	r3, [r3, #4]
 8009ae4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009ae6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d903      	bls.n	8009af4 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8009aec:	2301      	movs	r3, #1
 8009aee:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009af2:	e0c5      	b.n	8009c80 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009af4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009af6:	2200      	movs	r2, #0
 8009af8:	61bb      	str	r3, [r7, #24]
 8009afa:	61fa      	str	r2, [r7, #28]
 8009afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b00:	4a47      	ldr	r2, [pc, #284]	@ (8009c20 <UART_SetConfig+0x26c>)
 8009b02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b06:	b29b      	uxth	r3, r3
 8009b08:	2200      	movs	r2, #0
 8009b0a:	613b      	str	r3, [r7, #16]
 8009b0c:	617a      	str	r2, [r7, #20]
 8009b0e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009b12:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009b16:	f7f7 f9e9 	bl	8000eec <__aeabi_uldivmod>
 8009b1a:	4602      	mov	r2, r0
 8009b1c:	460b      	mov	r3, r1
 8009b1e:	4610      	mov	r0, r2
 8009b20:	4619      	mov	r1, r3
 8009b22:	f04f 0200 	mov.w	r2, #0
 8009b26:	f04f 0300 	mov.w	r3, #0
 8009b2a:	020b      	lsls	r3, r1, #8
 8009b2c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009b30:	0202      	lsls	r2, r0, #8
 8009b32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b34:	6849      	ldr	r1, [r1, #4]
 8009b36:	0849      	lsrs	r1, r1, #1
 8009b38:	2000      	movs	r0, #0
 8009b3a:	460c      	mov	r4, r1
 8009b3c:	4605      	mov	r5, r0
 8009b3e:	eb12 0804 	adds.w	r8, r2, r4
 8009b42:	eb43 0905 	adc.w	r9, r3, r5
 8009b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b48:	685b      	ldr	r3, [r3, #4]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	60bb      	str	r3, [r7, #8]
 8009b4e:	60fa      	str	r2, [r7, #12]
 8009b50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009b54:	4640      	mov	r0, r8
 8009b56:	4649      	mov	r1, r9
 8009b58:	f7f7 f9c8 	bl	8000eec <__aeabi_uldivmod>
 8009b5c:	4602      	mov	r2, r0
 8009b5e:	460b      	mov	r3, r1
 8009b60:	4613      	mov	r3, r2
 8009b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009b64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b6a:	d308      	bcc.n	8009b7e <UART_SetConfig+0x1ca>
 8009b6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b72:	d204      	bcs.n	8009b7e <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 8009b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009b7a:	60da      	str	r2, [r3, #12]
 8009b7c:	e080      	b.n	8009c80 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 8009b7e:	2301      	movs	r3, #1
 8009b80:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009b84:	e07c      	b.n	8009c80 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b88:	69db      	ldr	r3, [r3, #28]
 8009b8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b8e:	d149      	bne.n	8009c24 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009b90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b92:	2200      	movs	r2, #0
 8009b94:	603b      	str	r3, [r7, #0]
 8009b96:	607a      	str	r2, [r7, #4]
 8009b98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b9c:	f7fd fe2e 	bl	80077fc <HAL_RCCEx_GetPeriphCLKFreq>
 8009ba0:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009ba2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d06b      	beq.n	8009c80 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bac:	4a1c      	ldr	r2, [pc, #112]	@ (8009c20 <UART_SetConfig+0x26c>)
 8009bae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009bb2:	461a      	mov	r2, r3
 8009bb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bb6:	fbb3 f3f2 	udiv	r3, r3, r2
 8009bba:	005a      	lsls	r2, r3, #1
 8009bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	085b      	lsrs	r3, r3, #1
 8009bc2:	441a      	add	r2, r3
 8009bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bc6:	685b      	ldr	r3, [r3, #4]
 8009bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bd0:	2b0f      	cmp	r3, #15
 8009bd2:	d916      	bls.n	8009c02 <UART_SetConfig+0x24e>
 8009bd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009bda:	d212      	bcs.n	8009c02 <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009bdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bde:	b29b      	uxth	r3, r3
 8009be0:	f023 030f 	bic.w	r3, r3, #15
 8009be4:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009be6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009be8:	085b      	lsrs	r3, r3, #1
 8009bea:	b29b      	uxth	r3, r3
 8009bec:	f003 0307 	and.w	r3, r3, #7
 8009bf0:	b29a      	uxth	r2, r3
 8009bf2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009bf4:	4313      	orrs	r3, r2
 8009bf6:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8009bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8009bfe:	60da      	str	r2, [r3, #12]
 8009c00:	e03e      	b.n	8009c80 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8009c02:	2301      	movs	r3, #1
 8009c04:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009c08:	e03a      	b.n	8009c80 <UART_SetConfig+0x2cc>
 8009c0a:	bf00      	nop
 8009c0c:	cfff69f3 	.word	0xcfff69f3
 8009c10:	44002400 	.word	0x44002400
 8009c14:	40013800 	.word	0x40013800
 8009c18:	40004400 	.word	0x40004400
 8009c1c:	40004800 	.word	0x40004800
 8009c20:	0800fe84 	.word	0x0800fe84
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009c24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c26:	2200      	movs	r2, #0
 8009c28:	469a      	mov	sl, r3
 8009c2a:	4693      	mov	fp, r2
 8009c2c:	4650      	mov	r0, sl
 8009c2e:	4659      	mov	r1, fp
 8009c30:	f7fd fde4 	bl	80077fc <HAL_RCCEx_GetPeriphCLKFreq>
 8009c34:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8009c36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d021      	beq.n	8009c80 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c40:	4a1a      	ldr	r2, [pc, #104]	@ (8009cac <UART_SetConfig+0x2f8>)
 8009c42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c46:	461a      	mov	r2, r3
 8009c48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c4a:	fbb3 f2f2 	udiv	r2, r3, r2
 8009c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c50:	685b      	ldr	r3, [r3, #4]
 8009c52:	085b      	lsrs	r3, r3, #1
 8009c54:	441a      	add	r2, r3
 8009c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c62:	2b0f      	cmp	r3, #15
 8009c64:	d909      	bls.n	8009c7a <UART_SetConfig+0x2c6>
 8009c66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c6c:	d205      	bcs.n	8009c7a <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009c6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c70:	b29a      	uxth	r2, r3
 8009c72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	60da      	str	r2, [r3, #12]
 8009c78:	e002      	b.n	8009c80 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c82:	2201      	movs	r2, #1
 8009c84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c8a:	2201      	movs	r2, #1
 8009c8c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c92:	2200      	movs	r2, #0
 8009c94:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c98:	2200      	movs	r2, #0
 8009c9a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009c9c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3750      	adds	r7, #80	@ 0x50
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009caa:	bf00      	nop
 8009cac:	0800fe84 	.word	0x0800fe84

08009cb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b083      	sub	sp, #12
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cbc:	f003 0308 	and.w	r3, r3, #8
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d00a      	beq.n	8009cda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	685b      	ldr	r3, [r3, #4]
 8009cca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	430a      	orrs	r2, r1
 8009cd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cde:	f003 0301 	and.w	r3, r3, #1
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d00a      	beq.n	8009cfc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	685b      	ldr	r3, [r3, #4]
 8009cec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	430a      	orrs	r2, r1
 8009cfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d00:	f003 0302 	and.w	r3, r3, #2
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d00a      	beq.n	8009d1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	685b      	ldr	r3, [r3, #4]
 8009d0e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	430a      	orrs	r2, r1
 8009d1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d22:	f003 0304 	and.w	r3, r3, #4
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d00a      	beq.n	8009d40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	685b      	ldr	r3, [r3, #4]
 8009d30:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	430a      	orrs	r2, r1
 8009d3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d44:	f003 0310 	and.w	r3, r3, #16
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d00a      	beq.n	8009d62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	689b      	ldr	r3, [r3, #8]
 8009d52:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	430a      	orrs	r2, r1
 8009d60:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d66:	f003 0320 	and.w	r3, r3, #32
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d00a      	beq.n	8009d84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	689b      	ldr	r3, [r3, #8]
 8009d74:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	430a      	orrs	r2, r1
 8009d82:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d01a      	beq.n	8009dc6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	685b      	ldr	r3, [r3, #4]
 8009d96:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	430a      	orrs	r2, r1
 8009da4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009daa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009dae:	d10a      	bne.n	8009dc6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	685b      	ldr	r3, [r3, #4]
 8009db6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	430a      	orrs	r2, r1
 8009dc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d00a      	beq.n	8009de8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	685b      	ldr	r3, [r3, #4]
 8009dd8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	430a      	orrs	r2, r1
 8009de6:	605a      	str	r2, [r3, #4]
  }
}
 8009de8:	bf00      	nop
 8009dea:	370c      	adds	r7, #12
 8009dec:	46bd      	mov	sp, r7
 8009dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df2:	4770      	bx	lr

08009df4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b098      	sub	sp, #96	@ 0x60
 8009df8:	af02      	add	r7, sp, #8
 8009dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2200      	movs	r2, #0
 8009e00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009e04:	f7f8 fc04 	bl	8002610 <HAL_GetTick>
 8009e08:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	f003 0308 	and.w	r3, r3, #8
 8009e14:	2b08      	cmp	r3, #8
 8009e16:	d12f      	bne.n	8009e78 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e1c:	9300      	str	r3, [sp, #0]
 8009e1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e20:	2200      	movs	r2, #0
 8009e22:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f000 f88e 	bl	8009f48 <UART_WaitOnFlagUntilTimeout>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d022      	beq.n	8009e78 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e3a:	e853 3f00 	ldrex	r3, [r3]
 8009e3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e46:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	461a      	mov	r2, r3
 8009e4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e50:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e52:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e58:	e841 2300 	strex	r3, r2, [r1]
 8009e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d1e6      	bne.n	8009e32 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2220      	movs	r2, #32
 8009e68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e74:	2303      	movs	r3, #3
 8009e76:	e063      	b.n	8009f40 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f003 0304 	and.w	r3, r3, #4
 8009e82:	2b04      	cmp	r3, #4
 8009e84:	d149      	bne.n	8009f1a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e86:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e8a:	9300      	str	r3, [sp, #0]
 8009e8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f000 f857 	bl	8009f48 <UART_WaitOnFlagUntilTimeout>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d03c      	beq.n	8009f1a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea8:	e853 3f00 	ldrex	r3, [r3]
 8009eac:	623b      	str	r3, [r7, #32]
   return(result);
 8009eae:	6a3b      	ldr	r3, [r7, #32]
 8009eb0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009eb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	461a      	mov	r2, r3
 8009ebc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ebe:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ec0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ec2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ec4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ec6:	e841 2300 	strex	r3, r2, [r1]
 8009eca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d1e6      	bne.n	8009ea0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	3308      	adds	r3, #8
 8009ed8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	e853 3f00 	ldrex	r3, [r3]
 8009ee0:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	f023 0301 	bic.w	r3, r3, #1
 8009ee8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	3308      	adds	r3, #8
 8009ef0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ef2:	61fa      	str	r2, [r7, #28]
 8009ef4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef6:	69b9      	ldr	r1, [r7, #24]
 8009ef8:	69fa      	ldr	r2, [r7, #28]
 8009efa:	e841 2300 	strex	r3, r2, [r1]
 8009efe:	617b      	str	r3, [r7, #20]
   return(result);
 8009f00:	697b      	ldr	r3, [r7, #20]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d1e5      	bne.n	8009ed2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2220      	movs	r2, #32
 8009f0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2200      	movs	r2, #0
 8009f12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f16:	2303      	movs	r3, #3
 8009f18:	e012      	b.n	8009f40 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2220      	movs	r2, #32
 8009f1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2220      	movs	r2, #32
 8009f26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2200      	movs	r2, #0
 8009f34:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f3e:	2300      	movs	r3, #0
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	3758      	adds	r7, #88	@ 0x58
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}

08009f48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b084      	sub	sp, #16
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	60f8      	str	r0, [r7, #12]
 8009f50:	60b9      	str	r1, [r7, #8]
 8009f52:	603b      	str	r3, [r7, #0]
 8009f54:	4613      	mov	r3, r2
 8009f56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f58:	e04f      	b.n	8009ffa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f5a:	69bb      	ldr	r3, [r7, #24]
 8009f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f60:	d04b      	beq.n	8009ffa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f62:	f7f8 fb55 	bl	8002610 <HAL_GetTick>
 8009f66:	4602      	mov	r2, r0
 8009f68:	683b      	ldr	r3, [r7, #0]
 8009f6a:	1ad3      	subs	r3, r2, r3
 8009f6c:	69ba      	ldr	r2, [r7, #24]
 8009f6e:	429a      	cmp	r2, r3
 8009f70:	d302      	bcc.n	8009f78 <UART_WaitOnFlagUntilTimeout+0x30>
 8009f72:	69bb      	ldr	r3, [r7, #24]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d101      	bne.n	8009f7c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009f78:	2303      	movs	r3, #3
 8009f7a:	e04e      	b.n	800a01a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f003 0304 	and.w	r3, r3, #4
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d037      	beq.n	8009ffa <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f8a:	68bb      	ldr	r3, [r7, #8]
 8009f8c:	2b80      	cmp	r3, #128	@ 0x80
 8009f8e:	d034      	beq.n	8009ffa <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	2b40      	cmp	r3, #64	@ 0x40
 8009f94:	d031      	beq.n	8009ffa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	69db      	ldr	r3, [r3, #28]
 8009f9c:	f003 0308 	and.w	r3, r3, #8
 8009fa0:	2b08      	cmp	r3, #8
 8009fa2:	d110      	bne.n	8009fc6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	2208      	movs	r2, #8
 8009faa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009fac:	68f8      	ldr	r0, [r7, #12]
 8009fae:	f000 f838 	bl	800a022 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	2208      	movs	r2, #8
 8009fb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009fc2:	2301      	movs	r3, #1
 8009fc4:	e029      	b.n	800a01a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	69db      	ldr	r3, [r3, #28]
 8009fcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009fd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009fd4:	d111      	bne.n	8009ffa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009fde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009fe0:	68f8      	ldr	r0, [r7, #12]
 8009fe2:	f000 f81e 	bl	800a022 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	2220      	movs	r2, #32
 8009fea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009ff6:	2303      	movs	r3, #3
 8009ff8:	e00f      	b.n	800a01a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	69da      	ldr	r2, [r3, #28]
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	4013      	ands	r3, r2
 800a004:	68ba      	ldr	r2, [r7, #8]
 800a006:	429a      	cmp	r2, r3
 800a008:	bf0c      	ite	eq
 800a00a:	2301      	moveq	r3, #1
 800a00c:	2300      	movne	r3, #0
 800a00e:	b2db      	uxtb	r3, r3
 800a010:	461a      	mov	r2, r3
 800a012:	79fb      	ldrb	r3, [r7, #7]
 800a014:	429a      	cmp	r2, r3
 800a016:	d0a0      	beq.n	8009f5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a018:	2300      	movs	r3, #0
}
 800a01a:	4618      	mov	r0, r3
 800a01c:	3710      	adds	r7, #16
 800a01e:	46bd      	mov	sp, r7
 800a020:	bd80      	pop	{r7, pc}

0800a022 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a022:	b480      	push	{r7}
 800a024:	b095      	sub	sp, #84	@ 0x54
 800a026:	af00      	add	r7, sp, #0
 800a028:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a032:	e853 3f00 	ldrex	r3, [r3]
 800a036:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a03a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a03e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	461a      	mov	r2, r3
 800a046:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a048:	643b      	str	r3, [r7, #64]	@ 0x40
 800a04a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a04c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a04e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a050:	e841 2300 	strex	r3, r2, [r1]
 800a054:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d1e6      	bne.n	800a02a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	3308      	adds	r3, #8
 800a062:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a064:	6a3b      	ldr	r3, [r7, #32]
 800a066:	e853 3f00 	ldrex	r3, [r3]
 800a06a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a06c:	69fb      	ldr	r3, [r7, #28]
 800a06e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a072:	f023 0301 	bic.w	r3, r3, #1
 800a076:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	3308      	adds	r3, #8
 800a07e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a080:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a082:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a084:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a086:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a088:	e841 2300 	strex	r3, r2, [r1]
 800a08c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a08e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a090:	2b00      	cmp	r3, #0
 800a092:	d1e3      	bne.n	800a05c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a098:	2b01      	cmp	r3, #1
 800a09a:	d118      	bne.n	800a0ce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	e853 3f00 	ldrex	r3, [r3]
 800a0a8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a0aa:	68bb      	ldr	r3, [r7, #8]
 800a0ac:	f023 0310 	bic.w	r3, r3, #16
 800a0b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	461a      	mov	r2, r3
 800a0b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0ba:	61bb      	str	r3, [r7, #24]
 800a0bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0be:	6979      	ldr	r1, [r7, #20]
 800a0c0:	69ba      	ldr	r2, [r7, #24]
 800a0c2:	e841 2300 	strex	r3, r2, [r1]
 800a0c6:	613b      	str	r3, [r7, #16]
   return(result);
 800a0c8:	693b      	ldr	r3, [r7, #16]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d1e6      	bne.n	800a09c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2220      	movs	r2, #32
 800a0d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2200      	movs	r2, #0
 800a0da:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2200      	movs	r2, #0
 800a0e0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a0e2:	bf00      	nop
 800a0e4:	3754      	adds	r7, #84	@ 0x54
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ec:	4770      	bx	lr

0800a0ee <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a0ee:	b480      	push	{r7}
 800a0f0:	b085      	sub	sp, #20
 800a0f2:	af00      	add	r7, sp, #0
 800a0f4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d101      	bne.n	800a104 <HAL_UARTEx_DisableFifoMode+0x16>
 800a100:	2302      	movs	r3, #2
 800a102:	e027      	b.n	800a154 <HAL_UARTEx_DisableFifoMode+0x66>
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2201      	movs	r2, #1
 800a108:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2224      	movs	r2, #36	@ 0x24
 800a110:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	681a      	ldr	r2, [r3, #0]
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f022 0201 	bic.w	r2, r2, #1
 800a12a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a132:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2200      	movs	r2, #0
 800a138:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	68fa      	ldr	r2, [r7, #12]
 800a140:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2220      	movs	r2, #32
 800a146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2200      	movs	r2, #0
 800a14e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a152:	2300      	movs	r3, #0
}
 800a154:	4618      	mov	r0, r3
 800a156:	3714      	adds	r7, #20
 800a158:	46bd      	mov	sp, r7
 800a15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15e:	4770      	bx	lr

0800a160 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b084      	sub	sp, #16
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a170:	2b01      	cmp	r3, #1
 800a172:	d101      	bne.n	800a178 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a174:	2302      	movs	r3, #2
 800a176:	e02d      	b.n	800a1d4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2201      	movs	r2, #1
 800a17c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2224      	movs	r2, #36	@ 0x24
 800a184:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	681a      	ldr	r2, [r3, #0]
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f022 0201 	bic.w	r2, r2, #1
 800a19e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	689b      	ldr	r3, [r3, #8]
 800a1a6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	683a      	ldr	r2, [r7, #0]
 800a1b0:	430a      	orrs	r2, r1
 800a1b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	f000 f84f 	bl	800a258 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	68fa      	ldr	r2, [r7, #12]
 800a1c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2220      	movs	r2, #32
 800a1c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a1d2:	2300      	movs	r3, #0
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3710      	adds	r7, #16
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b084      	sub	sp, #16
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a1ec:	2b01      	cmp	r3, #1
 800a1ee:	d101      	bne.n	800a1f4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a1f0:	2302      	movs	r3, #2
 800a1f2:	e02d      	b.n	800a250 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2224      	movs	r2, #36	@ 0x24
 800a200:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	681a      	ldr	r2, [r3, #0]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	f022 0201 	bic.w	r2, r2, #1
 800a21a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	689b      	ldr	r3, [r3, #8]
 800a222:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	683a      	ldr	r2, [r7, #0]
 800a22c:	430a      	orrs	r2, r1
 800a22e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f000 f811 	bl	800a258 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	68fa      	ldr	r2, [r7, #12]
 800a23c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	2220      	movs	r2, #32
 800a242:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2200      	movs	r2, #0
 800a24a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a24e:	2300      	movs	r3, #0
}
 800a250:	4618      	mov	r0, r3
 800a252:	3710      	adds	r7, #16
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a258:	b480      	push	{r7}
 800a25a:	b085      	sub	sp, #20
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a264:	2b00      	cmp	r3, #0
 800a266:	d108      	bne.n	800a27a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2201      	movs	r2, #1
 800a26c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2201      	movs	r2, #1
 800a274:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a278:	e031      	b.n	800a2de <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a27a:	2308      	movs	r3, #8
 800a27c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a27e:	2308      	movs	r3, #8
 800a280:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	689b      	ldr	r3, [r3, #8]
 800a288:	0e5b      	lsrs	r3, r3, #25
 800a28a:	b2db      	uxtb	r3, r3
 800a28c:	f003 0307 	and.w	r3, r3, #7
 800a290:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	0f5b      	lsrs	r3, r3, #29
 800a29a:	b2db      	uxtb	r3, r3
 800a29c:	f003 0307 	and.w	r3, r3, #7
 800a2a0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a2a2:	7bbb      	ldrb	r3, [r7, #14]
 800a2a4:	7b3a      	ldrb	r2, [r7, #12]
 800a2a6:	4911      	ldr	r1, [pc, #68]	@ (800a2ec <UARTEx_SetNbDataToProcess+0x94>)
 800a2a8:	5c8a      	ldrb	r2, [r1, r2]
 800a2aa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a2ae:	7b3a      	ldrb	r2, [r7, #12]
 800a2b0:	490f      	ldr	r1, [pc, #60]	@ (800a2f0 <UARTEx_SetNbDataToProcess+0x98>)
 800a2b2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a2b4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a2b8:	b29a      	uxth	r2, r3
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a2c0:	7bfb      	ldrb	r3, [r7, #15]
 800a2c2:	7b7a      	ldrb	r2, [r7, #13]
 800a2c4:	4909      	ldr	r1, [pc, #36]	@ (800a2ec <UARTEx_SetNbDataToProcess+0x94>)
 800a2c6:	5c8a      	ldrb	r2, [r1, r2]
 800a2c8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a2cc:	7b7a      	ldrb	r2, [r7, #13]
 800a2ce:	4908      	ldr	r1, [pc, #32]	@ (800a2f0 <UARTEx_SetNbDataToProcess+0x98>)
 800a2d0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a2d2:	fb93 f3f2 	sdiv	r3, r3, r2
 800a2d6:	b29a      	uxth	r2, r3
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a2de:	bf00      	nop
 800a2e0:	3714      	adds	r7, #20
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e8:	4770      	bx	lr
 800a2ea:	bf00      	nop
 800a2ec:	0800fe9c 	.word	0x0800fe9c
 800a2f0:	0800fea4 	.word	0x0800fea4

0800a2f4 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b08e      	sub	sp, #56	@ 0x38
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	60f8      	str	r0, [r7, #12]
 800a2fc:	60b9      	str	r1, [r7, #8]
 800a2fe:	607a      	str	r2, [r7, #4]
 800a300:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800a302:	2234      	movs	r2, #52	@ 0x34
 800a304:	2100      	movs	r1, #0
 800a306:	68f8      	ldr	r0, [r7, #12]
 800a308:	f002 f95f 	bl	800c5ca <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	f023 0303 	bic.w	r3, r3, #3
 800a312:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	68ba      	ldr	r2, [r7, #8]
 800a318:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	687a      	ldr	r2, [r7, #4]
 800a31e:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	683a      	ldr	r2, [r7, #0]
 800a324:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	687a      	ldr	r2, [r7, #4]
 800a32a:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	687a      	ldr	r2, [r7, #4]
 800a330:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	f1a3 0208 	sub.w	r2, r3, #8
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	2202      	movs	r2, #2
 800a340:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800a346:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	4413      	add	r3, r2
 800a34c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800a34e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a350:	3b04      	subs	r3, #4
 800a352:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800a358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a35a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 800a35c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a35e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a360:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800a362:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a364:	3b04      	subs	r3, #4
 800a366:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800a368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a36a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a36c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a36e:	687a      	ldr	r2, [r7, #4]
 800a370:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 800a376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a378:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 800a37a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a37c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a37e:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 800a384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a386:	3304      	adds	r3, #4
 800a388:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 800a38a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a38c:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800a38e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a390:	4a1f      	ldr	r2, [pc, #124]	@ (800a410 <_tx_byte_pool_create+0x11c>)
 800a392:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	2200      	movs	r2, #0
 800a398:	621a      	str	r2, [r3, #32]
{
UINT posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a39a:	f3ef 8310 	mrs	r3, PRIMASK
 800a39e:	61bb      	str	r3, [r7, #24]
#endif
    return(posture);
 800a3a0:	69bb      	ldr	r3, [r7, #24]

__attribute__( ( always_inline ) ) static inline UINT __disable_interrupts(void)
{
UINT int_posture;

    int_posture = __get_interrupt_posture();
 800a3a2:	617b      	str	r3, [r7, #20]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800a3a4:	b672      	cpsid	i
#endif
    return(int_posture);
 800a3a6:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 800a3a8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	4a19      	ldr	r2, [pc, #100]	@ (800a414 <_tx_byte_pool_create+0x120>)
 800a3ae:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 800a3b0:	4b19      	ldr	r3, [pc, #100]	@ (800a418 <_tx_byte_pool_create+0x124>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d109      	bne.n	800a3cc <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 800a3b8:	4a18      	ldr	r2, [pc, #96]	@ (800a41c <_tx_byte_pool_create+0x128>)
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	68fa      	ldr	r2, [r7, #12]
 800a3c2:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	68fa      	ldr	r2, [r7, #12]
 800a3c8:	631a      	str	r2, [r3, #48]	@ 0x30
 800a3ca:	e011      	b.n	800a3f0 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 800a3cc:	4b13      	ldr	r3, [pc, #76]	@ (800a41c <_tx_byte_pool_create+0x128>)
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800a3d2:	6a3b      	ldr	r3, [r7, #32]
 800a3d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3d6:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 800a3d8:	6a3b      	ldr	r3, [r7, #32]
 800a3da:	68fa      	ldr	r2, [r7, #12]
 800a3dc:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800a3de:	69fb      	ldr	r3, [r7, #28]
 800a3e0:	68fa      	ldr	r2, [r7, #12]
 800a3e2:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	69fa      	ldr	r2, [r7, #28]
 800a3e8:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	6a3a      	ldr	r2, [r7, #32]
 800a3ee:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 800a3f0:	4b09      	ldr	r3, [pc, #36]	@ (800a418 <_tx_byte_pool_create+0x124>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	3301      	adds	r3, #1
 800a3f6:	4a08      	ldr	r2, [pc, #32]	@ (800a418 <_tx_byte_pool_create+0x124>)
 800a3f8:	6013      	str	r3, [r2, #0]
 800a3fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3fc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a3fe:	693b      	ldr	r3, [r7, #16]
 800a400:	f383 8810 	msr	PRIMASK, r3
}
 800a404:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800a406:	2300      	movs	r3, #0
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3738      	adds	r7, #56	@ 0x38
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}
 800a410:	ffffeeee 	.word	0xffffeeee
 800a414:	42595445 	.word	0x42595445
 800a418:	20001698 	.word	0x20001698
 800a41c:	20001694 	.word	0x20001694

0800a420 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 800a424:	f000 f960 	bl	800a6e8 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 800a428:	f000 fd86 	bl	800af38 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 800a42c:	4b12      	ldr	r3, [pc, #72]	@ (800a478 <_tx_initialize_high_level+0x58>)
 800a42e:	2200      	movs	r2, #0
 800a430:	601a      	str	r2, [r3, #0]
 800a432:	4b12      	ldr	r3, [pc, #72]	@ (800a47c <_tx_initialize_high_level+0x5c>)
 800a434:	2200      	movs	r2, #0
 800a436:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 800a438:	4b11      	ldr	r3, [pc, #68]	@ (800a480 <_tx_initialize_high_level+0x60>)
 800a43a:	2200      	movs	r2, #0
 800a43c:	601a      	str	r2, [r3, #0]
 800a43e:	4b11      	ldr	r3, [pc, #68]	@ (800a484 <_tx_initialize_high_level+0x64>)
 800a440:	2200      	movs	r2, #0
 800a442:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 800a444:	4b10      	ldr	r3, [pc, #64]	@ (800a488 <_tx_initialize_high_level+0x68>)
 800a446:	2200      	movs	r2, #0
 800a448:	601a      	str	r2, [r3, #0]
 800a44a:	4b10      	ldr	r3, [pc, #64]	@ (800a48c <_tx_initialize_high_level+0x6c>)
 800a44c:	2200      	movs	r2, #0
 800a44e:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 800a450:	4b0f      	ldr	r3, [pc, #60]	@ (800a490 <_tx_initialize_high_level+0x70>)
 800a452:	2200      	movs	r2, #0
 800a454:	601a      	str	r2, [r3, #0]
 800a456:	4b0f      	ldr	r3, [pc, #60]	@ (800a494 <_tx_initialize_high_level+0x74>)
 800a458:	2200      	movs	r2, #0
 800a45a:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 800a45c:	4b0e      	ldr	r3, [pc, #56]	@ (800a498 <_tx_initialize_high_level+0x78>)
 800a45e:	2200      	movs	r2, #0
 800a460:	601a      	str	r2, [r3, #0]
 800a462:	4b0e      	ldr	r3, [pc, #56]	@ (800a49c <_tx_initialize_high_level+0x7c>)
 800a464:	2200      	movs	r2, #0
 800a466:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 800a468:	4b0d      	ldr	r3, [pc, #52]	@ (800a4a0 <_tx_initialize_high_level+0x80>)
 800a46a:	2200      	movs	r2, #0
 800a46c:	601a      	str	r2, [r3, #0]
 800a46e:	4b0d      	ldr	r3, [pc, #52]	@ (800a4a4 <_tx_initialize_high_level+0x84>)
 800a470:	2200      	movs	r2, #0
 800a472:	601a      	str	r2, [r3, #0]
#endif
}
 800a474:	bf00      	nop
 800a476:	bd80      	pop	{r7, pc}
 800a478:	2000166c 	.word	0x2000166c
 800a47c:	20001670 	.word	0x20001670
 800a480:	20001674 	.word	0x20001674
 800a484:	20001678 	.word	0x20001678
 800a488:	2000167c 	.word	0x2000167c
 800a48c:	20001680 	.word	0x20001680
 800a490:	2000168c 	.word	0x2000168c
 800a494:	20001690 	.word	0x20001690
 800a498:	20001694 	.word	0x20001694
 800a49c:	20001698 	.word	0x20001698
 800a4a0:	20001684 	.word	0x20001684
 800a4a4:	20001688 	.word	0x20001688

0800a4a8 <_tx_initialize_kernel_enter>:
/*                                            added EPK initialization,   */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 800a4ac:	4b10      	ldr	r3, [pc, #64]	@ (800a4f0 <_tx_initialize_kernel_enter+0x48>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 800a4b4:	d00c      	beq.n	800a4d0 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800a4b6:	4b0e      	ldr	r3, [pc, #56]	@ (800a4f0 <_tx_initialize_kernel_enter+0x48>)
 800a4b8:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800a4bc:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 800a4be:	f7f5 feeb 	bl	8000298 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 800a4c2:	f7ff ffad 	bl	800a420 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800a4c6:	4b0b      	ldr	r3, [pc, #44]	@ (800a4f4 <_tx_initialize_kernel_enter+0x4c>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	3301      	adds	r3, #1
 800a4cc:	4a09      	ldr	r2, [pc, #36]	@ (800a4f4 <_tx_initialize_kernel_enter+0x4c>)
 800a4ce:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800a4d0:	4b07      	ldr	r3, [pc, #28]	@ (800a4f0 <_tx_initialize_kernel_enter+0x48>)
 800a4d2:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800a4d6:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 800a4d8:	4b07      	ldr	r3, [pc, #28]	@ (800a4f8 <_tx_initialize_kernel_enter+0x50>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f7f6 fec7 	bl	8001270 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 800a4e2:	4b03      	ldr	r3, [pc, #12]	@ (800a4f0 <_tx_initialize_kernel_enter+0x48>)
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 800a4e8:	f7f5 ff12 	bl	8000310 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800a4ec:	bf00      	nop
 800a4ee:	bd80      	pop	{r7, pc}
 800a4f0:	2000000c 	.word	0x2000000c
 800a4f4:	2000173c 	.word	0x2000173c
 800a4f8:	2000169c 	.word	0x2000169c

0800a4fc <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b092      	sub	sp, #72	@ 0x48
 800a500:	af00      	add	r7, sp, #0
 800a502:	60f8      	str	r0, [r7, #12]
 800a504:	60b9      	str	r1, [r7, #8]
 800a506:	607a      	str	r2, [r7, #4]
 800a508:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800a50a:	2300      	movs	r3, #0
 800a50c:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800a50e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a510:	21ef      	movs	r1, #239	@ 0xef
 800a512:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800a514:	f002 f859 	bl	800c5ca <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800a518:	22b0      	movs	r2, #176	@ 0xb0
 800a51a:	2100      	movs	r1, #0
 800a51c:	68f8      	ldr	r0, [r7, #12]
 800a51e:	f002 f854 	bl	800c5ca <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	68ba      	ldr	r2, [r7, #8]
 800a526:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	687a      	ldr	r2, [r7, #4]
 800a52c:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	683a      	ldr	r2, [r7, #0]
 800a532:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a538:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a53e:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a544:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a54a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a552:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a558:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	2220      	movs	r2, #32
 800a55e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800a562:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a564:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800a566:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a568:	3b01      	subs	r3, #1
 800a56a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a56c:	4413      	add	r3, r2
 800a56e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a574:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800a576:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a578:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d007      	beq.n	800a58e <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	2200      	movs	r2, #0
 800a582:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	2200      	movs	r2, #0
 800a588:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800a58c:	e006      	b.n	800a59c <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a592:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a598:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	2203      	movs	r2, #3
 800a5a0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	4a48      	ldr	r2, [pc, #288]	@ (800a6c8 <_tx_thread_create+0x1cc>)
 800a5a6:	655a      	str	r2, [r3, #84]	@ 0x54
 800a5a8:	68fa      	ldr	r2, [r7, #12]
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800a5ae:	4947      	ldr	r1, [pc, #284]	@ (800a6cc <_tx_thread_create+0x1d0>)
 800a5b0:	68f8      	ldr	r0, [r7, #12]
 800a5b2:	f7f5 ff13 	bl	80003dc <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a5b6:	f3ef 8310 	mrs	r3, PRIMASK
 800a5ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800a5bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800a5be:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800a5c0:	b672      	cpsid	i
    return(int_posture);
 800a5c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800a5c4:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	4a41      	ldr	r2, [pc, #260]	@ (800a6d0 <_tx_thread_create+0x1d4>)
 800a5ca:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 800a5cc:	4b41      	ldr	r3, [pc, #260]	@ (800a6d4 <_tx_thread_create+0x1d8>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d10b      	bne.n	800a5ec <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800a5d4:	4a40      	ldr	r2, [pc, #256]	@ (800a6d8 <_tx_thread_create+0x1dc>)
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	68fa      	ldr	r2, [r7, #12]
 800a5de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	68fa      	ldr	r2, [r7, #12]
 800a5e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800a5ea:	e016      	b.n	800a61a <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 800a5ec:	4b3a      	ldr	r3, [pc, #232]	@ (800a6d8 <_tx_thread_create+0x1dc>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800a5f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a5f8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800a5fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5fc:	68fa      	ldr	r2, [r7, #12]
 800a5fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800a602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a604:	68fa      	ldr	r2, [r7, #12]
 800a606:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a60e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a616:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800a61a:	4b2e      	ldr	r3, [pc, #184]	@ (800a6d4 <_tx_thread_create+0x1d8>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	3301      	adds	r3, #1
 800a620:	4a2c      	ldr	r2, [pc, #176]	@ (800a6d4 <_tx_thread_create+0x1d8>)
 800a622:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800a624:	4b2d      	ldr	r3, [pc, #180]	@ (800a6dc <_tx_thread_create+0x1e0>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	3301      	adds	r3, #1
 800a62a:	4a2c      	ldr	r2, [pc, #176]	@ (800a6dc <_tx_thread_create+0x1e0>)
 800a62c:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800a62e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a630:	2b01      	cmp	r3, #1
 800a632:	d129      	bne.n	800a688 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800a634:	f3ef 8305 	mrs	r3, IPSR
 800a638:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800a63a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800a63c:	4b28      	ldr	r3, [pc, #160]	@ (800a6e0 <_tx_thread_create+0x1e4>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	4313      	orrs	r3, r2
 800a642:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800a646:	d30d      	bcc.n	800a664 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800a648:	4b26      	ldr	r3, [pc, #152]	@ (800a6e4 <_tx_thread_create+0x1e8>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800a64e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a650:	2b00      	cmp	r3, #0
 800a652:	d009      	beq.n	800a668 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800a654:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a658:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800a65a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a65c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a65e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a660:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a662:	e001      	b.n	800a668 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800a664:	2300      	movs	r3, #0
 800a666:	647b      	str	r3, [r7, #68]	@ 0x44
 800a668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a66a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a66c:	6a3b      	ldr	r3, [r7, #32]
 800a66e:	f383 8810 	msr	PRIMASK, r3
}
 800a672:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800a674:	68f8      	ldr	r0, [r7, #12]
 800a676:	f000 f979 	bl	800a96c <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 800a67a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d01e      	beq.n	800a6be <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800a680:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a682:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a684:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a686:	e01a      	b.n	800a6be <_tx_thread_create+0x1c2>
 800a688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a68a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a68c:	693b      	ldr	r3, [r7, #16]
 800a68e:	f383 8810 	msr	PRIMASK, r3
}
 800a692:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a694:	f3ef 8310 	mrs	r3, PRIMASK
 800a698:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a69a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a69c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a69e:	b672      	cpsid	i
    return(int_posture);
 800a6a0:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800a6a2:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800a6a4:	4b0d      	ldr	r3, [pc, #52]	@ (800a6dc <_tx_thread_create+0x1e0>)
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	3b01      	subs	r3, #1
 800a6aa:	4a0c      	ldr	r2, [pc, #48]	@ (800a6dc <_tx_thread_create+0x1e0>)
 800a6ac:	6013      	str	r3, [r2, #0]
 800a6ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6b0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a6b2:	69fb      	ldr	r3, [r7, #28]
 800a6b4:	f383 8810 	msr	PRIMASK, r3
}
 800a6b8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800a6ba:	f000 f91d 	bl	800a8f8 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800a6be:	2300      	movs	r3, #0
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	3748      	adds	r7, #72	@ 0x48
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}
 800a6c8:	0800ae41 	.word	0x0800ae41
 800a6cc:	0800a761 	.word	0x0800a761
 800a6d0:	54485244 	.word	0x54485244
 800a6d4:	200016b0 	.word	0x200016b0
 800a6d8:	200016ac 	.word	0x200016ac
 800a6dc:	2000173c 	.word	0x2000173c
 800a6e0:	2000000c 	.word	0x2000000c
 800a6e4:	200016a8 	.word	0x200016a8

0800a6e8 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 800a6ec:	4b12      	ldr	r3, [pc, #72]	@ (800a738 <_tx_thread_initialize+0x50>)
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800a6f2:	4b12      	ldr	r3, [pc, #72]	@ (800a73c <_tx_thread_initialize+0x54>)
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800a6f8:	4b11      	ldr	r3, [pc, #68]	@ (800a740 <_tx_thread_initialize+0x58>)
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800a6fe:	4b11      	ldr	r3, [pc, #68]	@ (800a744 <_tx_thread_initialize+0x5c>)
 800a700:	2220      	movs	r2, #32
 800a702:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 800a704:	2280      	movs	r2, #128	@ 0x80
 800a706:	2100      	movs	r1, #0
 800a708:	480f      	ldr	r0, [pc, #60]	@ (800a748 <_tx_thread_initialize+0x60>)
 800a70a:	f001 ff5e 	bl	800c5ca <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800a70e:	4b0f      	ldr	r3, [pc, #60]	@ (800a74c <_tx_thread_initialize+0x64>)
 800a710:	2200      	movs	r2, #0
 800a712:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 800a714:	4b0e      	ldr	r3, [pc, #56]	@ (800a750 <_tx_thread_initialize+0x68>)
 800a716:	2200      	movs	r2, #0
 800a718:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800a71a:	4b0e      	ldr	r3, [pc, #56]	@ (800a754 <_tx_thread_initialize+0x6c>)
 800a71c:	2200      	movs	r2, #0
 800a71e:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800a720:	4b0d      	ldr	r3, [pc, #52]	@ (800a758 <_tx_thread_initialize+0x70>)
 800a722:	2200      	movs	r2, #0
 800a724:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800a726:	4b0d      	ldr	r3, [pc, #52]	@ (800a75c <_tx_thread_initialize+0x74>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800a72e:	4a0b      	ldr	r2, [pc, #44]	@ (800a75c <_tx_thread_initialize+0x74>)
 800a730:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800a732:	bf00      	nop
 800a734:	bd80      	pop	{r7, pc}
 800a736:	bf00      	nop
 800a738:	200016a4 	.word	0x200016a4
 800a73c:	200016a8 	.word	0x200016a8
 800a740:	200016b4 	.word	0x200016b4
 800a744:	200016b8 	.word	0x200016b8
 800a748:	200016bc 	.word	0x200016bc
 800a74c:	200016ac 	.word	0x200016ac
 800a750:	200016b0 	.word	0x200016b0
 800a754:	2000173c 	.word	0x2000173c
 800a758:	20001740 	.word	0x20001740
 800a75c:	20001744 	.word	0x20001744

0800a760 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b088      	sub	sp, #32
 800a764:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800a766:	4b21      	ldr	r3, [pc, #132]	@ (800a7ec <_tx_thread_shell_entry+0x8c>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 800a76c:	69fb      	ldr	r3, [r7, #28]
 800a76e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a770:	69fa      	ldr	r2, [r7, #28]
 800a772:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a774:	4610      	mov	r0, r2
 800a776:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800a778:	4b1d      	ldr	r3, [pc, #116]	@ (800a7f0 <_tx_thread_shell_entry+0x90>)
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d003      	beq.n	800a788 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800a780:	4b1b      	ldr	r3, [pc, #108]	@ (800a7f0 <_tx_thread_shell_entry+0x90>)
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	69f8      	ldr	r0, [r7, #28]
 800a786:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a788:	f3ef 8310 	mrs	r3, PRIMASK
 800a78c:	607b      	str	r3, [r7, #4]
    return(posture);
 800a78e:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800a790:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a792:	b672      	cpsid	i
    return(int_posture);
 800a794:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800a796:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800a798:	69fb      	ldr	r3, [r7, #28]
 800a79a:	2201      	movs	r2, #1
 800a79c:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800a79e:	69fb      	ldr	r3, [r7, #28]
 800a7a0:	2201      	movs	r2, #1
 800a7a2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800a7a4:	69fb      	ldr	r3, [r7, #28]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800a7aa:	4b12      	ldr	r3, [pc, #72]	@ (800a7f4 <_tx_thread_shell_entry+0x94>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	3301      	adds	r3, #1
 800a7b0:	4a10      	ldr	r2, [pc, #64]	@ (800a7f4 <_tx_thread_shell_entry+0x94>)
 800a7b2:	6013      	str	r3, [r2, #0]
 800a7b4:	69bb      	ldr	r3, [r7, #24]
 800a7b6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	f383 8810 	msr	PRIMASK, r3
}
 800a7be:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800a7c0:	f3ef 8314 	mrs	r3, CONTROL
 800a7c4:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800a7c6:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800a7c8:	617b      	str	r3, [r7, #20]
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	f023 0304 	bic.w	r3, r3, #4
 800a7d0:	617b      	str	r3, [r7, #20]
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800a7d6:	693b      	ldr	r3, [r7, #16]
 800a7d8:	f383 8814 	msr	CONTROL, r3
}
 800a7dc:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800a7de:	69f8      	ldr	r0, [r7, #28]
 800a7e0:	f000 f9c4 	bl	800ab6c <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800a7e4:	bf00      	nop
 800a7e6:	3720      	adds	r7, #32
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}
 800a7ec:	200016a4 	.word	0x200016a4
 800a7f0:	20001740 	.word	0x20001740
 800a7f4:	2000173c 	.word	0x2000173c

0800a7f8 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b08e      	sub	sp, #56	@ 0x38
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a800:	f3ef 8310 	mrs	r3, PRIMASK
 800a804:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800a806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800a808:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800a80a:	b672      	cpsid	i
    return(int_posture);
 800a80c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800a80e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800a810:	4b35      	ldr	r3, [pc, #212]	@ (800a8e8 <_tx_thread_sleep+0xf0>)
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800a816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d108      	bne.n	800a82e <_tx_thread_sleep+0x36>
 800a81c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a81e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a820:	6a3b      	ldr	r3, [r7, #32]
 800a822:	f383 8810 	msr	PRIMASK, r3
}
 800a826:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800a828:	2313      	movs	r3, #19
 800a82a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a82c:	e056      	b.n	800a8dc <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800a82e:	f3ef 8305 	mrs	r3, IPSR
 800a832:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800a834:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800a836:	4b2d      	ldr	r3, [pc, #180]	@ (800a8ec <_tx_thread_sleep+0xf4>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	4313      	orrs	r3, r2
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d008      	beq.n	800a852 <_tx_thread_sleep+0x5a>
 800a840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a842:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a844:	69bb      	ldr	r3, [r7, #24]
 800a846:	f383 8810 	msr	PRIMASK, r3
}
 800a84a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800a84c:	2313      	movs	r3, #19
 800a84e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a850:	e044      	b.n	800a8dc <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800a852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a854:	4a26      	ldr	r2, [pc, #152]	@ (800a8f0 <_tx_thread_sleep+0xf8>)
 800a856:	4293      	cmp	r3, r2
 800a858:	d108      	bne.n	800a86c <_tx_thread_sleep+0x74>
 800a85a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a85c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a85e:	697b      	ldr	r3, [r7, #20]
 800a860:	f383 8810 	msr	PRIMASK, r3
}
 800a864:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800a866:	2313      	movs	r3, #19
 800a868:	637b      	str	r3, [r7, #52]	@ 0x34
 800a86a:	e037      	b.n	800a8dc <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d108      	bne.n	800a884 <_tx_thread_sleep+0x8c>
 800a872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a874:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a876:	693b      	ldr	r3, [r7, #16]
 800a878:	f383 8810 	msr	PRIMASK, r3
}
 800a87c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800a87e:	2300      	movs	r3, #0
 800a880:	637b      	str	r3, [r7, #52]	@ 0x34
 800a882:	e02b      	b.n	800a8dc <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800a884:	4b1b      	ldr	r3, [pc, #108]	@ (800a8f4 <_tx_thread_sleep+0xfc>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d008      	beq.n	800a89e <_tx_thread_sleep+0xa6>
 800a88c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a88e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	f383 8810 	msr	PRIMASK, r3
}
 800a896:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800a898:	2313      	movs	r3, #19
 800a89a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a89c:	e01e      	b.n	800a8dc <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800a89e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8a0:	2204      	movs	r2, #4
 800a8a2:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800a8a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8a6:	2201      	movs	r2, #1
 800a8a8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a8aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800a8b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8b4:	687a      	ldr	r2, [r7, #4]
 800a8b6:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800a8b8:	4b0e      	ldr	r3, [pc, #56]	@ (800a8f4 <_tx_thread_sleep+0xfc>)
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	3301      	adds	r3, #1
 800a8be:	4a0d      	ldr	r2, [pc, #52]	@ (800a8f4 <_tx_thread_sleep+0xfc>)
 800a8c0:	6013      	str	r3, [r2, #0]
 800a8c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c4:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	f383 8810 	msr	PRIMASK, r3
}
 800a8cc:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800a8ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a8d0:	f000 f94c 	bl	800ab6c <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800a8d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a8da:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 800a8dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	3738      	adds	r7, #56	@ 0x38
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bd80      	pop	{r7, pc}
 800a8e6:	bf00      	nop
 800a8e8:	200016a4 	.word	0x200016a4
 800a8ec:	2000000c 	.word	0x2000000c
 800a8f0:	200017ec 	.word	0x200017ec
 800a8f4:	2000173c 	.word	0x2000173c

0800a8f8 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800a8f8:	b480      	push	{r7}
 800a8fa:	b089      	sub	sp, #36	@ 0x24
 800a8fc:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800a8fe:	4b17      	ldr	r3, [pc, #92]	@ (800a95c <_tx_thread_system_preempt_check+0x64>)
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 800a904:	69fb      	ldr	r3, [r7, #28]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d121      	bne.n	800a94e <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800a90a:	4b15      	ldr	r3, [pc, #84]	@ (800a960 <_tx_thread_system_preempt_check+0x68>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800a910:	4b14      	ldr	r3, [pc, #80]	@ (800a964 <_tx_thread_system_preempt_check+0x6c>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800a916:	69ba      	ldr	r2, [r7, #24]
 800a918:	697b      	ldr	r3, [r7, #20]
 800a91a:	429a      	cmp	r2, r3
 800a91c:	d017      	beq.n	800a94e <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
UINT interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800a91e:	4b12      	ldr	r3, [pc, #72]	@ (800a968 <_tx_thread_system_preempt_check+0x70>)
 800a920:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a924:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800a926:	f3ef 8305 	mrs	r3, IPSR
 800a92a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800a92c:	693b      	ldr	r3, [r7, #16]
    if (_tx_ipsr_get() == 0)
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d10c      	bne.n	800a94c <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a932:	f3ef 8310 	mrs	r3, PRIMASK
 800a936:	60fb      	str	r3, [r7, #12]
    return(posture);
 800a938:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 800a93a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800a93c:	b662      	cpsie	i
}
 800a93e:	bf00      	nop
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	f383 8810 	msr	PRIMASK, r3
}
 800a94a:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 800a94c:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800a94e:	bf00      	nop
 800a950:	3724      	adds	r7, #36	@ 0x24
 800a952:	46bd      	mov	sp, r7
 800a954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a958:	4770      	bx	lr
 800a95a:	bf00      	nop
 800a95c:	2000173c 	.word	0x2000173c
 800a960:	200016a4 	.word	0x200016a4
 800a964:	200016a8 	.word	0x200016a8
 800a968:	e000ed04 	.word	0xe000ed04

0800a96c <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b096      	sub	sp, #88	@ 0x58
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a974:	f3ef 8310 	mrs	r3, PRIMASK
 800a978:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800a97a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800a97c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800a97e:	b672      	cpsid	i
    return(int_posture);
 800a980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800a982:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d005      	beq.n	800a998 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	334c      	adds	r3, #76	@ 0x4c
 800a990:	4618      	mov	r0, r3
 800a992:	f000 fbaf 	bl	800b0f4 <_tx_timer_system_deactivate>
 800a996:	e002      	b.n	800a99e <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2200      	movs	r2, #0
 800a99c:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800a99e:	4b6c      	ldr	r3, [pc, #432]	@ (800ab50 <_tx_thread_system_resume+0x1e4>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	3b01      	subs	r3, #1
 800a9a4:	4a6a      	ldr	r2, [pc, #424]	@ (800ab50 <_tx_thread_system_resume+0x1e4>)
 800a9a6:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	f040 8083 	bne.w	800aab8 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	f000 8097 	beq.w	800aaea <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d172      	bne.n	800aaaa <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9ce:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800a9d0:	4a60      	ldr	r2, [pc, #384]	@ (800ab54 <_tx_thread_system_resume+0x1e8>)
 800a9d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800a9da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d154      	bne.n	800aa8a <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800a9e0:	495c      	ldr	r1, [pc, #368]	@ (800ab54 <_tx_thread_system_resume+0x1e8>)
 800a9e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9e4:	687a      	ldr	r2, [r7, #4]
 800a9e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	687a      	ldr	r2, [r7, #4]
 800a9ee:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	687a      	ldr	r2, [r7, #4]
 800a9f4:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800a9f6:	2201      	movs	r2, #1
 800a9f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a9fe:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800aa00:	4b55      	ldr	r3, [pc, #340]	@ (800ab58 <_tx_thread_system_resume+0x1ec>)
 800aa02:	681a      	ldr	r2, [r3, #0]
 800aa04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa06:	4313      	orrs	r3, r2
 800aa08:	4a53      	ldr	r2, [pc, #332]	@ (800ab58 <_tx_thread_system_resume+0x1ec>)
 800aa0a:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 800aa0c:	4b53      	ldr	r3, [pc, #332]	@ (800ab5c <_tx_thread_system_resume+0x1f0>)
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d269      	bcs.n	800aaea <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800aa16:	4a51      	ldr	r2, [pc, #324]	@ (800ab5c <_tx_thread_system_resume+0x1f0>)
 800aa18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa1a:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800aa1c:	4b50      	ldr	r3, [pc, #320]	@ (800ab60 <_tx_thread_system_resume+0x1f4>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800aa22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d103      	bne.n	800aa30 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800aa28:	4a4d      	ldr	r2, [pc, #308]	@ (800ab60 <_tx_thread_system_resume+0x1f4>)
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6013      	str	r3, [r2, #0]
 800aa2e:	e05c      	b.n	800aaea <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800aa30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa34:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800aa36:	429a      	cmp	r2, r3
 800aa38:	d257      	bcs.n	800aaea <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800aa3a:	4a49      	ldr	r2, [pc, #292]	@ (800ab60 <_tx_thread_system_resume+0x1f4>)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6013      	str	r3, [r2, #0]
 800aa40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aa42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aa44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa46:	f383 8810 	msr	PRIMASK, r3
}
 800aa4a:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800aa4c:	4b40      	ldr	r3, [pc, #256]	@ (800ab50 <_tx_thread_system_resume+0x1e4>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800aa52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d174      	bne.n	800ab42 <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800aa58:	4b42      	ldr	r3, [pc, #264]	@ (800ab64 <_tx_thread_system_resume+0x1f8>)
 800aa5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa5e:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800aa60:	f3ef 8305 	mrs	r3, IPSR
 800aa64:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800aa66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (_tx_ipsr_get() == 0)
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d10c      	bne.n	800aa86 <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800aa6c:	f3ef 8310 	mrs	r3, PRIMASK
 800aa70:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800aa72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800aa74:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800aa76:	b662      	cpsie	i
}
 800aa78:	bf00      	nop
 800aa7a:	6a3b      	ldr	r3, [r7, #32]
 800aa7c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aa7e:	69fb      	ldr	r3, [r7, #28]
 800aa80:	f383 8810 	msr	PRIMASK, r3
}
 800aa84:	bf00      	nop
}
 800aa86:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800aa88:	e05b      	b.n	800ab42 <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800aa8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa8e:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800aa90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800aa96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa98:	687a      	ldr	r2, [r7, #4]
 800aa9a:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aaa0:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aaa6:	621a      	str	r2, [r3, #32]
 800aaa8:	e01f      	b.n	800aaea <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	2200      	movs	r2, #0
 800aaae:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2203      	movs	r2, #3
 800aab4:	631a      	str	r2, [r3, #48]	@ 0x30
 800aab6:	e018      	b.n	800aaea <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aabc:	2b01      	cmp	r3, #1
 800aabe:	d014      	beq.n	800aaea <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aac4:	2b02      	cmp	r3, #2
 800aac6:	d010      	beq.n	800aaea <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d106      	bne.n	800aade <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2200      	movs	r2, #0
 800aad4:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2200      	movs	r2, #0
 800aada:	631a      	str	r2, [r3, #48]	@ 0x30
 800aadc:	e005      	b.n	800aaea <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2200      	movs	r2, #0
 800aae2:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2203      	movs	r2, #3
 800aae8:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800aaea:	4b1f      	ldr	r3, [pc, #124]	@ (800ab68 <_tx_thread_system_resume+0x1fc>)
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aaf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aaf2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aaf4:	69bb      	ldr	r3, [r7, #24]
 800aaf6:	f383 8810 	msr	PRIMASK, r3
}
 800aafa:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800aafc:	4b18      	ldr	r3, [pc, #96]	@ (800ab60 <_tx_thread_system_resume+0x1f4>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ab02:	429a      	cmp	r2, r3
 800ab04:	d020      	beq.n	800ab48 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800ab06:	4b12      	ldr	r3, [pc, #72]	@ (800ab50 <_tx_thread_system_resume+0x1e4>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 800ab0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d11a      	bne.n	800ab48 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800ab12:	4b14      	ldr	r3, [pc, #80]	@ (800ab64 <_tx_thread_system_resume+0x1f8>)
 800ab14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab18:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ab1a:	f3ef 8305 	mrs	r3, IPSR
 800ab1e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800ab20:	697b      	ldr	r3, [r7, #20]
    if (_tx_ipsr_get() == 0)
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d10f      	bne.n	800ab46 <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ab26:	f3ef 8310 	mrs	r3, PRIMASK
 800ab2a:	613b      	str	r3, [r7, #16]
    return(posture);
 800ab2c:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800ab2e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800ab30:	b662      	cpsie	i
}
 800ab32:	bf00      	nop
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	f383 8810 	msr	PRIMASK, r3
}
 800ab3e:	bf00      	nop
}
 800ab40:	e001      	b.n	800ab46 <_tx_thread_system_resume+0x1da>
                                return;
 800ab42:	bf00      	nop
 800ab44:	e000      	b.n	800ab48 <_tx_thread_system_resume+0x1dc>
 800ab46:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800ab48:	3758      	adds	r7, #88	@ 0x58
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}
 800ab4e:	bf00      	nop
 800ab50:	2000173c 	.word	0x2000173c
 800ab54:	200016bc 	.word	0x200016bc
 800ab58:	200016b4 	.word	0x200016b4
 800ab5c:	200016b8 	.word	0x200016b8
 800ab60:	200016a8 	.word	0x200016a8
 800ab64:	e000ed04 	.word	0xe000ed04
 800ab68:	200016a4 	.word	0x200016a4

0800ab6c <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b09e      	sub	sp, #120	@ 0x78
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800ab74:	4b81      	ldr	r3, [pc, #516]	@ (800ad7c <_tx_thread_system_suspend+0x210>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ab7a:	f3ef 8310 	mrs	r3, PRIMASK
 800ab7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800ab80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800ab82:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800ab84:	b672      	cpsid	i
    return(int_posture);
 800ab86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800ab88:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800ab8a:	687a      	ldr	r2, [r7, #4]
 800ab8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab8e:	429a      	cmp	r2, r3
 800ab90:	d112      	bne.n	800abb8 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab96:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800ab98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d008      	beq.n	800abb0 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800ab9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aba4:	d004      	beq.n	800abb0 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	334c      	adds	r3, #76	@ 0x4c
 800abaa:	4618      	mov	r0, r3
 800abac:	f000 fa40 	bl	800b030 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	69db      	ldr	r3, [r3, #28]
 800abb4:	4a72      	ldr	r2, [pc, #456]	@ (800ad80 <_tx_thread_system_suspend+0x214>)
 800abb6:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800abb8:	4b72      	ldr	r3, [pc, #456]	@ (800ad84 <_tx_thread_system_suspend+0x218>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	3b01      	subs	r3, #1
 800abbe:	4a71      	ldr	r2, [pc, #452]	@ (800ad84 <_tx_thread_system_suspend+0x218>)
 800abc0:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abc6:	2b01      	cmp	r3, #1
 800abc8:	f040 80a6 	bne.w	800ad18 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2200      	movs	r2, #0
 800abd0:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abd6:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6a1b      	ldr	r3, [r3, #32]
 800abdc:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800abde:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	429a      	cmp	r2, r3
 800abe4:	d015      	beq.n	800ac12 <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abea:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 800abec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800abee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800abf0:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800abf2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800abf4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800abf6:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800abf8:	4a63      	ldr	r2, [pc, #396]	@ (800ad88 <_tx_thread_system_suspend+0x21c>)
 800abfa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800abfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac00:	687a      	ldr	r2, [r7, #4]
 800ac02:	429a      	cmp	r2, r3
 800ac04:	d157      	bne.n	800acb6 <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800ac06:	4960      	ldr	r1, [pc, #384]	@ (800ad88 <_tx_thread_system_suspend+0x21c>)
 800ac08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ac0a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ac0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ac10:	e051      	b.n	800acb6 <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800ac12:	4a5d      	ldr	r2, [pc, #372]	@ (800ad88 <_tx_thread_system_suspend+0x21c>)
 800ac14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ac16:	2100      	movs	r1, #0
 800ac18:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800ac1c:	2201      	movs	r2, #1
 800ac1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ac20:	fa02 f303 	lsl.w	r3, r2, r3
 800ac24:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800ac26:	4b59      	ldr	r3, [pc, #356]	@ (800ad8c <_tx_thread_system_suspend+0x220>)
 800ac28:	681a      	ldr	r2, [r3, #0]
 800ac2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ac2c:	43db      	mvns	r3, r3
 800ac2e:	4013      	ands	r3, r2
 800ac30:	4a56      	ldr	r2, [pc, #344]	@ (800ad8c <_tx_thread_system_suspend+0x220>)
 800ac32:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800ac34:	2300      	movs	r3, #0
 800ac36:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800ac38:	4b54      	ldr	r3, [pc, #336]	@ (800ad8c <_tx_thread_system_suspend+0x220>)
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800ac3e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d12b      	bne.n	800ac9c <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800ac44:	4b52      	ldr	r3, [pc, #328]	@ (800ad90 <_tx_thread_system_suspend+0x224>)
 800ac46:	2220      	movs	r2, #32
 800ac48:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800ac4a:	4b52      	ldr	r3, [pc, #328]	@ (800ad94 <_tx_thread_system_suspend+0x228>)
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	601a      	str	r2, [r3, #0]
 800ac50:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac52:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ac54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac56:	f383 8810 	msr	PRIMASK, r3
}
 800ac5a:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800ac5c:	4b49      	ldr	r3, [pc, #292]	@ (800ad84 <_tx_thread_system_suspend+0x218>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800ac62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	f040 8081 	bne.w	800ad6c <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800ac6a:	4b4b      	ldr	r3, [pc, #300]	@ (800ad98 <_tx_thread_system_suspend+0x22c>)
 800ac6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac70:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ac72:	f3ef 8305 	mrs	r3, IPSR
 800ac76:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800ac78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (_tx_ipsr_get() == 0)
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d10c      	bne.n	800ac98 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ac7e:	f3ef 8310 	mrs	r3, PRIMASK
 800ac82:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800ac84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800ac86:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800ac88:	b662      	cpsie	i
}
 800ac8a:	bf00      	nop
 800ac8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac8e:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ac90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac92:	f383 8810 	msr	PRIMASK, r3
}
 800ac96:	bf00      	nop
}
 800ac98:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800ac9a:	e067      	b.n	800ad6c <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800ac9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ac9e:	fa93 f3a3 	rbit	r3, r3
 800aca2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aca4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aca6:	fab3 f383 	clz	r3, r3
 800acaa:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800acac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800acae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800acb0:	4413      	add	r3, r2
 800acb2:	4a37      	ldr	r2, [pc, #220]	@ (800ad90 <_tx_thread_system_suspend+0x224>)
 800acb4:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800acb6:	4b37      	ldr	r3, [pc, #220]	@ (800ad94 <_tx_thread_system_suspend+0x228>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	687a      	ldr	r2, [r7, #4]
 800acbc:	429a      	cmp	r2, r3
 800acbe:	d12b      	bne.n	800ad18 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800acc0:	4b33      	ldr	r3, [pc, #204]	@ (800ad90 <_tx_thread_system_suspend+0x224>)
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	4a30      	ldr	r2, [pc, #192]	@ (800ad88 <_tx_thread_system_suspend+0x21c>)
 800acc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800acca:	4a32      	ldr	r2, [pc, #200]	@ (800ad94 <_tx_thread_system_suspend+0x228>)
 800accc:	6013      	str	r3, [r2, #0]
 800acce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800acd0:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800acd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd4:	f383 8810 	msr	PRIMASK, r3
}
 800acd8:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800acda:	4b2a      	ldr	r3, [pc, #168]	@ (800ad84 <_tx_thread_system_suspend+0x218>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800ace0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d144      	bne.n	800ad70 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800ace6:	4b2c      	ldr	r3, [pc, #176]	@ (800ad98 <_tx_thread_system_suspend+0x22c>)
 800ace8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800acec:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800acee:	f3ef 8305 	mrs	r3, IPSR
 800acf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800acf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (_tx_ipsr_get() == 0)
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d10c      	bne.n	800ad14 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800acfa:	f3ef 8310 	mrs	r3, PRIMASK
 800acfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800ad00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800ad02:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800ad04:	b662      	cpsie	i
}
 800ad06:	bf00      	nop
 800ad08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad0a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ad0c:	6a3b      	ldr	r3, [r7, #32]
 800ad0e:	f383 8810 	msr	PRIMASK, r3
}
 800ad12:	bf00      	nop
}
 800ad14:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800ad16:	e02b      	b.n	800ad70 <_tx_thread_system_suspend+0x204>
 800ad18:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ad1a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ad1c:	69fb      	ldr	r3, [r7, #28]
 800ad1e:	f383 8810 	msr	PRIMASK, r3
}
 800ad22:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800ad24:	4b1b      	ldr	r3, [pc, #108]	@ (800ad94 <_tx_thread_system_suspend+0x228>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800ad2a:	429a      	cmp	r2, r3
 800ad2c:	d022      	beq.n	800ad74 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800ad2e:	4b15      	ldr	r3, [pc, #84]	@ (800ad84 <_tx_thread_system_suspend+0x218>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800ad34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d11c      	bne.n	800ad74 <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800ad3a:	4b17      	ldr	r3, [pc, #92]	@ (800ad98 <_tx_thread_system_suspend+0x22c>)
 800ad3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad40:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ad42:	f3ef 8305 	mrs	r3, IPSR
 800ad46:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800ad48:	69bb      	ldr	r3, [r7, #24]
    if (_tx_ipsr_get() == 0)
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d10c      	bne.n	800ad68 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ad4e:	f3ef 8310 	mrs	r3, PRIMASK
 800ad52:	617b      	str	r3, [r7, #20]
    return(posture);
 800ad54:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800ad56:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800ad58:	b662      	cpsie	i
}
 800ad5a:	bf00      	nop
 800ad5c:	693b      	ldr	r3, [r7, #16]
 800ad5e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	f383 8810 	msr	PRIMASK, r3
}
 800ad66:	bf00      	nop
}
 800ad68:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800ad6a:	e003      	b.n	800ad74 <_tx_thread_system_suspend+0x208>
                return;
 800ad6c:	bf00      	nop
 800ad6e:	e002      	b.n	800ad76 <_tx_thread_system_suspend+0x20a>
            return;
 800ad70:	bf00      	nop
 800ad72:	e000      	b.n	800ad76 <_tx_thread_system_suspend+0x20a>
    return;
 800ad74:	bf00      	nop
}
 800ad76:	3778      	adds	r7, #120	@ 0x78
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd80      	pop	{r7, pc}
 800ad7c:	200016a4 	.word	0x200016a4
 800ad80:	20001ca8 	.word	0x20001ca8
 800ad84:	2000173c 	.word	0x2000173c
 800ad88:	200016bc 	.word	0x200016bc
 800ad8c:	200016b4 	.word	0x200016b4
 800ad90:	200016b8 	.word	0x200016b8
 800ad94:	200016a8 	.word	0x200016a8
 800ad98:	e000ed04 	.word	0xe000ed04

0800ad9c <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800ad9c:	b480      	push	{r7}
 800ad9e:	b087      	sub	sp, #28
 800ada0:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800ada2:	4b21      	ldr	r3, [pc, #132]	@ (800ae28 <_tx_thread_time_slice+0x8c>)
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ada8:	f3ef 8310 	mrs	r3, PRIMASK
 800adac:	60fb      	str	r3, [r7, #12]
    return(posture);
 800adae:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800adb0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800adb2:	b672      	cpsid	i
    return(int_posture);
 800adb4:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800adb6:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800adb8:	4b1c      	ldr	r3, [pc, #112]	@ (800ae2c <_tx_thread_time_slice+0x90>)
 800adba:	2200      	movs	r2, #0
 800adbc:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d024      	beq.n	800ae0e <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d120      	bne.n	800ae0e <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800adcc:	697b      	ldr	r3, [r7, #20]
 800adce:	69da      	ldr	r2, [r3, #28]
 800add0:	697b      	ldr	r3, [r7, #20]
 800add2:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800add4:	697b      	ldr	r3, [r7, #20]
 800add6:	699b      	ldr	r3, [r3, #24]
 800add8:	4a15      	ldr	r2, [pc, #84]	@ (800ae30 <_tx_thread_time_slice+0x94>)
 800adda:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800addc:	697b      	ldr	r3, [r7, #20]
 800adde:	6a1b      	ldr	r3, [r3, #32]
 800ade0:	697a      	ldr	r2, [r7, #20]
 800ade2:	429a      	cmp	r2, r3
 800ade4:	d013      	beq.n	800ae0e <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adea:	697b      	ldr	r3, [r7, #20]
 800adec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adee:	429a      	cmp	r2, r3
 800adf0:	d10d      	bne.n	800ae0e <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adf6:	697a      	ldr	r2, [r7, #20]
 800adf8:	6a12      	ldr	r2, [r2, #32]
 800adfa:	490e      	ldr	r1, [pc, #56]	@ (800ae34 <_tx_thread_time_slice+0x98>)
 800adfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800ae00:	4b0d      	ldr	r3, [pc, #52]	@ (800ae38 <_tx_thread_time_slice+0x9c>)
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	4a0b      	ldr	r2, [pc, #44]	@ (800ae34 <_tx_thread_time_slice+0x98>)
 800ae06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae0a:	4a0c      	ldr	r2, [pc, #48]	@ (800ae3c <_tx_thread_time_slice+0xa0>)
 800ae0c:	6013      	str	r3, [r2, #0]
 800ae0e:	693b      	ldr	r3, [r7, #16]
 800ae10:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	f383 8810 	msr	PRIMASK, r3
}
 800ae18:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800ae1a:	bf00      	nop
 800ae1c:	371c      	adds	r7, #28
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae24:	4770      	bx	lr
 800ae26:	bf00      	nop
 800ae28:	200016a4 	.word	0x200016a4
 800ae2c:	2000174c 	.word	0x2000174c
 800ae30:	20001ca8 	.word	0x20001ca8
 800ae34:	200016bc 	.word	0x200016bc
 800ae38:	200016b8 	.word	0x200016b8
 800ae3c:	200016a8 	.word	0x200016a8

0800ae40 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b08a      	sub	sp, #40	@ 0x28
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ae4c:	f3ef 8310 	mrs	r3, PRIMASK
 800ae50:	617b      	str	r3, [r7, #20]
    return(posture);
 800ae52:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800ae54:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ae56:	b672      	cpsid	i
    return(int_posture);
 800ae58:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800ae5a:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800ae5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae60:	2b04      	cmp	r3, #4
 800ae62:	d10e      	bne.n	800ae82 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800ae64:	4b13      	ldr	r3, [pc, #76]	@ (800aeb4 <_tx_thread_timeout+0x74>)
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	3301      	adds	r3, #1
 800ae6a:	4a12      	ldr	r2, [pc, #72]	@ (800aeb4 <_tx_thread_timeout+0x74>)
 800ae6c:	6013      	str	r3, [r2, #0]
 800ae6e:	6a3b      	ldr	r3, [r7, #32]
 800ae70:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	f383 8810 	msr	PRIMASK, r3
}
 800ae78:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800ae7a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ae7c:	f7ff fd76 	bl	800a96c <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800ae80:	e013      	b.n	800aeaa <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800ae82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ae86:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800ae88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae8a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ae8e:	61bb      	str	r3, [r7, #24]
 800ae90:	6a3b      	ldr	r3, [r7, #32]
 800ae92:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	f383 8810 	msr	PRIMASK, r3
}
 800ae9a:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800ae9c:	69fb      	ldr	r3, [r7, #28]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d003      	beq.n	800aeaa <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800aea2:	69fb      	ldr	r3, [r7, #28]
 800aea4:	69b9      	ldr	r1, [r7, #24]
 800aea6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800aea8:	4798      	blx	r3
}
 800aeaa:	bf00      	nop
 800aeac:	3728      	adds	r7, #40	@ 0x28
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	bd80      	pop	{r7, pc}
 800aeb2:	bf00      	nop
 800aeb4:	2000173c 	.word	0x2000173c

0800aeb8 <_tx_time_get>:
/*  12-31-2020     Andres Mlinar            Modified comment(s),          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
ULONG  _tx_time_get(VOID)
{
 800aeb8:	b480      	push	{r7}
 800aeba:	b087      	sub	sp, #28
 800aebc:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800aebe:	f3ef 8310 	mrs	r3, PRIMASK
 800aec2:	60bb      	str	r3, [r7, #8]
    return(posture);
 800aec4:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800aec6:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800aec8:	b672      	cpsid	i
    return(int_posture);
 800aeca:	687b      	ldr	r3, [r7, #4]
#endif
ULONG   temp_time;


    /* Disable interrupts.  */
    TX_DISABLE
 800aecc:	617b      	str	r3, [r7, #20]

    /* Pickup the system clock time.  */
    temp_time =  _tx_timer_system_clock;
 800aece:	4b08      	ldr	r3, [pc, #32]	@ (800aef0 <_tx_time_get+0x38>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	613b      	str	r3, [r7, #16]
 800aed4:	697b      	ldr	r3, [r7, #20]
 800aed6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	f383 8810 	msr	PRIMASK, r3
}
 800aede:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the time.  */
    return(temp_time);
 800aee0:	693b      	ldr	r3, [r7, #16]
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	371c      	adds	r7, #28
 800aee6:	46bd      	mov	sp, r7
 800aee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeec:	4770      	bx	lr
 800aeee:	bf00      	nop
 800aef0:	20001748 	.word	0x20001748

0800aef4 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b084      	sub	sp, #16
 800aef8:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800aefa:	f3ef 8310 	mrs	r3, PRIMASK
 800aefe:	607b      	str	r3, [r7, #4]
    return(posture);
 800af00:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800af02:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800af04:	b672      	cpsid	i
    return(int_posture);
 800af06:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800af08:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800af0a:	4b09      	ldr	r3, [pc, #36]	@ (800af30 <_tx_timer_expiration_process+0x3c>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	3301      	adds	r3, #1
 800af10:	4a07      	ldr	r2, [pc, #28]	@ (800af30 <_tx_timer_expiration_process+0x3c>)
 800af12:	6013      	str	r3, [r2, #0]
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800af18:	68bb      	ldr	r3, [r7, #8]
 800af1a:	f383 8810 	msr	PRIMASK, r3
}
 800af1e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800af20:	4804      	ldr	r0, [pc, #16]	@ (800af34 <_tx_timer_expiration_process+0x40>)
 800af22:	f7ff fd23 	bl	800a96c <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800af26:	bf00      	nop
 800af28:	3710      	adds	r7, #16
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}
 800af2e:	bf00      	nop
 800af30:	2000173c 	.word	0x2000173c
 800af34:	200017ec 	.word	0x200017ec

0800af38 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800af38:	b590      	push	{r4, r7, lr}
 800af3a:	b089      	sub	sp, #36	@ 0x24
 800af3c:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800af3e:	4b28      	ldr	r3, [pc, #160]	@ (800afe0 <_tx_timer_initialize+0xa8>)
 800af40:	2200      	movs	r2, #0
 800af42:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 800af44:	4b27      	ldr	r3, [pc, #156]	@ (800afe4 <_tx_timer_initialize+0xac>)
 800af46:	2200      	movs	r2, #0
 800af48:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800af4a:	4b27      	ldr	r3, [pc, #156]	@ (800afe8 <_tx_timer_initialize+0xb0>)
 800af4c:	2200      	movs	r2, #0
 800af4e:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800af50:	4b26      	ldr	r3, [pc, #152]	@ (800afec <_tx_timer_initialize+0xb4>)
 800af52:	2200      	movs	r2, #0
 800af54:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800af56:	4b26      	ldr	r3, [pc, #152]	@ (800aff0 <_tx_timer_initialize+0xb8>)
 800af58:	2200      	movs	r2, #0
 800af5a:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800af5c:	2280      	movs	r2, #128	@ 0x80
 800af5e:	2100      	movs	r1, #0
 800af60:	4824      	ldr	r0, [pc, #144]	@ (800aff4 <_tx_timer_initialize+0xbc>)
 800af62:	f001 fb32 	bl	800c5ca <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800af66:	4b24      	ldr	r3, [pc, #144]	@ (800aff8 <_tx_timer_initialize+0xc0>)
 800af68:	4a22      	ldr	r2, [pc, #136]	@ (800aff4 <_tx_timer_initialize+0xbc>)
 800af6a:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800af6c:	4b23      	ldr	r3, [pc, #140]	@ (800affc <_tx_timer_initialize+0xc4>)
 800af6e:	4a21      	ldr	r2, [pc, #132]	@ (800aff4 <_tx_timer_initialize+0xbc>)
 800af70:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800af72:	4b23      	ldr	r3, [pc, #140]	@ (800b000 <_tx_timer_initialize+0xc8>)
 800af74:	4a23      	ldr	r2, [pc, #140]	@ (800b004 <_tx_timer_initialize+0xcc>)
 800af76:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800af78:	4b21      	ldr	r3, [pc, #132]	@ (800b000 <_tx_timer_initialize+0xc8>)
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	3304      	adds	r3, #4
 800af7e:	4a20      	ldr	r2, [pc, #128]	@ (800b000 <_tx_timer_initialize+0xc8>)
 800af80:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800af82:	4b21      	ldr	r3, [pc, #132]	@ (800b008 <_tx_timer_initialize+0xd0>)
 800af84:	4a21      	ldr	r2, [pc, #132]	@ (800b00c <_tx_timer_initialize+0xd4>)
 800af86:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800af88:	4b21      	ldr	r3, [pc, #132]	@ (800b010 <_tx_timer_initialize+0xd8>)
 800af8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800af8e:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800af90:	4b20      	ldr	r3, [pc, #128]	@ (800b014 <_tx_timer_initialize+0xdc>)
 800af92:	2200      	movs	r2, #0
 800af94:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800af96:	4b1c      	ldr	r3, [pc, #112]	@ (800b008 <_tx_timer_initialize+0xd0>)
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	4a1d      	ldr	r2, [pc, #116]	@ (800b010 <_tx_timer_initialize+0xd8>)
 800af9c:	6812      	ldr	r2, [r2, #0]
 800af9e:	491d      	ldr	r1, [pc, #116]	@ (800b014 <_tx_timer_initialize+0xdc>)
 800afa0:	6809      	ldr	r1, [r1, #0]
 800afa2:	481c      	ldr	r0, [pc, #112]	@ (800b014 <_tx_timer_initialize+0xdc>)
 800afa4:	6800      	ldr	r0, [r0, #0]
 800afa6:	2400      	movs	r4, #0
 800afa8:	9405      	str	r4, [sp, #20]
 800afaa:	2400      	movs	r4, #0
 800afac:	9404      	str	r4, [sp, #16]
 800afae:	9003      	str	r0, [sp, #12]
 800afb0:	9102      	str	r1, [sp, #8]
 800afb2:	9201      	str	r2, [sp, #4]
 800afb4:	9300      	str	r3, [sp, #0]
 800afb6:	4b18      	ldr	r3, [pc, #96]	@ (800b018 <_tx_timer_initialize+0xe0>)
 800afb8:	4a18      	ldr	r2, [pc, #96]	@ (800b01c <_tx_timer_initialize+0xe4>)
 800afba:	4919      	ldr	r1, [pc, #100]	@ (800b020 <_tx_timer_initialize+0xe8>)
 800afbc:	4819      	ldr	r0, [pc, #100]	@ (800b024 <_tx_timer_initialize+0xec>)
 800afbe:	f7ff fa9d 	bl	800a4fc <_tx_thread_create>
 800afc2:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d1e5      	bne.n	800af96 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800afca:	4b17      	ldr	r3, [pc, #92]	@ (800b028 <_tx_timer_initialize+0xf0>)
 800afcc:	2200      	movs	r2, #0
 800afce:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800afd0:	4b16      	ldr	r3, [pc, #88]	@ (800b02c <_tx_timer_initialize+0xf4>)
 800afd2:	2200      	movs	r2, #0
 800afd4:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800afd6:	bf00      	nop
 800afd8:	370c      	adds	r7, #12
 800afda:	46bd      	mov	sp, r7
 800afdc:	bd90      	pop	{r4, r7, pc}
 800afde:	bf00      	nop
 800afe0:	20001748 	.word	0x20001748
 800afe4:	20001ca8 	.word	0x20001ca8
 800afe8:	2000174c 	.word	0x2000174c
 800afec:	200017dc 	.word	0x200017dc
 800aff0:	200017e8 	.word	0x200017e8
 800aff4:	20001750 	.word	0x20001750
 800aff8:	200017d0 	.word	0x200017d0
 800affc:	200017d8 	.word	0x200017d8
 800b000:	200017d4 	.word	0x200017d4
 800b004:	200017cc 	.word	0x200017cc
 800b008:	2000189c 	.word	0x2000189c
 800b00c:	200018a8 	.word	0x200018a8
 800b010:	200018a0 	.word	0x200018a0
 800b014:	200018a4 	.word	0x200018a4
 800b018:	4154494d 	.word	0x4154494d
 800b01c:	0800b165 	.word	0x0800b165
 800b020:	0800fe58 	.word	0x0800fe58
 800b024:	200017ec 	.word	0x200017ec
 800b028:	200017e0 	.word	0x200017e0
 800b02c:	200017e4 	.word	0x200017e4

0800b030 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800b030:	b480      	push	{r7}
 800b032:	b089      	sub	sp, #36	@ 0x24
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800b03e:	697b      	ldr	r3, [r7, #20]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d04a      	beq.n	800b0da <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 800b044:	697b      	ldr	r3, [r7, #20]
 800b046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b04a:	d046      	beq.n	800b0da <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	699b      	ldr	r3, [r3, #24]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d142      	bne.n	800b0da <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 800b054:	697b      	ldr	r3, [r7, #20]
 800b056:	2b20      	cmp	r3, #32
 800b058:	d902      	bls.n	800b060 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800b05a:	231f      	movs	r3, #31
 800b05c:	61bb      	str	r3, [r7, #24]
 800b05e:	e002      	b.n	800b066 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800b060:	697b      	ldr	r3, [r7, #20]
 800b062:	3b01      	subs	r3, #1
 800b064:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800b066:	4b20      	ldr	r3, [pc, #128]	@ (800b0e8 <_tx_timer_system_activate+0xb8>)
 800b068:	681a      	ldr	r2, [r3, #0]
 800b06a:	69bb      	ldr	r3, [r7, #24]
 800b06c:	009b      	lsls	r3, r3, #2
 800b06e:	4413      	add	r3, r2
 800b070:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800b072:	4b1e      	ldr	r3, [pc, #120]	@ (800b0ec <_tx_timer_system_activate+0xbc>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	69fa      	ldr	r2, [r7, #28]
 800b078:	429a      	cmp	r2, r3
 800b07a:	d30b      	bcc.n	800b094 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800b07c:	4b1b      	ldr	r3, [pc, #108]	@ (800b0ec <_tx_timer_system_activate+0xbc>)
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	69fa      	ldr	r2, [r7, #28]
 800b082:	1ad3      	subs	r3, r2, r3
 800b084:	109b      	asrs	r3, r3, #2
 800b086:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800b088:	4b19      	ldr	r3, [pc, #100]	@ (800b0f0 <_tx_timer_system_activate+0xc0>)
 800b08a:	681a      	ldr	r2, [r3, #0]
 800b08c:	693b      	ldr	r3, [r7, #16]
 800b08e:	009b      	lsls	r3, r3, #2
 800b090:	4413      	add	r3, r2
 800b092:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800b094:	69fb      	ldr	r3, [r7, #28]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d109      	bne.n	800b0b0 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	687a      	ldr	r2, [r7, #4]
 800b0a0:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	687a      	ldr	r2, [r7, #4]
 800b0a6:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800b0a8:	69fb      	ldr	r3, [r7, #28]
 800b0aa:	687a      	ldr	r2, [r7, #4]
 800b0ac:	601a      	str	r2, [r3, #0]
 800b0ae:	e011      	b.n	800b0d4 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800b0b0:	69fb      	ldr	r3, [r7, #28]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	695b      	ldr	r3, [r3, #20]
 800b0ba:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	687a      	ldr	r2, [r7, #4]
 800b0c0:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	687a      	ldr	r2, [r7, #4]
 800b0c6:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	68fa      	ldr	r2, [r7, #12]
 800b0cc:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	68ba      	ldr	r2, [r7, #8]
 800b0d2:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	69fa      	ldr	r2, [r7, #28]
 800b0d8:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800b0da:	bf00      	nop
 800b0dc:	3724      	adds	r7, #36	@ 0x24
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e4:	4770      	bx	lr
 800b0e6:	bf00      	nop
 800b0e8:	200017d8 	.word	0x200017d8
 800b0ec:	200017d4 	.word	0x200017d4
 800b0f0:	200017d0 	.word	0x200017d0

0800b0f4 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800b0f4:	b480      	push	{r7}
 800b0f6:	b087      	sub	sp, #28
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	699b      	ldr	r3, [r3, #24]
 800b100:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800b102:	697b      	ldr	r3, [r7, #20]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d026      	beq.n	800b156 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	691b      	ldr	r3, [r3, #16]
 800b10c:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800b10e:	687a      	ldr	r2, [r7, #4]
 800b110:	693b      	ldr	r3, [r7, #16]
 800b112:	429a      	cmp	r2, r3
 800b114:	d108      	bne.n	800b128 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	687a      	ldr	r2, [r7, #4]
 800b11c:	429a      	cmp	r2, r3
 800b11e:	d117      	bne.n	800b150 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800b120:	697b      	ldr	r3, [r7, #20]
 800b122:	2200      	movs	r2, #0
 800b124:	601a      	str	r2, [r3, #0]
 800b126:	e013      	b.n	800b150 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	695b      	ldr	r3, [r3, #20]
 800b12c:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800b12e:	693b      	ldr	r3, [r7, #16]
 800b130:	68fa      	ldr	r2, [r7, #12]
 800b132:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	693a      	ldr	r2, [r7, #16]
 800b138:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800b13a:	697b      	ldr	r3, [r7, #20]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	687a      	ldr	r2, [r7, #4]
 800b140:	429a      	cmp	r2, r3
 800b142:	d105      	bne.n	800b150 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	697a      	ldr	r2, [r7, #20]
 800b148:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800b14a:	697b      	ldr	r3, [r7, #20]
 800b14c:	693a      	ldr	r2, [r7, #16]
 800b14e:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2200      	movs	r2, #0
 800b154:	619a      	str	r2, [r3, #24]
    }
}
 800b156:	bf00      	nop
 800b158:	371c      	adds	r7, #28
 800b15a:	46bd      	mov	sp, r7
 800b15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b160:	4770      	bx	lr
	...

0800b164 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b098      	sub	sp, #96	@ 0x60
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800b16c:	2300      	movs	r3, #0
 800b16e:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	4a73      	ldr	r2, [pc, #460]	@ (800b340 <_tx_timer_thread_entry+0x1dc>)
 800b174:	4293      	cmp	r3, r2
 800b176:	f040 80de 	bne.w	800b336 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b17a:	f3ef 8310 	mrs	r3, PRIMASK
 800b17e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800b180:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800b182:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800b184:	b672      	cpsid	i
    return(int_posture);
 800b186:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800b188:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800b18a:	4b6e      	ldr	r3, [pc, #440]	@ (800b344 <_tx_timer_thread_entry+0x1e0>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d003      	beq.n	800b1a0 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	f107 020c 	add.w	r2, r7, #12
 800b19e:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800b1a0:	4b68      	ldr	r3, [pc, #416]	@ (800b344 <_tx_timer_thread_entry+0x1e0>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	2200      	movs	r2, #0
 800b1a6:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800b1a8:	4b66      	ldr	r3, [pc, #408]	@ (800b344 <_tx_timer_thread_entry+0x1e0>)
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	3304      	adds	r3, #4
 800b1ae:	4a65      	ldr	r2, [pc, #404]	@ (800b344 <_tx_timer_thread_entry+0x1e0>)
 800b1b0:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800b1b2:	4b64      	ldr	r3, [pc, #400]	@ (800b344 <_tx_timer_thread_entry+0x1e0>)
 800b1b4:	681a      	ldr	r2, [r3, #0]
 800b1b6:	4b64      	ldr	r3, [pc, #400]	@ (800b348 <_tx_timer_thread_entry+0x1e4>)
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	429a      	cmp	r2, r3
 800b1bc:	d103      	bne.n	800b1c6 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800b1be:	4b63      	ldr	r3, [pc, #396]	@ (800b34c <_tx_timer_thread_entry+0x1e8>)
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	4a60      	ldr	r2, [pc, #384]	@ (800b344 <_tx_timer_thread_entry+0x1e0>)
 800b1c4:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800b1c6:	4b62      	ldr	r3, [pc, #392]	@ (800b350 <_tx_timer_thread_entry+0x1ec>)
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	601a      	str	r2, [r3, #0]
 800b1cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b1ce:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b1d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1d2:	f383 8810 	msr	PRIMASK, r3
}
 800b1d6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b1d8:	f3ef 8310 	mrs	r3, PRIMASK
 800b1dc:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800b1de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800b1e0:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800b1e2:	b672      	cpsid	i
    return(int_posture);
 800b1e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800b1e6:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800b1e8:	e07f      	b.n	800b2ea <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	691b      	ldr	r3, [r3, #16]
 800b1f2:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800b1f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b1fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d102      	bne.n	800b206 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800b200:	2300      	movs	r3, #0
 800b202:	60fb      	str	r3, [r7, #12]
 800b204:	e00e      	b.n	800b224 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800b206:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b208:	695b      	ldr	r3, [r3, #20]
 800b20a:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800b20c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b20e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b210:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800b212:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b214:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b216:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800b218:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b21a:	f107 020c 	add.w	r2, r7, #12
 800b21e:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800b220:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b222:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800b224:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	2b20      	cmp	r3, #32
 800b22a:	d911      	bls.n	800b250 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800b22c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 800b234:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b236:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800b238:	2300      	movs	r3, #0
 800b23a:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800b23c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b23e:	f107 0208 	add.w	r2, r7, #8
 800b242:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 800b244:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b246:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b248:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800b24a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b24c:	60bb      	str	r3, [r7, #8]
 800b24e:	e01a      	b.n	800b286 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800b250:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b252:	689b      	ldr	r3, [r3, #8]
 800b254:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800b256:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b258:	68db      	ldr	r3, [r3, #12]
 800b25a:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800b25c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b25e:	685a      	ldr	r2, [r3, #4]
 800b260:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b262:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 800b264:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d009      	beq.n	800b280 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800b26c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b26e:	f107 0208 	add.w	r2, r7, #8
 800b272:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 800b274:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b276:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b278:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800b27a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b27c:	60bb      	str	r3, [r7, #8]
 800b27e:	e002      	b.n	800b286 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800b280:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b282:	2200      	movs	r2, #0
 800b284:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800b286:	4a33      	ldr	r2, [pc, #204]	@ (800b354 <_tx_timer_thread_entry+0x1f0>)
 800b288:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b28a:	6013      	str	r3, [r2, #0]
 800b28c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b28e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b292:	f383 8810 	msr	PRIMASK, r3
}
 800b296:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800b298:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d002      	beq.n	800b2a4 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800b29e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2a0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800b2a2:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b2a4:	f3ef 8310 	mrs	r3, PRIMASK
 800b2a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800b2aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800b2ac:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800b2ae:	b672      	cpsid	i
    return(int_posture);
 800b2b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800b2b2:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800b2b4:	4b27      	ldr	r3, [pc, #156]	@ (800b354 <_tx_timer_thread_entry+0x1f0>)
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b2be:	429a      	cmp	r2, r3
 800b2c0:	d105      	bne.n	800b2ce <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800b2c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800b2c8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800b2ca:	f7ff feb1 	bl	800b030 <_tx_timer_system_activate>
 800b2ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2d0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b2d2:	69bb      	ldr	r3, [r7, #24]
 800b2d4:	f383 8810 	msr	PRIMASK, r3
}
 800b2d8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b2da:	f3ef 8310 	mrs	r3, PRIMASK
 800b2de:	623b      	str	r3, [r7, #32]
    return(posture);
 800b2e0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800b2e2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b2e4:	b672      	cpsid	i
    return(int_posture);
 800b2e6:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800b2e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	f47f af7c 	bne.w	800b1ea <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800b2f2:	4b17      	ldr	r3, [pc, #92]	@ (800b350 <_tx_timer_thread_entry+0x1ec>)
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d116      	bne.n	800b328 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800b2fa:	4b17      	ldr	r3, [pc, #92]	@ (800b358 <_tx_timer_thread_entry+0x1f4>)
 800b2fc:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800b2fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b300:	2203      	movs	r2, #3
 800b302:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b304:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b306:	2201      	movs	r2, #1
 800b308:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800b30a:	4b14      	ldr	r3, [pc, #80]	@ (800b35c <_tx_timer_thread_entry+0x1f8>)
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	3301      	adds	r3, #1
 800b310:	4a12      	ldr	r2, [pc, #72]	@ (800b35c <_tx_timer_thread_entry+0x1f8>)
 800b312:	6013      	str	r3, [r2, #0]
 800b314:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b316:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b318:	697b      	ldr	r3, [r7, #20]
 800b31a:	f383 8810 	msr	PRIMASK, r3
}
 800b31e:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800b320:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800b322:	f7ff fc23 	bl	800ab6c <_tx_thread_system_suspend>
 800b326:	e728      	b.n	800b17a <_tx_timer_thread_entry+0x16>
 800b328:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b32a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b32c:	693b      	ldr	r3, [r7, #16]
 800b32e:	f383 8810 	msr	PRIMASK, r3
}
 800b332:	bf00      	nop
            TX_DISABLE
 800b334:	e721      	b.n	800b17a <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800b336:	bf00      	nop
 800b338:	3760      	adds	r7, #96	@ 0x60
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}
 800b33e:	bf00      	nop
 800b340:	4154494d 	.word	0x4154494d
 800b344:	200017d8 	.word	0x200017d8
 800b348:	200017d4 	.word	0x200017d4
 800b34c:	200017d0 	.word	0x200017d0
 800b350:	200017dc 	.word	0x200017dc
 800b354:	200017e8 	.word	0x200017e8
 800b358:	200017ec 	.word	0x200017ec
 800b35c:	2000173c 	.word	0x2000173c

0800b360 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b092      	sub	sp, #72	@ 0x48
 800b364:	af00      	add	r7, sp, #0
 800b366:	60f8      	str	r0, [r7, #12]
 800b368:	60b9      	str	r1, [r7, #8]
 800b36a:	607a      	str	r2, [r7, #4]
 800b36c:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b36e:	2300      	movs	r3, #0
 800b370:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d102      	bne.n	800b37e <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800b378:	2302      	movs	r3, #2
 800b37a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b37c:	e075      	b.n	800b46a <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800b37e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b380:	2b34      	cmp	r3, #52	@ 0x34
 800b382:	d002      	beq.n	800b38a <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800b384:	2302      	movs	r3, #2
 800b386:	647b      	str	r3, [r7, #68]	@ 0x44
 800b388:	e06f      	b.n	800b46a <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b38a:	f3ef 8310 	mrs	r3, PRIMASK
 800b38e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800b390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800b392:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800b394:	b672      	cpsid	i
    return(int_posture);
 800b396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800b398:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800b39a:	4b3b      	ldr	r3, [pc, #236]	@ (800b488 <_txe_byte_pool_create+0x128>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	3301      	adds	r3, #1
 800b3a0:	4a39      	ldr	r2, [pc, #228]	@ (800b488 <_txe_byte_pool_create+0x128>)
 800b3a2:	6013      	str	r3, [r2, #0]
 800b3a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3a6:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b3a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3aa:	f383 8810 	msr	PRIMASK, r3
}
 800b3ae:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800b3b0:	4b36      	ldr	r3, [pc, #216]	@ (800b48c <_txe_byte_pool_create+0x12c>)
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	643b      	str	r3, [r7, #64]	@ 0x40
 800b3ba:	e009      	b.n	800b3d0 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800b3bc:	68fa      	ldr	r2, [r7, #12]
 800b3be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3c0:	429a      	cmp	r2, r3
 800b3c2:	d00b      	beq.n	800b3dc <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800b3c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800b3ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b3cc:	3301      	adds	r3, #1
 800b3ce:	643b      	str	r3, [r7, #64]	@ 0x40
 800b3d0:	4b2f      	ldr	r3, [pc, #188]	@ (800b490 <_txe_byte_pool_create+0x130>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b3d6:	429a      	cmp	r2, r3
 800b3d8:	d3f0      	bcc.n	800b3bc <_txe_byte_pool_create+0x5c>
 800b3da:	e000      	b.n	800b3de <_txe_byte_pool_create+0x7e>
                break;
 800b3dc:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b3de:	f3ef 8310 	mrs	r3, PRIMASK
 800b3e2:	623b      	str	r3, [r7, #32]
    return(posture);
 800b3e4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800b3e6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b3e8:	b672      	cpsid	i
    return(int_posture);
 800b3ea:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800b3ec:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800b3ee:	4b26      	ldr	r3, [pc, #152]	@ (800b488 <_txe_byte_pool_create+0x128>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	3b01      	subs	r3, #1
 800b3f4:	4a24      	ldr	r2, [pc, #144]	@ (800b488 <_txe_byte_pool_create+0x128>)
 800b3f6:	6013      	str	r3, [r2, #0]
 800b3f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3fa:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b3fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3fe:	f383 8810 	msr	PRIMASK, r3
}
 800b402:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800b404:	f7ff fa78 	bl	800a8f8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 800b408:	68fa      	ldr	r2, [r7, #12]
 800b40a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b40c:	429a      	cmp	r2, r3
 800b40e:	d102      	bne.n	800b416 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800b410:	2302      	movs	r3, #2
 800b412:	647b      	str	r3, [r7, #68]	@ 0x44
 800b414:	e029      	b.n	800b46a <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d102      	bne.n	800b422 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800b41c:	2303      	movs	r3, #3
 800b41e:	647b      	str	r3, [r7, #68]	@ 0x44
 800b420:	e023      	b.n	800b46a <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	2b63      	cmp	r3, #99	@ 0x63
 800b426:	d802      	bhi.n	800b42e <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800b428:	2305      	movs	r3, #5
 800b42a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b42c:	e01d      	b.n	800b46a <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800b42e:	4b19      	ldr	r3, [pc, #100]	@ (800b494 <_txe_byte_pool_create+0x134>)
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800b434:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b436:	4a18      	ldr	r2, [pc, #96]	@ (800b498 <_txe_byte_pool_create+0x138>)
 800b438:	4293      	cmp	r3, r2
 800b43a:	d101      	bne.n	800b440 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800b43c:	2313      	movs	r3, #19
 800b43e:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b440:	f3ef 8305 	mrs	r3, IPSR
 800b444:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800b446:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b448:	4b14      	ldr	r3, [pc, #80]	@ (800b49c <_txe_byte_pool_create+0x13c>)
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	4313      	orrs	r3, r2
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d00b      	beq.n	800b46a <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b452:	f3ef 8305 	mrs	r3, IPSR
 800b456:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b458:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800b45a:	4b10      	ldr	r3, [pc, #64]	@ (800b49c <_txe_byte_pool_create+0x13c>)
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	4313      	orrs	r3, r2
 800b460:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800b464:	d201      	bcs.n	800b46a <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800b466:	2313      	movs	r3, #19
 800b468:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800b46a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d106      	bne.n	800b47e <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	687a      	ldr	r2, [r7, #4]
 800b474:	68b9      	ldr	r1, [r7, #8]
 800b476:	68f8      	ldr	r0, [r7, #12]
 800b478:	f7fe ff3c 	bl	800a2f4 <_tx_byte_pool_create>
 800b47c:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800b47e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800b480:	4618      	mov	r0, r3
 800b482:	3748      	adds	r7, #72	@ 0x48
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}
 800b488:	2000173c 	.word	0x2000173c
 800b48c:	20001694 	.word	0x20001694
 800b490:	20001698 	.word	0x20001698
 800b494:	200016a4 	.word	0x200016a4
 800b498:	200017ec 	.word	0x200017ec
 800b49c:	2000000c 	.word	0x2000000c

0800b4a0 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b09a      	sub	sp, #104	@ 0x68
 800b4a4:	af06      	add	r7, sp, #24
 800b4a6:	60f8      	str	r0, [r7, #12]
 800b4a8:	60b9      	str	r1, [r7, #8]
 800b4aa:	607a      	str	r2, [r7, #4]
 800b4ac:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d102      	bne.n	800b4be <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800b4b8:	230e      	movs	r3, #14
 800b4ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b4bc:	e0bb      	b.n	800b636 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800b4be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b4c0:	2bb0      	cmp	r3, #176	@ 0xb0
 800b4c2:	d002      	beq.n	800b4ca <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800b4c4:	230e      	movs	r3, #14
 800b4c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b4c8:	e0b5      	b.n	800b636 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b4ca:	f3ef 8310 	mrs	r3, PRIMASK
 800b4ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800b4d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800b4d2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800b4d4:	b672      	cpsid	i
    return(int_posture);
 800b4d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800b4d8:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800b4da:	4b64      	ldr	r3, [pc, #400]	@ (800b66c <_txe_thread_create+0x1cc>)
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	3301      	adds	r3, #1
 800b4e0:	4a62      	ldr	r2, [pc, #392]	@ (800b66c <_txe_thread_create+0x1cc>)
 800b4e2:	6013      	str	r3, [r2, #0]
 800b4e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b4e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4ea:	f383 8810 	msr	PRIMASK, r3
}
 800b4ee:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800b4f4:	4b5e      	ldr	r3, [pc, #376]	@ (800b670 <_txe_thread_create+0x1d0>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800b4fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b4fc:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800b4fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b500:	3b01      	subs	r3, #1
 800b502:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b504:	4413      	add	r3, r2
 800b506:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800b508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b50a:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800b50c:	2300      	movs	r3, #0
 800b50e:	647b      	str	r3, [r7, #68]	@ 0x44
 800b510:	e02b      	b.n	800b56a <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800b512:	68fa      	ldr	r2, [r7, #12]
 800b514:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b516:	429a      	cmp	r2, r3
 800b518:	d101      	bne.n	800b51e <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800b51a:	2301      	movs	r3, #1
 800b51c:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800b51e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b520:	2b01      	cmp	r3, #1
 800b522:	d028      	beq.n	800b576 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800b524:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b52a:	429a      	cmp	r2, r3
 800b52c:	d308      	bcc.n	800b540 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800b52e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b530:	691b      	ldr	r3, [r3, #16]
 800b532:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b534:	429a      	cmp	r2, r3
 800b536:	d203      	bcs.n	800b540 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800b538:	2300      	movs	r3, #0
 800b53a:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800b53c:	2301      	movs	r3, #1
 800b53e:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800b540:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b542:	68db      	ldr	r3, [r3, #12]
 800b544:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b546:	429a      	cmp	r2, r3
 800b548:	d308      	bcc.n	800b55c <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800b54a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b54c:	691b      	ldr	r3, [r3, #16]
 800b54e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b550:	429a      	cmp	r2, r3
 800b552:	d203      	bcs.n	800b55c <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800b554:	2300      	movs	r3, #0
 800b556:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800b558:	2301      	movs	r3, #1
 800b55a:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 800b55c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b55e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b562:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800b564:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b566:	3301      	adds	r3, #1
 800b568:	647b      	str	r3, [r7, #68]	@ 0x44
 800b56a:	4b42      	ldr	r3, [pc, #264]	@ (800b674 <_txe_thread_create+0x1d4>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b570:	429a      	cmp	r2, r3
 800b572:	d3ce      	bcc.n	800b512 <_txe_thread_create+0x72>
 800b574:	e000      	b.n	800b578 <_txe_thread_create+0xd8>
                break;
 800b576:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b578:	f3ef 8310 	mrs	r3, PRIMASK
 800b57c:	61fb      	str	r3, [r7, #28]
    return(posture);
 800b57e:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800b580:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b582:	b672      	cpsid	i
    return(int_posture);
 800b584:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800b586:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800b588:	4b38      	ldr	r3, [pc, #224]	@ (800b66c <_txe_thread_create+0x1cc>)
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	3b01      	subs	r3, #1
 800b58e:	4a37      	ldr	r2, [pc, #220]	@ (800b66c <_txe_thread_create+0x1cc>)
 800b590:	6013      	str	r3, [r2, #0]
 800b592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b594:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b596:	6a3b      	ldr	r3, [r7, #32]
 800b598:	f383 8810 	msr	PRIMASK, r3
}
 800b59c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800b59e:	f7ff f9ab 	bl	800a8f8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800b5a2:	68fa      	ldr	r2, [r7, #12]
 800b5a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b5a6:	429a      	cmp	r2, r3
 800b5a8:	d102      	bne.n	800b5b0 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800b5aa:	230e      	movs	r3, #14
 800b5ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5ae:	e042      	b.n	800b636 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800b5b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d102      	bne.n	800b5bc <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800b5b6:	2303      	movs	r3, #3
 800b5b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5ba:	e03c      	b.n	800b636 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d102      	bne.n	800b5c8 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800b5c2:	2303      	movs	r3, #3
 800b5c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5c6:	e036      	b.n	800b636 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800b5c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b5ca:	2bc7      	cmp	r3, #199	@ 0xc7
 800b5cc:	d802      	bhi.n	800b5d4 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800b5ce:	2305      	movs	r3, #5
 800b5d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5d2:	e030      	b.n	800b636 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800b5d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5d6:	2b1f      	cmp	r3, #31
 800b5d8:	d902      	bls.n	800b5e0 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800b5da:	230f      	movs	r3, #15
 800b5dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5de:	e02a      	b.n	800b636 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800b5e0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b5e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b5e4:	429a      	cmp	r2, r3
 800b5e6:	d902      	bls.n	800b5ee <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800b5e8:	2318      	movs	r3, #24
 800b5ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5ec:	e023      	b.n	800b636 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800b5ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b5f0:	2b01      	cmp	r3, #1
 800b5f2:	d902      	bls.n	800b5fa <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800b5f4:	2310      	movs	r3, #16
 800b5f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b5f8:	e01d      	b.n	800b636 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800b5fa:	4b1f      	ldr	r3, [pc, #124]	@ (800b678 <_txe_thread_create+0x1d8>)
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800b600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b602:	4a1e      	ldr	r2, [pc, #120]	@ (800b67c <_txe_thread_create+0x1dc>)
 800b604:	4293      	cmp	r3, r2
 800b606:	d101      	bne.n	800b60c <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800b608:	2313      	movs	r3, #19
 800b60a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b60c:	f3ef 8305 	mrs	r3, IPSR
 800b610:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b612:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b614:	4b1a      	ldr	r3, [pc, #104]	@ (800b680 <_txe_thread_create+0x1e0>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	4313      	orrs	r3, r2
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d00b      	beq.n	800b636 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b61e:	f3ef 8305 	mrs	r3, IPSR
 800b622:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800b624:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800b626:	4b16      	ldr	r3, [pc, #88]	@ (800b680 <_txe_thread_create+0x1e0>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	4313      	orrs	r3, r2
 800b62c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800b630:	d201      	bcs.n	800b636 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800b632:	2313      	movs	r3, #19
 800b634:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800b636:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d112      	bne.n	800b662 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800b63c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b63e:	9305      	str	r3, [sp, #20]
 800b640:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b642:	9304      	str	r3, [sp, #16]
 800b644:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b646:	9303      	str	r3, [sp, #12]
 800b648:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b64a:	9302      	str	r3, [sp, #8]
 800b64c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b64e:	9301      	str	r3, [sp, #4]
 800b650:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b652:	9300      	str	r3, [sp, #0]
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	687a      	ldr	r2, [r7, #4]
 800b658:	68b9      	ldr	r1, [r7, #8]
 800b65a:	68f8      	ldr	r0, [r7, #12]
 800b65c:	f7fe ff4e 	bl	800a4fc <_tx_thread_create>
 800b660:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800b662:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800b664:	4618      	mov	r0, r3
 800b666:	3750      	adds	r7, #80	@ 0x50
 800b668:	46bd      	mov	sp, r7
 800b66a:	bd80      	pop	{r7, pc}
 800b66c:	2000173c 	.word	0x2000173c
 800b670:	200016ac 	.word	0x200016ac
 800b674:	200016b0 	.word	0x200016b0
 800b678:	200016a4 	.word	0x200016a4
 800b67c:	200017ec 	.word	0x200017ec
 800b680:	2000000c 	.word	0x2000000c

0800b684 <__cvt>:
 800b684:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b688:	ec57 6b10 	vmov	r6, r7, d0
 800b68c:	2f00      	cmp	r7, #0
 800b68e:	460c      	mov	r4, r1
 800b690:	4619      	mov	r1, r3
 800b692:	463b      	mov	r3, r7
 800b694:	bfb4      	ite	lt
 800b696:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b69a:	2300      	movge	r3, #0
 800b69c:	4691      	mov	r9, r2
 800b69e:	bfbf      	itttt	lt
 800b6a0:	4632      	movlt	r2, r6
 800b6a2:	461f      	movlt	r7, r3
 800b6a4:	232d      	movlt	r3, #45	@ 0x2d
 800b6a6:	4616      	movlt	r6, r2
 800b6a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b6ac:	700b      	strb	r3, [r1, #0]
 800b6ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b6b0:	f023 0820 	bic.w	r8, r3, #32
 800b6b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b6b8:	d005      	beq.n	800b6c6 <__cvt+0x42>
 800b6ba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b6be:	d100      	bne.n	800b6c2 <__cvt+0x3e>
 800b6c0:	3401      	adds	r4, #1
 800b6c2:	2102      	movs	r1, #2
 800b6c4:	e000      	b.n	800b6c8 <__cvt+0x44>
 800b6c6:	2103      	movs	r1, #3
 800b6c8:	ab03      	add	r3, sp, #12
 800b6ca:	4622      	mov	r2, r4
 800b6cc:	9301      	str	r3, [sp, #4]
 800b6ce:	ab02      	add	r3, sp, #8
 800b6d0:	ec47 6b10 	vmov	d0, r6, r7
 800b6d4:	9300      	str	r3, [sp, #0]
 800b6d6:	4653      	mov	r3, sl
 800b6d8:	f001 f89a 	bl	800c810 <_dtoa_r>
 800b6dc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b6e0:	4605      	mov	r5, r0
 800b6e2:	d119      	bne.n	800b718 <__cvt+0x94>
 800b6e4:	f019 0f01 	tst.w	r9, #1
 800b6e8:	d00e      	beq.n	800b708 <__cvt+0x84>
 800b6ea:	eb00 0904 	add.w	r9, r0, r4
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	4630      	mov	r0, r6
 800b6f4:	4639      	mov	r1, r7
 800b6f6:	f7f5 fb19 	bl	8000d2c <__aeabi_dcmpeq>
 800b6fa:	b108      	cbz	r0, 800b700 <__cvt+0x7c>
 800b6fc:	f8cd 900c 	str.w	r9, [sp, #12]
 800b700:	2230      	movs	r2, #48	@ 0x30
 800b702:	9b03      	ldr	r3, [sp, #12]
 800b704:	454b      	cmp	r3, r9
 800b706:	d31e      	bcc.n	800b746 <__cvt+0xc2>
 800b708:	9b03      	ldr	r3, [sp, #12]
 800b70a:	4628      	mov	r0, r5
 800b70c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b70e:	1b5b      	subs	r3, r3, r5
 800b710:	6013      	str	r3, [r2, #0]
 800b712:	b004      	add	sp, #16
 800b714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b718:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b71c:	eb00 0904 	add.w	r9, r0, r4
 800b720:	d1e5      	bne.n	800b6ee <__cvt+0x6a>
 800b722:	7803      	ldrb	r3, [r0, #0]
 800b724:	2b30      	cmp	r3, #48	@ 0x30
 800b726:	d10a      	bne.n	800b73e <__cvt+0xba>
 800b728:	2200      	movs	r2, #0
 800b72a:	2300      	movs	r3, #0
 800b72c:	4630      	mov	r0, r6
 800b72e:	4639      	mov	r1, r7
 800b730:	f7f5 fafc 	bl	8000d2c <__aeabi_dcmpeq>
 800b734:	b918      	cbnz	r0, 800b73e <__cvt+0xba>
 800b736:	f1c4 0401 	rsb	r4, r4, #1
 800b73a:	f8ca 4000 	str.w	r4, [sl]
 800b73e:	f8da 3000 	ldr.w	r3, [sl]
 800b742:	4499      	add	r9, r3
 800b744:	e7d3      	b.n	800b6ee <__cvt+0x6a>
 800b746:	1c59      	adds	r1, r3, #1
 800b748:	9103      	str	r1, [sp, #12]
 800b74a:	701a      	strb	r2, [r3, #0]
 800b74c:	e7d9      	b.n	800b702 <__cvt+0x7e>

0800b74e <__exponent>:
 800b74e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b750:	2900      	cmp	r1, #0
 800b752:	7002      	strb	r2, [r0, #0]
 800b754:	bfba      	itte	lt
 800b756:	4249      	neglt	r1, r1
 800b758:	232d      	movlt	r3, #45	@ 0x2d
 800b75a:	232b      	movge	r3, #43	@ 0x2b
 800b75c:	2909      	cmp	r1, #9
 800b75e:	7043      	strb	r3, [r0, #1]
 800b760:	dd28      	ble.n	800b7b4 <__exponent+0x66>
 800b762:	f10d 0307 	add.w	r3, sp, #7
 800b766:	270a      	movs	r7, #10
 800b768:	461d      	mov	r5, r3
 800b76a:	461a      	mov	r2, r3
 800b76c:	3b01      	subs	r3, #1
 800b76e:	fbb1 f6f7 	udiv	r6, r1, r7
 800b772:	fb07 1416 	mls	r4, r7, r6, r1
 800b776:	3430      	adds	r4, #48	@ 0x30
 800b778:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b77c:	460c      	mov	r4, r1
 800b77e:	4631      	mov	r1, r6
 800b780:	2c63      	cmp	r4, #99	@ 0x63
 800b782:	dcf2      	bgt.n	800b76a <__exponent+0x1c>
 800b784:	3130      	adds	r1, #48	@ 0x30
 800b786:	1e94      	subs	r4, r2, #2
 800b788:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b78c:	1c41      	adds	r1, r0, #1
 800b78e:	4623      	mov	r3, r4
 800b790:	42ab      	cmp	r3, r5
 800b792:	d30a      	bcc.n	800b7aa <__exponent+0x5c>
 800b794:	f10d 0309 	add.w	r3, sp, #9
 800b798:	1a9b      	subs	r3, r3, r2
 800b79a:	42ac      	cmp	r4, r5
 800b79c:	bf88      	it	hi
 800b79e:	2300      	movhi	r3, #0
 800b7a0:	3302      	adds	r3, #2
 800b7a2:	4403      	add	r3, r0
 800b7a4:	1a18      	subs	r0, r3, r0
 800b7a6:	b003      	add	sp, #12
 800b7a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7aa:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b7ae:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b7b2:	e7ed      	b.n	800b790 <__exponent+0x42>
 800b7b4:	2330      	movs	r3, #48	@ 0x30
 800b7b6:	3130      	adds	r1, #48	@ 0x30
 800b7b8:	7083      	strb	r3, [r0, #2]
 800b7ba:	1d03      	adds	r3, r0, #4
 800b7bc:	70c1      	strb	r1, [r0, #3]
 800b7be:	e7f1      	b.n	800b7a4 <__exponent+0x56>

0800b7c0 <_printf_float>:
 800b7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7c4:	b08d      	sub	sp, #52	@ 0x34
 800b7c6:	460c      	mov	r4, r1
 800b7c8:	4616      	mov	r6, r2
 800b7ca:	461f      	mov	r7, r3
 800b7cc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b7d0:	4605      	mov	r5, r0
 800b7d2:	f000 ff03 	bl	800c5dc <_localeconv_r>
 800b7d6:	6803      	ldr	r3, [r0, #0]
 800b7d8:	4618      	mov	r0, r3
 800b7da:	9304      	str	r3, [sp, #16]
 800b7dc:	f7f4 fe7a 	bl	80004d4 <strlen>
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	9005      	str	r0, [sp, #20]
 800b7e4:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7e6:	f8d8 3000 	ldr.w	r3, [r8]
 800b7ea:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b7ee:	3307      	adds	r3, #7
 800b7f0:	f8d4 b000 	ldr.w	fp, [r4]
 800b7f4:	f023 0307 	bic.w	r3, r3, #7
 800b7f8:	f103 0208 	add.w	r2, r3, #8
 800b7fc:	f8c8 2000 	str.w	r2, [r8]
 800b800:	f04f 32ff 	mov.w	r2, #4294967295
 800b804:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b808:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b80c:	f8cd 8018 	str.w	r8, [sp, #24]
 800b810:	9307      	str	r3, [sp, #28]
 800b812:	4b9d      	ldr	r3, [pc, #628]	@ (800ba88 <_printf_float+0x2c8>)
 800b814:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b818:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b81c:	f7f5 fab8 	bl	8000d90 <__aeabi_dcmpun>
 800b820:	bb70      	cbnz	r0, 800b880 <_printf_float+0xc0>
 800b822:	f04f 32ff 	mov.w	r2, #4294967295
 800b826:	4b98      	ldr	r3, [pc, #608]	@ (800ba88 <_printf_float+0x2c8>)
 800b828:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b82c:	f7f5 fa92 	bl	8000d54 <__aeabi_dcmple>
 800b830:	bb30      	cbnz	r0, 800b880 <_printf_float+0xc0>
 800b832:	2200      	movs	r2, #0
 800b834:	2300      	movs	r3, #0
 800b836:	4640      	mov	r0, r8
 800b838:	4649      	mov	r1, r9
 800b83a:	f7f5 fa81 	bl	8000d40 <__aeabi_dcmplt>
 800b83e:	b110      	cbz	r0, 800b846 <_printf_float+0x86>
 800b840:	232d      	movs	r3, #45	@ 0x2d
 800b842:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b846:	4a91      	ldr	r2, [pc, #580]	@ (800ba8c <_printf_float+0x2cc>)
 800b848:	4b91      	ldr	r3, [pc, #580]	@ (800ba90 <_printf_float+0x2d0>)
 800b84a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b84e:	bf94      	ite	ls
 800b850:	4690      	movls	r8, r2
 800b852:	4698      	movhi	r8, r3
 800b854:	2303      	movs	r3, #3
 800b856:	f04f 0900 	mov.w	r9, #0
 800b85a:	6123      	str	r3, [r4, #16]
 800b85c:	f02b 0304 	bic.w	r3, fp, #4
 800b860:	6023      	str	r3, [r4, #0]
 800b862:	4633      	mov	r3, r6
 800b864:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b866:	4621      	mov	r1, r4
 800b868:	4628      	mov	r0, r5
 800b86a:	9700      	str	r7, [sp, #0]
 800b86c:	f000 f9d2 	bl	800bc14 <_printf_common>
 800b870:	3001      	adds	r0, #1
 800b872:	f040 808d 	bne.w	800b990 <_printf_float+0x1d0>
 800b876:	f04f 30ff 	mov.w	r0, #4294967295
 800b87a:	b00d      	add	sp, #52	@ 0x34
 800b87c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b880:	4642      	mov	r2, r8
 800b882:	464b      	mov	r3, r9
 800b884:	4640      	mov	r0, r8
 800b886:	4649      	mov	r1, r9
 800b888:	f7f5 fa82 	bl	8000d90 <__aeabi_dcmpun>
 800b88c:	b140      	cbz	r0, 800b8a0 <_printf_float+0xe0>
 800b88e:	464b      	mov	r3, r9
 800b890:	4a80      	ldr	r2, [pc, #512]	@ (800ba94 <_printf_float+0x2d4>)
 800b892:	2b00      	cmp	r3, #0
 800b894:	bfbc      	itt	lt
 800b896:	232d      	movlt	r3, #45	@ 0x2d
 800b898:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b89c:	4b7e      	ldr	r3, [pc, #504]	@ (800ba98 <_printf_float+0x2d8>)
 800b89e:	e7d4      	b.n	800b84a <_printf_float+0x8a>
 800b8a0:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b8a4:	6863      	ldr	r3, [r4, #4]
 800b8a6:	9206      	str	r2, [sp, #24]
 800b8a8:	1c5a      	adds	r2, r3, #1
 800b8aa:	d13b      	bne.n	800b924 <_printf_float+0x164>
 800b8ac:	2306      	movs	r3, #6
 800b8ae:	6063      	str	r3, [r4, #4]
 800b8b0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	4628      	mov	r0, r5
 800b8b8:	6022      	str	r2, [r4, #0]
 800b8ba:	9303      	str	r3, [sp, #12]
 800b8bc:	ab0a      	add	r3, sp, #40	@ 0x28
 800b8be:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b8c2:	ab09      	add	r3, sp, #36	@ 0x24
 800b8c4:	ec49 8b10 	vmov	d0, r8, r9
 800b8c8:	9300      	str	r3, [sp, #0]
 800b8ca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b8ce:	6861      	ldr	r1, [r4, #4]
 800b8d0:	f7ff fed8 	bl	800b684 <__cvt>
 800b8d4:	9b06      	ldr	r3, [sp, #24]
 800b8d6:	4680      	mov	r8, r0
 800b8d8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b8da:	2b47      	cmp	r3, #71	@ 0x47
 800b8dc:	d129      	bne.n	800b932 <_printf_float+0x172>
 800b8de:	1cc8      	adds	r0, r1, #3
 800b8e0:	db02      	blt.n	800b8e8 <_printf_float+0x128>
 800b8e2:	6863      	ldr	r3, [r4, #4]
 800b8e4:	4299      	cmp	r1, r3
 800b8e6:	dd41      	ble.n	800b96c <_printf_float+0x1ac>
 800b8e8:	f1aa 0a02 	sub.w	sl, sl, #2
 800b8ec:	fa5f fa8a 	uxtb.w	sl, sl
 800b8f0:	3901      	subs	r1, #1
 800b8f2:	4652      	mov	r2, sl
 800b8f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b8f8:	9109      	str	r1, [sp, #36]	@ 0x24
 800b8fa:	f7ff ff28 	bl	800b74e <__exponent>
 800b8fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b900:	4681      	mov	r9, r0
 800b902:	1813      	adds	r3, r2, r0
 800b904:	2a01      	cmp	r2, #1
 800b906:	6123      	str	r3, [r4, #16]
 800b908:	dc02      	bgt.n	800b910 <_printf_float+0x150>
 800b90a:	6822      	ldr	r2, [r4, #0]
 800b90c:	07d2      	lsls	r2, r2, #31
 800b90e:	d501      	bpl.n	800b914 <_printf_float+0x154>
 800b910:	3301      	adds	r3, #1
 800b912:	6123      	str	r3, [r4, #16]
 800b914:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d0a2      	beq.n	800b862 <_printf_float+0xa2>
 800b91c:	232d      	movs	r3, #45	@ 0x2d
 800b91e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b922:	e79e      	b.n	800b862 <_printf_float+0xa2>
 800b924:	9a06      	ldr	r2, [sp, #24]
 800b926:	2a47      	cmp	r2, #71	@ 0x47
 800b928:	d1c2      	bne.n	800b8b0 <_printf_float+0xf0>
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d1c0      	bne.n	800b8b0 <_printf_float+0xf0>
 800b92e:	2301      	movs	r3, #1
 800b930:	e7bd      	b.n	800b8ae <_printf_float+0xee>
 800b932:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b936:	d9db      	bls.n	800b8f0 <_printf_float+0x130>
 800b938:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b93c:	d118      	bne.n	800b970 <_printf_float+0x1b0>
 800b93e:	2900      	cmp	r1, #0
 800b940:	6863      	ldr	r3, [r4, #4]
 800b942:	dd0b      	ble.n	800b95c <_printf_float+0x19c>
 800b944:	6121      	str	r1, [r4, #16]
 800b946:	b913      	cbnz	r3, 800b94e <_printf_float+0x18e>
 800b948:	6822      	ldr	r2, [r4, #0]
 800b94a:	07d0      	lsls	r0, r2, #31
 800b94c:	d502      	bpl.n	800b954 <_printf_float+0x194>
 800b94e:	3301      	adds	r3, #1
 800b950:	440b      	add	r3, r1
 800b952:	6123      	str	r3, [r4, #16]
 800b954:	f04f 0900 	mov.w	r9, #0
 800b958:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b95a:	e7db      	b.n	800b914 <_printf_float+0x154>
 800b95c:	b913      	cbnz	r3, 800b964 <_printf_float+0x1a4>
 800b95e:	6822      	ldr	r2, [r4, #0]
 800b960:	07d2      	lsls	r2, r2, #31
 800b962:	d501      	bpl.n	800b968 <_printf_float+0x1a8>
 800b964:	3302      	adds	r3, #2
 800b966:	e7f4      	b.n	800b952 <_printf_float+0x192>
 800b968:	2301      	movs	r3, #1
 800b96a:	e7f2      	b.n	800b952 <_printf_float+0x192>
 800b96c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b970:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b972:	4299      	cmp	r1, r3
 800b974:	db05      	blt.n	800b982 <_printf_float+0x1c2>
 800b976:	6823      	ldr	r3, [r4, #0]
 800b978:	6121      	str	r1, [r4, #16]
 800b97a:	07d8      	lsls	r0, r3, #31
 800b97c:	d5ea      	bpl.n	800b954 <_printf_float+0x194>
 800b97e:	1c4b      	adds	r3, r1, #1
 800b980:	e7e7      	b.n	800b952 <_printf_float+0x192>
 800b982:	2900      	cmp	r1, #0
 800b984:	bfd4      	ite	le
 800b986:	f1c1 0202 	rsble	r2, r1, #2
 800b98a:	2201      	movgt	r2, #1
 800b98c:	4413      	add	r3, r2
 800b98e:	e7e0      	b.n	800b952 <_printf_float+0x192>
 800b990:	6823      	ldr	r3, [r4, #0]
 800b992:	055a      	lsls	r2, r3, #21
 800b994:	d407      	bmi.n	800b9a6 <_printf_float+0x1e6>
 800b996:	6923      	ldr	r3, [r4, #16]
 800b998:	4642      	mov	r2, r8
 800b99a:	4631      	mov	r1, r6
 800b99c:	4628      	mov	r0, r5
 800b99e:	47b8      	blx	r7
 800b9a0:	3001      	adds	r0, #1
 800b9a2:	d12b      	bne.n	800b9fc <_printf_float+0x23c>
 800b9a4:	e767      	b.n	800b876 <_printf_float+0xb6>
 800b9a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b9aa:	f240 80dd 	bls.w	800bb68 <_printf_float+0x3a8>
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b9b6:	f7f5 f9b9 	bl	8000d2c <__aeabi_dcmpeq>
 800b9ba:	2800      	cmp	r0, #0
 800b9bc:	d033      	beq.n	800ba26 <_printf_float+0x266>
 800b9be:	2301      	movs	r3, #1
 800b9c0:	4a36      	ldr	r2, [pc, #216]	@ (800ba9c <_printf_float+0x2dc>)
 800b9c2:	4631      	mov	r1, r6
 800b9c4:	4628      	mov	r0, r5
 800b9c6:	47b8      	blx	r7
 800b9c8:	3001      	adds	r0, #1
 800b9ca:	f43f af54 	beq.w	800b876 <_printf_float+0xb6>
 800b9ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b9d2:	4543      	cmp	r3, r8
 800b9d4:	db02      	blt.n	800b9dc <_printf_float+0x21c>
 800b9d6:	6823      	ldr	r3, [r4, #0]
 800b9d8:	07d8      	lsls	r0, r3, #31
 800b9da:	d50f      	bpl.n	800b9fc <_printf_float+0x23c>
 800b9dc:	4631      	mov	r1, r6
 800b9de:	4628      	mov	r0, r5
 800b9e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9e4:	47b8      	blx	r7
 800b9e6:	3001      	adds	r0, #1
 800b9e8:	f43f af45 	beq.w	800b876 <_printf_float+0xb6>
 800b9ec:	f04f 0900 	mov.w	r9, #0
 800b9f0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b9f4:	f104 0a1a 	add.w	sl, r4, #26
 800b9f8:	45c8      	cmp	r8, r9
 800b9fa:	dc09      	bgt.n	800ba10 <_printf_float+0x250>
 800b9fc:	6823      	ldr	r3, [r4, #0]
 800b9fe:	079b      	lsls	r3, r3, #30
 800ba00:	f100 8103 	bmi.w	800bc0a <_printf_float+0x44a>
 800ba04:	68e0      	ldr	r0, [r4, #12]
 800ba06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba08:	4298      	cmp	r0, r3
 800ba0a:	bfb8      	it	lt
 800ba0c:	4618      	movlt	r0, r3
 800ba0e:	e734      	b.n	800b87a <_printf_float+0xba>
 800ba10:	2301      	movs	r3, #1
 800ba12:	4652      	mov	r2, sl
 800ba14:	4631      	mov	r1, r6
 800ba16:	4628      	mov	r0, r5
 800ba18:	47b8      	blx	r7
 800ba1a:	3001      	adds	r0, #1
 800ba1c:	f43f af2b 	beq.w	800b876 <_printf_float+0xb6>
 800ba20:	f109 0901 	add.w	r9, r9, #1
 800ba24:	e7e8      	b.n	800b9f8 <_printf_float+0x238>
 800ba26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	dc39      	bgt.n	800baa0 <_printf_float+0x2e0>
 800ba2c:	2301      	movs	r3, #1
 800ba2e:	4a1b      	ldr	r2, [pc, #108]	@ (800ba9c <_printf_float+0x2dc>)
 800ba30:	4631      	mov	r1, r6
 800ba32:	4628      	mov	r0, r5
 800ba34:	47b8      	blx	r7
 800ba36:	3001      	adds	r0, #1
 800ba38:	f43f af1d 	beq.w	800b876 <_printf_float+0xb6>
 800ba3c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ba40:	ea59 0303 	orrs.w	r3, r9, r3
 800ba44:	d102      	bne.n	800ba4c <_printf_float+0x28c>
 800ba46:	6823      	ldr	r3, [r4, #0]
 800ba48:	07d9      	lsls	r1, r3, #31
 800ba4a:	d5d7      	bpl.n	800b9fc <_printf_float+0x23c>
 800ba4c:	4631      	mov	r1, r6
 800ba4e:	4628      	mov	r0, r5
 800ba50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba54:	47b8      	blx	r7
 800ba56:	3001      	adds	r0, #1
 800ba58:	f43f af0d 	beq.w	800b876 <_printf_float+0xb6>
 800ba5c:	f04f 0a00 	mov.w	sl, #0
 800ba60:	f104 0b1a 	add.w	fp, r4, #26
 800ba64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba66:	425b      	negs	r3, r3
 800ba68:	4553      	cmp	r3, sl
 800ba6a:	dc01      	bgt.n	800ba70 <_printf_float+0x2b0>
 800ba6c:	464b      	mov	r3, r9
 800ba6e:	e793      	b.n	800b998 <_printf_float+0x1d8>
 800ba70:	2301      	movs	r3, #1
 800ba72:	465a      	mov	r2, fp
 800ba74:	4631      	mov	r1, r6
 800ba76:	4628      	mov	r0, r5
 800ba78:	47b8      	blx	r7
 800ba7a:	3001      	adds	r0, #1
 800ba7c:	f43f aefb 	beq.w	800b876 <_printf_float+0xb6>
 800ba80:	f10a 0a01 	add.w	sl, sl, #1
 800ba84:	e7ee      	b.n	800ba64 <_printf_float+0x2a4>
 800ba86:	bf00      	nop
 800ba88:	7fefffff 	.word	0x7fefffff
 800ba8c:	0800feac 	.word	0x0800feac
 800ba90:	0800feb0 	.word	0x0800feb0
 800ba94:	0800feb4 	.word	0x0800feb4
 800ba98:	0800feb8 	.word	0x0800feb8
 800ba9c:	0800febc 	.word	0x0800febc
 800baa0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800baa2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800baa6:	4553      	cmp	r3, sl
 800baa8:	bfa8      	it	ge
 800baaa:	4653      	movge	r3, sl
 800baac:	2b00      	cmp	r3, #0
 800baae:	4699      	mov	r9, r3
 800bab0:	dc36      	bgt.n	800bb20 <_printf_float+0x360>
 800bab2:	f04f 0b00 	mov.w	fp, #0
 800bab6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800baba:	f104 021a 	add.w	r2, r4, #26
 800babe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bac0:	9306      	str	r3, [sp, #24]
 800bac2:	eba3 0309 	sub.w	r3, r3, r9
 800bac6:	455b      	cmp	r3, fp
 800bac8:	dc31      	bgt.n	800bb2e <_printf_float+0x36e>
 800baca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bacc:	459a      	cmp	sl, r3
 800bace:	dc3a      	bgt.n	800bb46 <_printf_float+0x386>
 800bad0:	6823      	ldr	r3, [r4, #0]
 800bad2:	07da      	lsls	r2, r3, #31
 800bad4:	d437      	bmi.n	800bb46 <_printf_float+0x386>
 800bad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bad8:	ebaa 0903 	sub.w	r9, sl, r3
 800badc:	9b06      	ldr	r3, [sp, #24]
 800bade:	ebaa 0303 	sub.w	r3, sl, r3
 800bae2:	4599      	cmp	r9, r3
 800bae4:	bfa8      	it	ge
 800bae6:	4699      	movge	r9, r3
 800bae8:	f1b9 0f00 	cmp.w	r9, #0
 800baec:	dc33      	bgt.n	800bb56 <_printf_float+0x396>
 800baee:	f04f 0800 	mov.w	r8, #0
 800baf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800baf6:	f104 0b1a 	add.w	fp, r4, #26
 800bafa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bafc:	ebaa 0303 	sub.w	r3, sl, r3
 800bb00:	eba3 0309 	sub.w	r3, r3, r9
 800bb04:	4543      	cmp	r3, r8
 800bb06:	f77f af79 	ble.w	800b9fc <_printf_float+0x23c>
 800bb0a:	2301      	movs	r3, #1
 800bb0c:	465a      	mov	r2, fp
 800bb0e:	4631      	mov	r1, r6
 800bb10:	4628      	mov	r0, r5
 800bb12:	47b8      	blx	r7
 800bb14:	3001      	adds	r0, #1
 800bb16:	f43f aeae 	beq.w	800b876 <_printf_float+0xb6>
 800bb1a:	f108 0801 	add.w	r8, r8, #1
 800bb1e:	e7ec      	b.n	800bafa <_printf_float+0x33a>
 800bb20:	4642      	mov	r2, r8
 800bb22:	4631      	mov	r1, r6
 800bb24:	4628      	mov	r0, r5
 800bb26:	47b8      	blx	r7
 800bb28:	3001      	adds	r0, #1
 800bb2a:	d1c2      	bne.n	800bab2 <_printf_float+0x2f2>
 800bb2c:	e6a3      	b.n	800b876 <_printf_float+0xb6>
 800bb2e:	2301      	movs	r3, #1
 800bb30:	4631      	mov	r1, r6
 800bb32:	4628      	mov	r0, r5
 800bb34:	9206      	str	r2, [sp, #24]
 800bb36:	47b8      	blx	r7
 800bb38:	3001      	adds	r0, #1
 800bb3a:	f43f ae9c 	beq.w	800b876 <_printf_float+0xb6>
 800bb3e:	f10b 0b01 	add.w	fp, fp, #1
 800bb42:	9a06      	ldr	r2, [sp, #24]
 800bb44:	e7bb      	b.n	800babe <_printf_float+0x2fe>
 800bb46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb4a:	4631      	mov	r1, r6
 800bb4c:	4628      	mov	r0, r5
 800bb4e:	47b8      	blx	r7
 800bb50:	3001      	adds	r0, #1
 800bb52:	d1c0      	bne.n	800bad6 <_printf_float+0x316>
 800bb54:	e68f      	b.n	800b876 <_printf_float+0xb6>
 800bb56:	9a06      	ldr	r2, [sp, #24]
 800bb58:	464b      	mov	r3, r9
 800bb5a:	4631      	mov	r1, r6
 800bb5c:	4628      	mov	r0, r5
 800bb5e:	4442      	add	r2, r8
 800bb60:	47b8      	blx	r7
 800bb62:	3001      	adds	r0, #1
 800bb64:	d1c3      	bne.n	800baee <_printf_float+0x32e>
 800bb66:	e686      	b.n	800b876 <_printf_float+0xb6>
 800bb68:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bb6c:	f1ba 0f01 	cmp.w	sl, #1
 800bb70:	dc01      	bgt.n	800bb76 <_printf_float+0x3b6>
 800bb72:	07db      	lsls	r3, r3, #31
 800bb74:	d536      	bpl.n	800bbe4 <_printf_float+0x424>
 800bb76:	2301      	movs	r3, #1
 800bb78:	4642      	mov	r2, r8
 800bb7a:	4631      	mov	r1, r6
 800bb7c:	4628      	mov	r0, r5
 800bb7e:	47b8      	blx	r7
 800bb80:	3001      	adds	r0, #1
 800bb82:	f43f ae78 	beq.w	800b876 <_printf_float+0xb6>
 800bb86:	4631      	mov	r1, r6
 800bb88:	4628      	mov	r0, r5
 800bb8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb8e:	47b8      	blx	r7
 800bb90:	3001      	adds	r0, #1
 800bb92:	f43f ae70 	beq.w	800b876 <_printf_float+0xb6>
 800bb96:	2200      	movs	r2, #0
 800bb98:	2300      	movs	r3, #0
 800bb9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bba2:	f7f5 f8c3 	bl	8000d2c <__aeabi_dcmpeq>
 800bba6:	b9c0      	cbnz	r0, 800bbda <_printf_float+0x41a>
 800bba8:	4653      	mov	r3, sl
 800bbaa:	f108 0201 	add.w	r2, r8, #1
 800bbae:	4631      	mov	r1, r6
 800bbb0:	4628      	mov	r0, r5
 800bbb2:	47b8      	blx	r7
 800bbb4:	3001      	adds	r0, #1
 800bbb6:	d10c      	bne.n	800bbd2 <_printf_float+0x412>
 800bbb8:	e65d      	b.n	800b876 <_printf_float+0xb6>
 800bbba:	2301      	movs	r3, #1
 800bbbc:	465a      	mov	r2, fp
 800bbbe:	4631      	mov	r1, r6
 800bbc0:	4628      	mov	r0, r5
 800bbc2:	47b8      	blx	r7
 800bbc4:	3001      	adds	r0, #1
 800bbc6:	f43f ae56 	beq.w	800b876 <_printf_float+0xb6>
 800bbca:	f108 0801 	add.w	r8, r8, #1
 800bbce:	45d0      	cmp	r8, sl
 800bbd0:	dbf3      	blt.n	800bbba <_printf_float+0x3fa>
 800bbd2:	464b      	mov	r3, r9
 800bbd4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bbd8:	e6df      	b.n	800b99a <_printf_float+0x1da>
 800bbda:	f04f 0800 	mov.w	r8, #0
 800bbde:	f104 0b1a 	add.w	fp, r4, #26
 800bbe2:	e7f4      	b.n	800bbce <_printf_float+0x40e>
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	4642      	mov	r2, r8
 800bbe8:	e7e1      	b.n	800bbae <_printf_float+0x3ee>
 800bbea:	2301      	movs	r3, #1
 800bbec:	464a      	mov	r2, r9
 800bbee:	4631      	mov	r1, r6
 800bbf0:	4628      	mov	r0, r5
 800bbf2:	47b8      	blx	r7
 800bbf4:	3001      	adds	r0, #1
 800bbf6:	f43f ae3e 	beq.w	800b876 <_printf_float+0xb6>
 800bbfa:	f108 0801 	add.w	r8, r8, #1
 800bbfe:	68e3      	ldr	r3, [r4, #12]
 800bc00:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bc02:	1a5b      	subs	r3, r3, r1
 800bc04:	4543      	cmp	r3, r8
 800bc06:	dcf0      	bgt.n	800bbea <_printf_float+0x42a>
 800bc08:	e6fc      	b.n	800ba04 <_printf_float+0x244>
 800bc0a:	f04f 0800 	mov.w	r8, #0
 800bc0e:	f104 0919 	add.w	r9, r4, #25
 800bc12:	e7f4      	b.n	800bbfe <_printf_float+0x43e>

0800bc14 <_printf_common>:
 800bc14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc18:	4616      	mov	r6, r2
 800bc1a:	4698      	mov	r8, r3
 800bc1c:	688a      	ldr	r2, [r1, #8]
 800bc1e:	4607      	mov	r7, r0
 800bc20:	690b      	ldr	r3, [r1, #16]
 800bc22:	460c      	mov	r4, r1
 800bc24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bc28:	4293      	cmp	r3, r2
 800bc2a:	bfb8      	it	lt
 800bc2c:	4613      	movlt	r3, r2
 800bc2e:	6033      	str	r3, [r6, #0]
 800bc30:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bc34:	b10a      	cbz	r2, 800bc3a <_printf_common+0x26>
 800bc36:	3301      	adds	r3, #1
 800bc38:	6033      	str	r3, [r6, #0]
 800bc3a:	6823      	ldr	r3, [r4, #0]
 800bc3c:	0699      	lsls	r1, r3, #26
 800bc3e:	bf42      	ittt	mi
 800bc40:	6833      	ldrmi	r3, [r6, #0]
 800bc42:	3302      	addmi	r3, #2
 800bc44:	6033      	strmi	r3, [r6, #0]
 800bc46:	6825      	ldr	r5, [r4, #0]
 800bc48:	f015 0506 	ands.w	r5, r5, #6
 800bc4c:	d106      	bne.n	800bc5c <_printf_common+0x48>
 800bc4e:	f104 0a19 	add.w	sl, r4, #25
 800bc52:	68e3      	ldr	r3, [r4, #12]
 800bc54:	6832      	ldr	r2, [r6, #0]
 800bc56:	1a9b      	subs	r3, r3, r2
 800bc58:	42ab      	cmp	r3, r5
 800bc5a:	dc2b      	bgt.n	800bcb4 <_printf_common+0xa0>
 800bc5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bc60:	6822      	ldr	r2, [r4, #0]
 800bc62:	3b00      	subs	r3, #0
 800bc64:	bf18      	it	ne
 800bc66:	2301      	movne	r3, #1
 800bc68:	0692      	lsls	r2, r2, #26
 800bc6a:	d430      	bmi.n	800bcce <_printf_common+0xba>
 800bc6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bc70:	4641      	mov	r1, r8
 800bc72:	4638      	mov	r0, r7
 800bc74:	47c8      	blx	r9
 800bc76:	3001      	adds	r0, #1
 800bc78:	d023      	beq.n	800bcc2 <_printf_common+0xae>
 800bc7a:	6823      	ldr	r3, [r4, #0]
 800bc7c:	341a      	adds	r4, #26
 800bc7e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800bc82:	f003 0306 	and.w	r3, r3, #6
 800bc86:	2b04      	cmp	r3, #4
 800bc88:	bf0a      	itet	eq
 800bc8a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800bc8e:	2500      	movne	r5, #0
 800bc90:	6833      	ldreq	r3, [r6, #0]
 800bc92:	f04f 0600 	mov.w	r6, #0
 800bc96:	bf08      	it	eq
 800bc98:	1aed      	subeq	r5, r5, r3
 800bc9a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800bc9e:	bf08      	it	eq
 800bca0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bca4:	4293      	cmp	r3, r2
 800bca6:	bfc4      	itt	gt
 800bca8:	1a9b      	subgt	r3, r3, r2
 800bcaa:	18ed      	addgt	r5, r5, r3
 800bcac:	42b5      	cmp	r5, r6
 800bcae:	d11a      	bne.n	800bce6 <_printf_common+0xd2>
 800bcb0:	2000      	movs	r0, #0
 800bcb2:	e008      	b.n	800bcc6 <_printf_common+0xb2>
 800bcb4:	2301      	movs	r3, #1
 800bcb6:	4652      	mov	r2, sl
 800bcb8:	4641      	mov	r1, r8
 800bcba:	4638      	mov	r0, r7
 800bcbc:	47c8      	blx	r9
 800bcbe:	3001      	adds	r0, #1
 800bcc0:	d103      	bne.n	800bcca <_printf_common+0xb6>
 800bcc2:	f04f 30ff 	mov.w	r0, #4294967295
 800bcc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcca:	3501      	adds	r5, #1
 800bccc:	e7c1      	b.n	800bc52 <_printf_common+0x3e>
 800bcce:	18e1      	adds	r1, r4, r3
 800bcd0:	1c5a      	adds	r2, r3, #1
 800bcd2:	2030      	movs	r0, #48	@ 0x30
 800bcd4:	3302      	adds	r3, #2
 800bcd6:	4422      	add	r2, r4
 800bcd8:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bcdc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bce0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bce4:	e7c2      	b.n	800bc6c <_printf_common+0x58>
 800bce6:	2301      	movs	r3, #1
 800bce8:	4622      	mov	r2, r4
 800bcea:	4641      	mov	r1, r8
 800bcec:	4638      	mov	r0, r7
 800bcee:	47c8      	blx	r9
 800bcf0:	3001      	adds	r0, #1
 800bcf2:	d0e6      	beq.n	800bcc2 <_printf_common+0xae>
 800bcf4:	3601      	adds	r6, #1
 800bcf6:	e7d9      	b.n	800bcac <_printf_common+0x98>

0800bcf8 <_printf_i>:
 800bcf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bcfc:	7e0f      	ldrb	r7, [r1, #24]
 800bcfe:	4691      	mov	r9, r2
 800bd00:	4680      	mov	r8, r0
 800bd02:	460c      	mov	r4, r1
 800bd04:	2f78      	cmp	r7, #120	@ 0x78
 800bd06:	469a      	mov	sl, r3
 800bd08:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bd0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bd0e:	d807      	bhi.n	800bd20 <_printf_i+0x28>
 800bd10:	2f62      	cmp	r7, #98	@ 0x62
 800bd12:	d80a      	bhi.n	800bd2a <_printf_i+0x32>
 800bd14:	2f00      	cmp	r7, #0
 800bd16:	f000 80d2 	beq.w	800bebe <_printf_i+0x1c6>
 800bd1a:	2f58      	cmp	r7, #88	@ 0x58
 800bd1c:	f000 80b9 	beq.w	800be92 <_printf_i+0x19a>
 800bd20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bd28:	e03a      	b.n	800bda0 <_printf_i+0xa8>
 800bd2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bd2e:	2b15      	cmp	r3, #21
 800bd30:	d8f6      	bhi.n	800bd20 <_printf_i+0x28>
 800bd32:	a101      	add	r1, pc, #4	@ (adr r1, 800bd38 <_printf_i+0x40>)
 800bd34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bd38:	0800bd91 	.word	0x0800bd91
 800bd3c:	0800bda5 	.word	0x0800bda5
 800bd40:	0800bd21 	.word	0x0800bd21
 800bd44:	0800bd21 	.word	0x0800bd21
 800bd48:	0800bd21 	.word	0x0800bd21
 800bd4c:	0800bd21 	.word	0x0800bd21
 800bd50:	0800bda5 	.word	0x0800bda5
 800bd54:	0800bd21 	.word	0x0800bd21
 800bd58:	0800bd21 	.word	0x0800bd21
 800bd5c:	0800bd21 	.word	0x0800bd21
 800bd60:	0800bd21 	.word	0x0800bd21
 800bd64:	0800bea5 	.word	0x0800bea5
 800bd68:	0800bdcf 	.word	0x0800bdcf
 800bd6c:	0800be5f 	.word	0x0800be5f
 800bd70:	0800bd21 	.word	0x0800bd21
 800bd74:	0800bd21 	.word	0x0800bd21
 800bd78:	0800bec7 	.word	0x0800bec7
 800bd7c:	0800bd21 	.word	0x0800bd21
 800bd80:	0800bdcf 	.word	0x0800bdcf
 800bd84:	0800bd21 	.word	0x0800bd21
 800bd88:	0800bd21 	.word	0x0800bd21
 800bd8c:	0800be67 	.word	0x0800be67
 800bd90:	6833      	ldr	r3, [r6, #0]
 800bd92:	1d1a      	adds	r2, r3, #4
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	6032      	str	r2, [r6, #0]
 800bd98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bda0:	2301      	movs	r3, #1
 800bda2:	e09d      	b.n	800bee0 <_printf_i+0x1e8>
 800bda4:	6833      	ldr	r3, [r6, #0]
 800bda6:	6820      	ldr	r0, [r4, #0]
 800bda8:	1d19      	adds	r1, r3, #4
 800bdaa:	6031      	str	r1, [r6, #0]
 800bdac:	0606      	lsls	r6, r0, #24
 800bdae:	d501      	bpl.n	800bdb4 <_printf_i+0xbc>
 800bdb0:	681d      	ldr	r5, [r3, #0]
 800bdb2:	e003      	b.n	800bdbc <_printf_i+0xc4>
 800bdb4:	0645      	lsls	r5, r0, #25
 800bdb6:	d5fb      	bpl.n	800bdb0 <_printf_i+0xb8>
 800bdb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bdbc:	2d00      	cmp	r5, #0
 800bdbe:	da03      	bge.n	800bdc8 <_printf_i+0xd0>
 800bdc0:	232d      	movs	r3, #45	@ 0x2d
 800bdc2:	426d      	negs	r5, r5
 800bdc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bdc8:	4859      	ldr	r0, [pc, #356]	@ (800bf30 <_printf_i+0x238>)
 800bdca:	230a      	movs	r3, #10
 800bdcc:	e011      	b.n	800bdf2 <_printf_i+0xfa>
 800bdce:	6821      	ldr	r1, [r4, #0]
 800bdd0:	6833      	ldr	r3, [r6, #0]
 800bdd2:	0608      	lsls	r0, r1, #24
 800bdd4:	f853 5b04 	ldr.w	r5, [r3], #4
 800bdd8:	d402      	bmi.n	800bde0 <_printf_i+0xe8>
 800bdda:	0649      	lsls	r1, r1, #25
 800bddc:	bf48      	it	mi
 800bdde:	b2ad      	uxthmi	r5, r5
 800bde0:	2f6f      	cmp	r7, #111	@ 0x6f
 800bde2:	6033      	str	r3, [r6, #0]
 800bde4:	4852      	ldr	r0, [pc, #328]	@ (800bf30 <_printf_i+0x238>)
 800bde6:	bf14      	ite	ne
 800bde8:	230a      	movne	r3, #10
 800bdea:	2308      	moveq	r3, #8
 800bdec:	2100      	movs	r1, #0
 800bdee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bdf2:	6866      	ldr	r6, [r4, #4]
 800bdf4:	2e00      	cmp	r6, #0
 800bdf6:	60a6      	str	r6, [r4, #8]
 800bdf8:	bfa2      	ittt	ge
 800bdfa:	6821      	ldrge	r1, [r4, #0]
 800bdfc:	f021 0104 	bicge.w	r1, r1, #4
 800be00:	6021      	strge	r1, [r4, #0]
 800be02:	b90d      	cbnz	r5, 800be08 <_printf_i+0x110>
 800be04:	2e00      	cmp	r6, #0
 800be06:	d04b      	beq.n	800bea0 <_printf_i+0x1a8>
 800be08:	4616      	mov	r6, r2
 800be0a:	fbb5 f1f3 	udiv	r1, r5, r3
 800be0e:	fb03 5711 	mls	r7, r3, r1, r5
 800be12:	5dc7      	ldrb	r7, [r0, r7]
 800be14:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800be18:	462f      	mov	r7, r5
 800be1a:	460d      	mov	r5, r1
 800be1c:	42bb      	cmp	r3, r7
 800be1e:	d9f4      	bls.n	800be0a <_printf_i+0x112>
 800be20:	2b08      	cmp	r3, #8
 800be22:	d10b      	bne.n	800be3c <_printf_i+0x144>
 800be24:	6823      	ldr	r3, [r4, #0]
 800be26:	07df      	lsls	r7, r3, #31
 800be28:	d508      	bpl.n	800be3c <_printf_i+0x144>
 800be2a:	6923      	ldr	r3, [r4, #16]
 800be2c:	6861      	ldr	r1, [r4, #4]
 800be2e:	4299      	cmp	r1, r3
 800be30:	bfde      	ittt	le
 800be32:	2330      	movle	r3, #48	@ 0x30
 800be34:	f806 3c01 	strble.w	r3, [r6, #-1]
 800be38:	f106 36ff 	addle.w	r6, r6, #4294967295
 800be3c:	1b92      	subs	r2, r2, r6
 800be3e:	6122      	str	r2, [r4, #16]
 800be40:	464b      	mov	r3, r9
 800be42:	aa03      	add	r2, sp, #12
 800be44:	4621      	mov	r1, r4
 800be46:	4640      	mov	r0, r8
 800be48:	f8cd a000 	str.w	sl, [sp]
 800be4c:	f7ff fee2 	bl	800bc14 <_printf_common>
 800be50:	3001      	adds	r0, #1
 800be52:	d14a      	bne.n	800beea <_printf_i+0x1f2>
 800be54:	f04f 30ff 	mov.w	r0, #4294967295
 800be58:	b004      	add	sp, #16
 800be5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be5e:	6823      	ldr	r3, [r4, #0]
 800be60:	f043 0320 	orr.w	r3, r3, #32
 800be64:	6023      	str	r3, [r4, #0]
 800be66:	2778      	movs	r7, #120	@ 0x78
 800be68:	4832      	ldr	r0, [pc, #200]	@ (800bf34 <_printf_i+0x23c>)
 800be6a:	6823      	ldr	r3, [r4, #0]
 800be6c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800be70:	061f      	lsls	r7, r3, #24
 800be72:	6831      	ldr	r1, [r6, #0]
 800be74:	f851 5b04 	ldr.w	r5, [r1], #4
 800be78:	d402      	bmi.n	800be80 <_printf_i+0x188>
 800be7a:	065f      	lsls	r7, r3, #25
 800be7c:	bf48      	it	mi
 800be7e:	b2ad      	uxthmi	r5, r5
 800be80:	6031      	str	r1, [r6, #0]
 800be82:	07d9      	lsls	r1, r3, #31
 800be84:	bf44      	itt	mi
 800be86:	f043 0320 	orrmi.w	r3, r3, #32
 800be8a:	6023      	strmi	r3, [r4, #0]
 800be8c:	b11d      	cbz	r5, 800be96 <_printf_i+0x19e>
 800be8e:	2310      	movs	r3, #16
 800be90:	e7ac      	b.n	800bdec <_printf_i+0xf4>
 800be92:	4827      	ldr	r0, [pc, #156]	@ (800bf30 <_printf_i+0x238>)
 800be94:	e7e9      	b.n	800be6a <_printf_i+0x172>
 800be96:	6823      	ldr	r3, [r4, #0]
 800be98:	f023 0320 	bic.w	r3, r3, #32
 800be9c:	6023      	str	r3, [r4, #0]
 800be9e:	e7f6      	b.n	800be8e <_printf_i+0x196>
 800bea0:	4616      	mov	r6, r2
 800bea2:	e7bd      	b.n	800be20 <_printf_i+0x128>
 800bea4:	6833      	ldr	r3, [r6, #0]
 800bea6:	6825      	ldr	r5, [r4, #0]
 800bea8:	1d18      	adds	r0, r3, #4
 800beaa:	6961      	ldr	r1, [r4, #20]
 800beac:	6030      	str	r0, [r6, #0]
 800beae:	062e      	lsls	r6, r5, #24
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	d501      	bpl.n	800beb8 <_printf_i+0x1c0>
 800beb4:	6019      	str	r1, [r3, #0]
 800beb6:	e002      	b.n	800bebe <_printf_i+0x1c6>
 800beb8:	0668      	lsls	r0, r5, #25
 800beba:	d5fb      	bpl.n	800beb4 <_printf_i+0x1bc>
 800bebc:	8019      	strh	r1, [r3, #0]
 800bebe:	2300      	movs	r3, #0
 800bec0:	4616      	mov	r6, r2
 800bec2:	6123      	str	r3, [r4, #16]
 800bec4:	e7bc      	b.n	800be40 <_printf_i+0x148>
 800bec6:	6833      	ldr	r3, [r6, #0]
 800bec8:	2100      	movs	r1, #0
 800beca:	1d1a      	adds	r2, r3, #4
 800becc:	6032      	str	r2, [r6, #0]
 800bece:	681e      	ldr	r6, [r3, #0]
 800bed0:	6862      	ldr	r2, [r4, #4]
 800bed2:	4630      	mov	r0, r6
 800bed4:	f000 fbf9 	bl	800c6ca <memchr>
 800bed8:	b108      	cbz	r0, 800bede <_printf_i+0x1e6>
 800beda:	1b80      	subs	r0, r0, r6
 800bedc:	6060      	str	r0, [r4, #4]
 800bede:	6863      	ldr	r3, [r4, #4]
 800bee0:	6123      	str	r3, [r4, #16]
 800bee2:	2300      	movs	r3, #0
 800bee4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bee8:	e7aa      	b.n	800be40 <_printf_i+0x148>
 800beea:	6923      	ldr	r3, [r4, #16]
 800beec:	4632      	mov	r2, r6
 800beee:	4649      	mov	r1, r9
 800bef0:	4640      	mov	r0, r8
 800bef2:	47d0      	blx	sl
 800bef4:	3001      	adds	r0, #1
 800bef6:	d0ad      	beq.n	800be54 <_printf_i+0x15c>
 800bef8:	6823      	ldr	r3, [r4, #0]
 800befa:	079b      	lsls	r3, r3, #30
 800befc:	d413      	bmi.n	800bf26 <_printf_i+0x22e>
 800befe:	68e0      	ldr	r0, [r4, #12]
 800bf00:	9b03      	ldr	r3, [sp, #12]
 800bf02:	4298      	cmp	r0, r3
 800bf04:	bfb8      	it	lt
 800bf06:	4618      	movlt	r0, r3
 800bf08:	e7a6      	b.n	800be58 <_printf_i+0x160>
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	4632      	mov	r2, r6
 800bf0e:	4649      	mov	r1, r9
 800bf10:	4640      	mov	r0, r8
 800bf12:	47d0      	blx	sl
 800bf14:	3001      	adds	r0, #1
 800bf16:	d09d      	beq.n	800be54 <_printf_i+0x15c>
 800bf18:	3501      	adds	r5, #1
 800bf1a:	68e3      	ldr	r3, [r4, #12]
 800bf1c:	9903      	ldr	r1, [sp, #12]
 800bf1e:	1a5b      	subs	r3, r3, r1
 800bf20:	42ab      	cmp	r3, r5
 800bf22:	dcf2      	bgt.n	800bf0a <_printf_i+0x212>
 800bf24:	e7eb      	b.n	800befe <_printf_i+0x206>
 800bf26:	2500      	movs	r5, #0
 800bf28:	f104 0619 	add.w	r6, r4, #25
 800bf2c:	e7f5      	b.n	800bf1a <_printf_i+0x222>
 800bf2e:	bf00      	nop
 800bf30:	0800febe 	.word	0x0800febe
 800bf34:	0800fecf 	.word	0x0800fecf

0800bf38 <_scanf_float>:
 800bf38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf3c:	b087      	sub	sp, #28
 800bf3e:	4617      	mov	r7, r2
 800bf40:	4680      	mov	r8, r0
 800bf42:	460c      	mov	r4, r1
 800bf44:	9303      	str	r3, [sp, #12]
 800bf46:	688b      	ldr	r3, [r1, #8]
 800bf48:	1e5a      	subs	r2, r3, #1
 800bf4a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800bf4e:	460a      	mov	r2, r1
 800bf50:	bf89      	itett	hi
 800bf52:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800bf56:	f04f 0b00 	movls.w	fp, #0
 800bf5a:	eb03 0b05 	addhi.w	fp, r3, r5
 800bf5e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800bf62:	f04f 0500 	mov.w	r5, #0
 800bf66:	bf88      	it	hi
 800bf68:	608b      	strhi	r3, [r1, #8]
 800bf6a:	680b      	ldr	r3, [r1, #0]
 800bf6c:	46aa      	mov	sl, r5
 800bf6e:	46a9      	mov	r9, r5
 800bf70:	9502      	str	r5, [sp, #8]
 800bf72:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800bf76:	f842 3b1c 	str.w	r3, [r2], #28
 800bf7a:	4616      	mov	r6, r2
 800bf7c:	9201      	str	r2, [sp, #4]
 800bf7e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bf82:	68a2      	ldr	r2, [r4, #8]
 800bf84:	b152      	cbz	r2, 800bf9c <_scanf_float+0x64>
 800bf86:	683b      	ldr	r3, [r7, #0]
 800bf88:	781b      	ldrb	r3, [r3, #0]
 800bf8a:	2b4e      	cmp	r3, #78	@ 0x4e
 800bf8c:	d864      	bhi.n	800c058 <_scanf_float+0x120>
 800bf8e:	2b40      	cmp	r3, #64	@ 0x40
 800bf90:	d83c      	bhi.n	800c00c <_scanf_float+0xd4>
 800bf92:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800bf96:	b2c8      	uxtb	r0, r1
 800bf98:	280e      	cmp	r0, #14
 800bf9a:	d93a      	bls.n	800c012 <_scanf_float+0xda>
 800bf9c:	f1b9 0f00 	cmp.w	r9, #0
 800bfa0:	d003      	beq.n	800bfaa <_scanf_float+0x72>
 800bfa2:	6823      	ldr	r3, [r4, #0]
 800bfa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bfa8:	6023      	str	r3, [r4, #0]
 800bfaa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bfae:	f1ba 0f01 	cmp.w	sl, #1
 800bfb2:	f200 8117 	bhi.w	800c1e4 <_scanf_float+0x2ac>
 800bfb6:	9b01      	ldr	r3, [sp, #4]
 800bfb8:	429e      	cmp	r6, r3
 800bfba:	f200 8108 	bhi.w	800c1ce <_scanf_float+0x296>
 800bfbe:	2001      	movs	r0, #1
 800bfc0:	b007      	add	sp, #28
 800bfc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfc6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800bfca:	2a0d      	cmp	r2, #13
 800bfcc:	d8e6      	bhi.n	800bf9c <_scanf_float+0x64>
 800bfce:	a101      	add	r1, pc, #4	@ (adr r1, 800bfd4 <_scanf_float+0x9c>)
 800bfd0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bfd4:	0800c11b 	.word	0x0800c11b
 800bfd8:	0800bf9d 	.word	0x0800bf9d
 800bfdc:	0800bf9d 	.word	0x0800bf9d
 800bfe0:	0800bf9d 	.word	0x0800bf9d
 800bfe4:	0800c17b 	.word	0x0800c17b
 800bfe8:	0800c153 	.word	0x0800c153
 800bfec:	0800bf9d 	.word	0x0800bf9d
 800bff0:	0800bf9d 	.word	0x0800bf9d
 800bff4:	0800c129 	.word	0x0800c129
 800bff8:	0800bf9d 	.word	0x0800bf9d
 800bffc:	0800bf9d 	.word	0x0800bf9d
 800c000:	0800bf9d 	.word	0x0800bf9d
 800c004:	0800bf9d 	.word	0x0800bf9d
 800c008:	0800c0e1 	.word	0x0800c0e1
 800c00c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c010:	e7db      	b.n	800bfca <_scanf_float+0x92>
 800c012:	290e      	cmp	r1, #14
 800c014:	d8c2      	bhi.n	800bf9c <_scanf_float+0x64>
 800c016:	a001      	add	r0, pc, #4	@ (adr r0, 800c01c <_scanf_float+0xe4>)
 800c018:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c01c:	0800c0d1 	.word	0x0800c0d1
 800c020:	0800bf9d 	.word	0x0800bf9d
 800c024:	0800c0d1 	.word	0x0800c0d1
 800c028:	0800c167 	.word	0x0800c167
 800c02c:	0800bf9d 	.word	0x0800bf9d
 800c030:	0800c079 	.word	0x0800c079
 800c034:	0800c0b7 	.word	0x0800c0b7
 800c038:	0800c0b7 	.word	0x0800c0b7
 800c03c:	0800c0b7 	.word	0x0800c0b7
 800c040:	0800c0b7 	.word	0x0800c0b7
 800c044:	0800c0b7 	.word	0x0800c0b7
 800c048:	0800c0b7 	.word	0x0800c0b7
 800c04c:	0800c0b7 	.word	0x0800c0b7
 800c050:	0800c0b7 	.word	0x0800c0b7
 800c054:	0800c0b7 	.word	0x0800c0b7
 800c058:	2b6e      	cmp	r3, #110	@ 0x6e
 800c05a:	d809      	bhi.n	800c070 <_scanf_float+0x138>
 800c05c:	2b60      	cmp	r3, #96	@ 0x60
 800c05e:	d8b2      	bhi.n	800bfc6 <_scanf_float+0x8e>
 800c060:	2b54      	cmp	r3, #84	@ 0x54
 800c062:	d07b      	beq.n	800c15c <_scanf_float+0x224>
 800c064:	2b59      	cmp	r3, #89	@ 0x59
 800c066:	d199      	bne.n	800bf9c <_scanf_float+0x64>
 800c068:	2d07      	cmp	r5, #7
 800c06a:	d197      	bne.n	800bf9c <_scanf_float+0x64>
 800c06c:	2508      	movs	r5, #8
 800c06e:	e02c      	b.n	800c0ca <_scanf_float+0x192>
 800c070:	2b74      	cmp	r3, #116	@ 0x74
 800c072:	d073      	beq.n	800c15c <_scanf_float+0x224>
 800c074:	2b79      	cmp	r3, #121	@ 0x79
 800c076:	e7f6      	b.n	800c066 <_scanf_float+0x12e>
 800c078:	6821      	ldr	r1, [r4, #0]
 800c07a:	05c8      	lsls	r0, r1, #23
 800c07c:	d51b      	bpl.n	800c0b6 <_scanf_float+0x17e>
 800c07e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c082:	f109 0901 	add.w	r9, r9, #1
 800c086:	6021      	str	r1, [r4, #0]
 800c088:	f1bb 0f00 	cmp.w	fp, #0
 800c08c:	d003      	beq.n	800c096 <_scanf_float+0x15e>
 800c08e:	3201      	adds	r2, #1
 800c090:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c094:	60a2      	str	r2, [r4, #8]
 800c096:	68a3      	ldr	r3, [r4, #8]
 800c098:	3b01      	subs	r3, #1
 800c09a:	60a3      	str	r3, [r4, #8]
 800c09c:	6923      	ldr	r3, [r4, #16]
 800c09e:	3301      	adds	r3, #1
 800c0a0:	6123      	str	r3, [r4, #16]
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	3b01      	subs	r3, #1
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	607b      	str	r3, [r7, #4]
 800c0aa:	f340 8087 	ble.w	800c1bc <_scanf_float+0x284>
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	3301      	adds	r3, #1
 800c0b2:	603b      	str	r3, [r7, #0]
 800c0b4:	e765      	b.n	800bf82 <_scanf_float+0x4a>
 800c0b6:	eb1a 0105 	adds.w	r1, sl, r5
 800c0ba:	f47f af6f 	bne.w	800bf9c <_scanf_float+0x64>
 800c0be:	6822      	ldr	r2, [r4, #0]
 800c0c0:	460d      	mov	r5, r1
 800c0c2:	468a      	mov	sl, r1
 800c0c4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c0c8:	6022      	str	r2, [r4, #0]
 800c0ca:	f806 3b01 	strb.w	r3, [r6], #1
 800c0ce:	e7e2      	b.n	800c096 <_scanf_float+0x15e>
 800c0d0:	6822      	ldr	r2, [r4, #0]
 800c0d2:	0610      	lsls	r0, r2, #24
 800c0d4:	f57f af62 	bpl.w	800bf9c <_scanf_float+0x64>
 800c0d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c0dc:	6022      	str	r2, [r4, #0]
 800c0de:	e7f4      	b.n	800c0ca <_scanf_float+0x192>
 800c0e0:	f1ba 0f00 	cmp.w	sl, #0
 800c0e4:	d10e      	bne.n	800c104 <_scanf_float+0x1cc>
 800c0e6:	f1b9 0f00 	cmp.w	r9, #0
 800c0ea:	d10e      	bne.n	800c10a <_scanf_float+0x1d2>
 800c0ec:	6822      	ldr	r2, [r4, #0]
 800c0ee:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c0f2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c0f6:	d108      	bne.n	800c10a <_scanf_float+0x1d2>
 800c0f8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c0fc:	f04f 0a01 	mov.w	sl, #1
 800c100:	6022      	str	r2, [r4, #0]
 800c102:	e7e2      	b.n	800c0ca <_scanf_float+0x192>
 800c104:	f1ba 0f02 	cmp.w	sl, #2
 800c108:	d055      	beq.n	800c1b6 <_scanf_float+0x27e>
 800c10a:	2d01      	cmp	r5, #1
 800c10c:	d002      	beq.n	800c114 <_scanf_float+0x1dc>
 800c10e:	2d04      	cmp	r5, #4
 800c110:	f47f af44 	bne.w	800bf9c <_scanf_float+0x64>
 800c114:	3501      	adds	r5, #1
 800c116:	b2ed      	uxtb	r5, r5
 800c118:	e7d7      	b.n	800c0ca <_scanf_float+0x192>
 800c11a:	f1ba 0f01 	cmp.w	sl, #1
 800c11e:	f47f af3d 	bne.w	800bf9c <_scanf_float+0x64>
 800c122:	f04f 0a02 	mov.w	sl, #2
 800c126:	e7d0      	b.n	800c0ca <_scanf_float+0x192>
 800c128:	b97d      	cbnz	r5, 800c14a <_scanf_float+0x212>
 800c12a:	f1b9 0f00 	cmp.w	r9, #0
 800c12e:	f47f af38 	bne.w	800bfa2 <_scanf_float+0x6a>
 800c132:	6822      	ldr	r2, [r4, #0]
 800c134:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c138:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c13c:	f040 8107 	bne.w	800c34e <_scanf_float+0x416>
 800c140:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c144:	2501      	movs	r5, #1
 800c146:	6022      	str	r2, [r4, #0]
 800c148:	e7bf      	b.n	800c0ca <_scanf_float+0x192>
 800c14a:	2d03      	cmp	r5, #3
 800c14c:	d0e2      	beq.n	800c114 <_scanf_float+0x1dc>
 800c14e:	2d05      	cmp	r5, #5
 800c150:	e7de      	b.n	800c110 <_scanf_float+0x1d8>
 800c152:	2d02      	cmp	r5, #2
 800c154:	f47f af22 	bne.w	800bf9c <_scanf_float+0x64>
 800c158:	2503      	movs	r5, #3
 800c15a:	e7b6      	b.n	800c0ca <_scanf_float+0x192>
 800c15c:	2d06      	cmp	r5, #6
 800c15e:	f47f af1d 	bne.w	800bf9c <_scanf_float+0x64>
 800c162:	2507      	movs	r5, #7
 800c164:	e7b1      	b.n	800c0ca <_scanf_float+0x192>
 800c166:	6822      	ldr	r2, [r4, #0]
 800c168:	0591      	lsls	r1, r2, #22
 800c16a:	f57f af17 	bpl.w	800bf9c <_scanf_float+0x64>
 800c16e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c172:	f8cd 9008 	str.w	r9, [sp, #8]
 800c176:	6022      	str	r2, [r4, #0]
 800c178:	e7a7      	b.n	800c0ca <_scanf_float+0x192>
 800c17a:	6822      	ldr	r2, [r4, #0]
 800c17c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c180:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c184:	d006      	beq.n	800c194 <_scanf_float+0x25c>
 800c186:	0550      	lsls	r0, r2, #21
 800c188:	f57f af08 	bpl.w	800bf9c <_scanf_float+0x64>
 800c18c:	f1b9 0f00 	cmp.w	r9, #0
 800c190:	f000 80dd 	beq.w	800c34e <_scanf_float+0x416>
 800c194:	0591      	lsls	r1, r2, #22
 800c196:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c19a:	bf58      	it	pl
 800c19c:	9902      	ldrpl	r1, [sp, #8]
 800c19e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c1a2:	bf58      	it	pl
 800c1a4:	eba9 0101 	subpl.w	r1, r9, r1
 800c1a8:	6022      	str	r2, [r4, #0]
 800c1aa:	f04f 0900 	mov.w	r9, #0
 800c1ae:	bf58      	it	pl
 800c1b0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c1b4:	e789      	b.n	800c0ca <_scanf_float+0x192>
 800c1b6:	f04f 0a03 	mov.w	sl, #3
 800c1ba:	e786      	b.n	800c0ca <_scanf_float+0x192>
 800c1bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c1c0:	4639      	mov	r1, r7
 800c1c2:	4640      	mov	r0, r8
 800c1c4:	4798      	blx	r3
 800c1c6:	2800      	cmp	r0, #0
 800c1c8:	f43f aedb 	beq.w	800bf82 <_scanf_float+0x4a>
 800c1cc:	e6e6      	b.n	800bf9c <_scanf_float+0x64>
 800c1ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c1d2:	463a      	mov	r2, r7
 800c1d4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c1d8:	4640      	mov	r0, r8
 800c1da:	4798      	blx	r3
 800c1dc:	6923      	ldr	r3, [r4, #16]
 800c1de:	3b01      	subs	r3, #1
 800c1e0:	6123      	str	r3, [r4, #16]
 800c1e2:	e6e8      	b.n	800bfb6 <_scanf_float+0x7e>
 800c1e4:	1e6b      	subs	r3, r5, #1
 800c1e6:	2b06      	cmp	r3, #6
 800c1e8:	d824      	bhi.n	800c234 <_scanf_float+0x2fc>
 800c1ea:	2d02      	cmp	r5, #2
 800c1ec:	d836      	bhi.n	800c25c <_scanf_float+0x324>
 800c1ee:	9b01      	ldr	r3, [sp, #4]
 800c1f0:	429e      	cmp	r6, r3
 800c1f2:	f67f aee4 	bls.w	800bfbe <_scanf_float+0x86>
 800c1f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c1fa:	463a      	mov	r2, r7
 800c1fc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c200:	4640      	mov	r0, r8
 800c202:	4798      	blx	r3
 800c204:	6923      	ldr	r3, [r4, #16]
 800c206:	3b01      	subs	r3, #1
 800c208:	6123      	str	r3, [r4, #16]
 800c20a:	e7f0      	b.n	800c1ee <_scanf_float+0x2b6>
 800c20c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c210:	463a      	mov	r2, r7
 800c212:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c216:	4640      	mov	r0, r8
 800c218:	4798      	blx	r3
 800c21a:	6923      	ldr	r3, [r4, #16]
 800c21c:	3b01      	subs	r3, #1
 800c21e:	6123      	str	r3, [r4, #16]
 800c220:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c224:	fa5f fa8a 	uxtb.w	sl, sl
 800c228:	f1ba 0f02 	cmp.w	sl, #2
 800c22c:	d1ee      	bne.n	800c20c <_scanf_float+0x2d4>
 800c22e:	3d03      	subs	r5, #3
 800c230:	b2ed      	uxtb	r5, r5
 800c232:	1b76      	subs	r6, r6, r5
 800c234:	6823      	ldr	r3, [r4, #0]
 800c236:	05da      	lsls	r2, r3, #23
 800c238:	d52f      	bpl.n	800c29a <_scanf_float+0x362>
 800c23a:	055b      	lsls	r3, r3, #21
 800c23c:	d511      	bpl.n	800c262 <_scanf_float+0x32a>
 800c23e:	9b01      	ldr	r3, [sp, #4]
 800c240:	429e      	cmp	r6, r3
 800c242:	f67f aebc 	bls.w	800bfbe <_scanf_float+0x86>
 800c246:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c24a:	463a      	mov	r2, r7
 800c24c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c250:	4640      	mov	r0, r8
 800c252:	4798      	blx	r3
 800c254:	6923      	ldr	r3, [r4, #16]
 800c256:	3b01      	subs	r3, #1
 800c258:	6123      	str	r3, [r4, #16]
 800c25a:	e7f0      	b.n	800c23e <_scanf_float+0x306>
 800c25c:	46aa      	mov	sl, r5
 800c25e:	46b3      	mov	fp, r6
 800c260:	e7de      	b.n	800c220 <_scanf_float+0x2e8>
 800c262:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c266:	1e75      	subs	r5, r6, #1
 800c268:	6923      	ldr	r3, [r4, #16]
 800c26a:	2965      	cmp	r1, #101	@ 0x65
 800c26c:	f103 33ff 	add.w	r3, r3, #4294967295
 800c270:	6123      	str	r3, [r4, #16]
 800c272:	d00c      	beq.n	800c28e <_scanf_float+0x356>
 800c274:	2945      	cmp	r1, #69	@ 0x45
 800c276:	d00a      	beq.n	800c28e <_scanf_float+0x356>
 800c278:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c27c:	463a      	mov	r2, r7
 800c27e:	4640      	mov	r0, r8
 800c280:	1eb5      	subs	r5, r6, #2
 800c282:	4798      	blx	r3
 800c284:	6923      	ldr	r3, [r4, #16]
 800c286:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c28a:	3b01      	subs	r3, #1
 800c28c:	6123      	str	r3, [r4, #16]
 800c28e:	462e      	mov	r6, r5
 800c290:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c294:	463a      	mov	r2, r7
 800c296:	4640      	mov	r0, r8
 800c298:	4798      	blx	r3
 800c29a:	6822      	ldr	r2, [r4, #0]
 800c29c:	f012 0210 	ands.w	r2, r2, #16
 800c2a0:	d001      	beq.n	800c2a6 <_scanf_float+0x36e>
 800c2a2:	2000      	movs	r0, #0
 800c2a4:	e68c      	b.n	800bfc0 <_scanf_float+0x88>
 800c2a6:	7032      	strb	r2, [r6, #0]
 800c2a8:	6823      	ldr	r3, [r4, #0]
 800c2aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c2ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c2b2:	d11c      	bne.n	800c2ee <_scanf_float+0x3b6>
 800c2b4:	9b02      	ldr	r3, [sp, #8]
 800c2b6:	454b      	cmp	r3, r9
 800c2b8:	eba3 0209 	sub.w	r2, r3, r9
 800c2bc:	d123      	bne.n	800c306 <_scanf_float+0x3ce>
 800c2be:	2200      	movs	r2, #0
 800c2c0:	9901      	ldr	r1, [sp, #4]
 800c2c2:	4640      	mov	r0, r8
 800c2c4:	f002 fc28 	bl	800eb18 <_strtod_r>
 800c2c8:	6821      	ldr	r1, [r4, #0]
 800c2ca:	9b03      	ldr	r3, [sp, #12]
 800c2cc:	f011 0f02 	tst.w	r1, #2
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	ec57 6b10 	vmov	r6, r7, d0
 800c2d6:	f103 0204 	add.w	r2, r3, #4
 800c2da:	d01f      	beq.n	800c31c <_scanf_float+0x3e4>
 800c2dc:	9903      	ldr	r1, [sp, #12]
 800c2de:	600a      	str	r2, [r1, #0]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	e9c3 6700 	strd	r6, r7, [r3]
 800c2e6:	68e3      	ldr	r3, [r4, #12]
 800c2e8:	3301      	adds	r3, #1
 800c2ea:	60e3      	str	r3, [r4, #12]
 800c2ec:	e7d9      	b.n	800c2a2 <_scanf_float+0x36a>
 800c2ee:	9b04      	ldr	r3, [sp, #16]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d0e4      	beq.n	800c2be <_scanf_float+0x386>
 800c2f4:	9905      	ldr	r1, [sp, #20]
 800c2f6:	230a      	movs	r3, #10
 800c2f8:	4640      	mov	r0, r8
 800c2fa:	3101      	adds	r1, #1
 800c2fc:	f002 fc8c 	bl	800ec18 <_strtol_r>
 800c300:	9b04      	ldr	r3, [sp, #16]
 800c302:	9e05      	ldr	r6, [sp, #20]
 800c304:	1ac2      	subs	r2, r0, r3
 800c306:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c30a:	4912      	ldr	r1, [pc, #72]	@ (800c354 <_scanf_float+0x41c>)
 800c30c:	429e      	cmp	r6, r3
 800c30e:	bf28      	it	cs
 800c310:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c314:	4630      	mov	r0, r6
 800c316:	f000 f8f5 	bl	800c504 <siprintf>
 800c31a:	e7d0      	b.n	800c2be <_scanf_float+0x386>
 800c31c:	f011 0f04 	tst.w	r1, #4
 800c320:	9903      	ldr	r1, [sp, #12]
 800c322:	600a      	str	r2, [r1, #0]
 800c324:	d1dc      	bne.n	800c2e0 <_scanf_float+0x3a8>
 800c326:	681d      	ldr	r5, [r3, #0]
 800c328:	4632      	mov	r2, r6
 800c32a:	463b      	mov	r3, r7
 800c32c:	4630      	mov	r0, r6
 800c32e:	4639      	mov	r1, r7
 800c330:	f7f4 fd2e 	bl	8000d90 <__aeabi_dcmpun>
 800c334:	b128      	cbz	r0, 800c342 <_scanf_float+0x40a>
 800c336:	4808      	ldr	r0, [pc, #32]	@ (800c358 <_scanf_float+0x420>)
 800c338:	f000 f9d6 	bl	800c6e8 <nanf>
 800c33c:	ed85 0a00 	vstr	s0, [r5]
 800c340:	e7d1      	b.n	800c2e6 <_scanf_float+0x3ae>
 800c342:	4630      	mov	r0, r6
 800c344:	4639      	mov	r1, r7
 800c346:	f7f4 fd81 	bl	8000e4c <__aeabi_d2f>
 800c34a:	6028      	str	r0, [r5, #0]
 800c34c:	e7cb      	b.n	800c2e6 <_scanf_float+0x3ae>
 800c34e:	f04f 0900 	mov.w	r9, #0
 800c352:	e62a      	b.n	800bfaa <_scanf_float+0x72>
 800c354:	0800fee0 	.word	0x0800fee0
 800c358:	08010275 	.word	0x08010275

0800c35c <std>:
 800c35c:	2300      	movs	r3, #0
 800c35e:	b510      	push	{r4, lr}
 800c360:	4604      	mov	r4, r0
 800c362:	6083      	str	r3, [r0, #8]
 800c364:	8181      	strh	r1, [r0, #12]
 800c366:	4619      	mov	r1, r3
 800c368:	6643      	str	r3, [r0, #100]	@ 0x64
 800c36a:	81c2      	strh	r2, [r0, #14]
 800c36c:	2208      	movs	r2, #8
 800c36e:	6183      	str	r3, [r0, #24]
 800c370:	e9c0 3300 	strd	r3, r3, [r0]
 800c374:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c378:	305c      	adds	r0, #92	@ 0x5c
 800c37a:	f000 f926 	bl	800c5ca <memset>
 800c37e:	4b0d      	ldr	r3, [pc, #52]	@ (800c3b4 <std+0x58>)
 800c380:	6224      	str	r4, [r4, #32]
 800c382:	6263      	str	r3, [r4, #36]	@ 0x24
 800c384:	4b0c      	ldr	r3, [pc, #48]	@ (800c3b8 <std+0x5c>)
 800c386:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c388:	4b0c      	ldr	r3, [pc, #48]	@ (800c3bc <std+0x60>)
 800c38a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c38c:	4b0c      	ldr	r3, [pc, #48]	@ (800c3c0 <std+0x64>)
 800c38e:	6323      	str	r3, [r4, #48]	@ 0x30
 800c390:	4b0c      	ldr	r3, [pc, #48]	@ (800c3c4 <std+0x68>)
 800c392:	429c      	cmp	r4, r3
 800c394:	d006      	beq.n	800c3a4 <std+0x48>
 800c396:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c39a:	4294      	cmp	r4, r2
 800c39c:	d002      	beq.n	800c3a4 <std+0x48>
 800c39e:	33d0      	adds	r3, #208	@ 0xd0
 800c3a0:	429c      	cmp	r4, r3
 800c3a2:	d105      	bne.n	800c3b0 <std+0x54>
 800c3a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c3a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3ac:	f000 b98a 	b.w	800c6c4 <__retarget_lock_init_recursive>
 800c3b0:	bd10      	pop	{r4, pc}
 800c3b2:	bf00      	nop
 800c3b4:	0800c545 	.word	0x0800c545
 800c3b8:	0800c567 	.word	0x0800c567
 800c3bc:	0800c59f 	.word	0x0800c59f
 800c3c0:	0800c5c3 	.word	0x0800c5c3
 800c3c4:	20001cac 	.word	0x20001cac

0800c3c8 <stdio_exit_handler>:
 800c3c8:	4a02      	ldr	r2, [pc, #8]	@ (800c3d4 <stdio_exit_handler+0xc>)
 800c3ca:	4903      	ldr	r1, [pc, #12]	@ (800c3d8 <stdio_exit_handler+0x10>)
 800c3cc:	4803      	ldr	r0, [pc, #12]	@ (800c3dc <stdio_exit_handler+0x14>)
 800c3ce:	f000 b869 	b.w	800c4a4 <_fwalk_sglue>
 800c3d2:	bf00      	nop
 800c3d4:	20000010 	.word	0x20000010
 800c3d8:	0800f259 	.word	0x0800f259
 800c3dc:	20000020 	.word	0x20000020

0800c3e0 <cleanup_stdio>:
 800c3e0:	6841      	ldr	r1, [r0, #4]
 800c3e2:	4b0c      	ldr	r3, [pc, #48]	@ (800c414 <cleanup_stdio+0x34>)
 800c3e4:	4299      	cmp	r1, r3
 800c3e6:	b510      	push	{r4, lr}
 800c3e8:	4604      	mov	r4, r0
 800c3ea:	d001      	beq.n	800c3f0 <cleanup_stdio+0x10>
 800c3ec:	f002 ff34 	bl	800f258 <_fflush_r>
 800c3f0:	68a1      	ldr	r1, [r4, #8]
 800c3f2:	4b09      	ldr	r3, [pc, #36]	@ (800c418 <cleanup_stdio+0x38>)
 800c3f4:	4299      	cmp	r1, r3
 800c3f6:	d002      	beq.n	800c3fe <cleanup_stdio+0x1e>
 800c3f8:	4620      	mov	r0, r4
 800c3fa:	f002 ff2d 	bl	800f258 <_fflush_r>
 800c3fe:	68e1      	ldr	r1, [r4, #12]
 800c400:	4b06      	ldr	r3, [pc, #24]	@ (800c41c <cleanup_stdio+0x3c>)
 800c402:	4299      	cmp	r1, r3
 800c404:	d004      	beq.n	800c410 <cleanup_stdio+0x30>
 800c406:	4620      	mov	r0, r4
 800c408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c40c:	f002 bf24 	b.w	800f258 <_fflush_r>
 800c410:	bd10      	pop	{r4, pc}
 800c412:	bf00      	nop
 800c414:	20001cac 	.word	0x20001cac
 800c418:	20001d14 	.word	0x20001d14
 800c41c:	20001d7c 	.word	0x20001d7c

0800c420 <global_stdio_init.part.0>:
 800c420:	b510      	push	{r4, lr}
 800c422:	4b0b      	ldr	r3, [pc, #44]	@ (800c450 <global_stdio_init.part.0+0x30>)
 800c424:	2104      	movs	r1, #4
 800c426:	4c0b      	ldr	r4, [pc, #44]	@ (800c454 <global_stdio_init.part.0+0x34>)
 800c428:	4a0b      	ldr	r2, [pc, #44]	@ (800c458 <global_stdio_init.part.0+0x38>)
 800c42a:	4620      	mov	r0, r4
 800c42c:	601a      	str	r2, [r3, #0]
 800c42e:	2200      	movs	r2, #0
 800c430:	f7ff ff94 	bl	800c35c <std>
 800c434:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c438:	2201      	movs	r2, #1
 800c43a:	2109      	movs	r1, #9
 800c43c:	f7ff ff8e 	bl	800c35c <std>
 800c440:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c444:	2202      	movs	r2, #2
 800c446:	2112      	movs	r1, #18
 800c448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c44c:	f7ff bf86 	b.w	800c35c <std>
 800c450:	20001de4 	.word	0x20001de4
 800c454:	20001cac 	.word	0x20001cac
 800c458:	0800c3c9 	.word	0x0800c3c9

0800c45c <__sfp_lock_acquire>:
 800c45c:	4801      	ldr	r0, [pc, #4]	@ (800c464 <__sfp_lock_acquire+0x8>)
 800c45e:	f000 b932 	b.w	800c6c6 <__retarget_lock_acquire_recursive>
 800c462:	bf00      	nop
 800c464:	20001ded 	.word	0x20001ded

0800c468 <__sfp_lock_release>:
 800c468:	4801      	ldr	r0, [pc, #4]	@ (800c470 <__sfp_lock_release+0x8>)
 800c46a:	f000 b92d 	b.w	800c6c8 <__retarget_lock_release_recursive>
 800c46e:	bf00      	nop
 800c470:	20001ded 	.word	0x20001ded

0800c474 <__sinit>:
 800c474:	b510      	push	{r4, lr}
 800c476:	4604      	mov	r4, r0
 800c478:	f7ff fff0 	bl	800c45c <__sfp_lock_acquire>
 800c47c:	6a23      	ldr	r3, [r4, #32]
 800c47e:	b11b      	cbz	r3, 800c488 <__sinit+0x14>
 800c480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c484:	f7ff bff0 	b.w	800c468 <__sfp_lock_release>
 800c488:	4b04      	ldr	r3, [pc, #16]	@ (800c49c <__sinit+0x28>)
 800c48a:	6223      	str	r3, [r4, #32]
 800c48c:	4b04      	ldr	r3, [pc, #16]	@ (800c4a0 <__sinit+0x2c>)
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d1f5      	bne.n	800c480 <__sinit+0xc>
 800c494:	f7ff ffc4 	bl	800c420 <global_stdio_init.part.0>
 800c498:	e7f2      	b.n	800c480 <__sinit+0xc>
 800c49a:	bf00      	nop
 800c49c:	0800c3e1 	.word	0x0800c3e1
 800c4a0:	20001de4 	.word	0x20001de4

0800c4a4 <_fwalk_sglue>:
 800c4a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4a8:	4607      	mov	r7, r0
 800c4aa:	4688      	mov	r8, r1
 800c4ac:	4614      	mov	r4, r2
 800c4ae:	2600      	movs	r6, #0
 800c4b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c4b4:	f1b9 0901 	subs.w	r9, r9, #1
 800c4b8:	d505      	bpl.n	800c4c6 <_fwalk_sglue+0x22>
 800c4ba:	6824      	ldr	r4, [r4, #0]
 800c4bc:	2c00      	cmp	r4, #0
 800c4be:	d1f7      	bne.n	800c4b0 <_fwalk_sglue+0xc>
 800c4c0:	4630      	mov	r0, r6
 800c4c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4c6:	89ab      	ldrh	r3, [r5, #12]
 800c4c8:	2b01      	cmp	r3, #1
 800c4ca:	d907      	bls.n	800c4dc <_fwalk_sglue+0x38>
 800c4cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c4d0:	3301      	adds	r3, #1
 800c4d2:	d003      	beq.n	800c4dc <_fwalk_sglue+0x38>
 800c4d4:	4629      	mov	r1, r5
 800c4d6:	4638      	mov	r0, r7
 800c4d8:	47c0      	blx	r8
 800c4da:	4306      	orrs	r6, r0
 800c4dc:	3568      	adds	r5, #104	@ 0x68
 800c4de:	e7e9      	b.n	800c4b4 <_fwalk_sglue+0x10>

0800c4e0 <iprintf>:
 800c4e0:	b40f      	push	{r0, r1, r2, r3}
 800c4e2:	b507      	push	{r0, r1, r2, lr}
 800c4e4:	4906      	ldr	r1, [pc, #24]	@ (800c500 <iprintf+0x20>)
 800c4e6:	ab04      	add	r3, sp, #16
 800c4e8:	6808      	ldr	r0, [r1, #0]
 800c4ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4ee:	6881      	ldr	r1, [r0, #8]
 800c4f0:	9301      	str	r3, [sp, #4]
 800c4f2:	f002 fd15 	bl	800ef20 <_vfiprintf_r>
 800c4f6:	b003      	add	sp, #12
 800c4f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c4fc:	b004      	add	sp, #16
 800c4fe:	4770      	bx	lr
 800c500:	2000001c 	.word	0x2000001c

0800c504 <siprintf>:
 800c504:	b40e      	push	{r1, r2, r3}
 800c506:	b500      	push	{lr}
 800c508:	b09c      	sub	sp, #112	@ 0x70
 800c50a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c50e:	ab1d      	add	r3, sp, #116	@ 0x74
 800c510:	9002      	str	r0, [sp, #8]
 800c512:	9006      	str	r0, [sp, #24]
 800c514:	9107      	str	r1, [sp, #28]
 800c516:	9104      	str	r1, [sp, #16]
 800c518:	4808      	ldr	r0, [pc, #32]	@ (800c53c <siprintf+0x38>)
 800c51a:	4909      	ldr	r1, [pc, #36]	@ (800c540 <siprintf+0x3c>)
 800c51c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c520:	9105      	str	r1, [sp, #20]
 800c522:	a902      	add	r1, sp, #8
 800c524:	6800      	ldr	r0, [r0, #0]
 800c526:	9301      	str	r3, [sp, #4]
 800c528:	f002 fbd4 	bl	800ecd4 <_svfiprintf_r>
 800c52c:	9b02      	ldr	r3, [sp, #8]
 800c52e:	2200      	movs	r2, #0
 800c530:	701a      	strb	r2, [r3, #0]
 800c532:	b01c      	add	sp, #112	@ 0x70
 800c534:	f85d eb04 	ldr.w	lr, [sp], #4
 800c538:	b003      	add	sp, #12
 800c53a:	4770      	bx	lr
 800c53c:	2000001c 	.word	0x2000001c
 800c540:	ffff0208 	.word	0xffff0208

0800c544 <__sread>:
 800c544:	b510      	push	{r4, lr}
 800c546:	460c      	mov	r4, r1
 800c548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c54c:	f000 f86c 	bl	800c628 <_read_r>
 800c550:	2800      	cmp	r0, #0
 800c552:	bfab      	itete	ge
 800c554:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c556:	89a3      	ldrhlt	r3, [r4, #12]
 800c558:	181b      	addge	r3, r3, r0
 800c55a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c55e:	bfac      	ite	ge
 800c560:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c562:	81a3      	strhlt	r3, [r4, #12]
 800c564:	bd10      	pop	{r4, pc}

0800c566 <__swrite>:
 800c566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c56a:	461f      	mov	r7, r3
 800c56c:	898b      	ldrh	r3, [r1, #12]
 800c56e:	4605      	mov	r5, r0
 800c570:	460c      	mov	r4, r1
 800c572:	05db      	lsls	r3, r3, #23
 800c574:	4616      	mov	r6, r2
 800c576:	d505      	bpl.n	800c584 <__swrite+0x1e>
 800c578:	2302      	movs	r3, #2
 800c57a:	2200      	movs	r2, #0
 800c57c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c580:	f000 f840 	bl	800c604 <_lseek_r>
 800c584:	89a3      	ldrh	r3, [r4, #12]
 800c586:	4632      	mov	r2, r6
 800c588:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c58c:	4628      	mov	r0, r5
 800c58e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c592:	81a3      	strh	r3, [r4, #12]
 800c594:	463b      	mov	r3, r7
 800c596:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c59a:	f000 b857 	b.w	800c64c <_write_r>

0800c59e <__sseek>:
 800c59e:	b510      	push	{r4, lr}
 800c5a0:	460c      	mov	r4, r1
 800c5a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5a6:	f000 f82d 	bl	800c604 <_lseek_r>
 800c5aa:	1c43      	adds	r3, r0, #1
 800c5ac:	89a3      	ldrh	r3, [r4, #12]
 800c5ae:	bf15      	itete	ne
 800c5b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c5b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c5b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c5ba:	81a3      	strheq	r3, [r4, #12]
 800c5bc:	bf18      	it	ne
 800c5be:	81a3      	strhne	r3, [r4, #12]
 800c5c0:	bd10      	pop	{r4, pc}

0800c5c2 <__sclose>:
 800c5c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5c6:	f000 b80d 	b.w	800c5e4 <_close_r>

0800c5ca <memset>:
 800c5ca:	4402      	add	r2, r0
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	4293      	cmp	r3, r2
 800c5d0:	d100      	bne.n	800c5d4 <memset+0xa>
 800c5d2:	4770      	bx	lr
 800c5d4:	f803 1b01 	strb.w	r1, [r3], #1
 800c5d8:	e7f9      	b.n	800c5ce <memset+0x4>
	...

0800c5dc <_localeconv_r>:
 800c5dc:	4800      	ldr	r0, [pc, #0]	@ (800c5e0 <_localeconv_r+0x4>)
 800c5de:	4770      	bx	lr
 800c5e0:	2000015c 	.word	0x2000015c

0800c5e4 <_close_r>:
 800c5e4:	b538      	push	{r3, r4, r5, lr}
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	4d05      	ldr	r5, [pc, #20]	@ (800c600 <_close_r+0x1c>)
 800c5ea:	4604      	mov	r4, r0
 800c5ec:	4608      	mov	r0, r1
 800c5ee:	602b      	str	r3, [r5, #0]
 800c5f0:	f7f5 fe6a 	bl	80022c8 <_close>
 800c5f4:	1c43      	adds	r3, r0, #1
 800c5f6:	d102      	bne.n	800c5fe <_close_r+0x1a>
 800c5f8:	682b      	ldr	r3, [r5, #0]
 800c5fa:	b103      	cbz	r3, 800c5fe <_close_r+0x1a>
 800c5fc:	6023      	str	r3, [r4, #0]
 800c5fe:	bd38      	pop	{r3, r4, r5, pc}
 800c600:	20001de8 	.word	0x20001de8

0800c604 <_lseek_r>:
 800c604:	b538      	push	{r3, r4, r5, lr}
 800c606:	4604      	mov	r4, r0
 800c608:	4d06      	ldr	r5, [pc, #24]	@ (800c624 <_lseek_r+0x20>)
 800c60a:	4608      	mov	r0, r1
 800c60c:	4611      	mov	r1, r2
 800c60e:	2200      	movs	r2, #0
 800c610:	602a      	str	r2, [r5, #0]
 800c612:	461a      	mov	r2, r3
 800c614:	f7f5 fe7f 	bl	8002316 <_lseek>
 800c618:	1c43      	adds	r3, r0, #1
 800c61a:	d102      	bne.n	800c622 <_lseek_r+0x1e>
 800c61c:	682b      	ldr	r3, [r5, #0]
 800c61e:	b103      	cbz	r3, 800c622 <_lseek_r+0x1e>
 800c620:	6023      	str	r3, [r4, #0]
 800c622:	bd38      	pop	{r3, r4, r5, pc}
 800c624:	20001de8 	.word	0x20001de8

0800c628 <_read_r>:
 800c628:	b538      	push	{r3, r4, r5, lr}
 800c62a:	4604      	mov	r4, r0
 800c62c:	4d06      	ldr	r5, [pc, #24]	@ (800c648 <_read_r+0x20>)
 800c62e:	4608      	mov	r0, r1
 800c630:	4611      	mov	r1, r2
 800c632:	2200      	movs	r2, #0
 800c634:	602a      	str	r2, [r5, #0]
 800c636:	461a      	mov	r2, r3
 800c638:	f7f5 fe0d 	bl	8002256 <_read>
 800c63c:	1c43      	adds	r3, r0, #1
 800c63e:	d102      	bne.n	800c646 <_read_r+0x1e>
 800c640:	682b      	ldr	r3, [r5, #0]
 800c642:	b103      	cbz	r3, 800c646 <_read_r+0x1e>
 800c644:	6023      	str	r3, [r4, #0]
 800c646:	bd38      	pop	{r3, r4, r5, pc}
 800c648:	20001de8 	.word	0x20001de8

0800c64c <_write_r>:
 800c64c:	b538      	push	{r3, r4, r5, lr}
 800c64e:	4604      	mov	r4, r0
 800c650:	4d06      	ldr	r5, [pc, #24]	@ (800c66c <_write_r+0x20>)
 800c652:	4608      	mov	r0, r1
 800c654:	4611      	mov	r1, r2
 800c656:	2200      	movs	r2, #0
 800c658:	602a      	str	r2, [r5, #0]
 800c65a:	461a      	mov	r2, r3
 800c65c:	f7f5 fe18 	bl	8002290 <_write>
 800c660:	1c43      	adds	r3, r0, #1
 800c662:	d102      	bne.n	800c66a <_write_r+0x1e>
 800c664:	682b      	ldr	r3, [r5, #0]
 800c666:	b103      	cbz	r3, 800c66a <_write_r+0x1e>
 800c668:	6023      	str	r3, [r4, #0]
 800c66a:	bd38      	pop	{r3, r4, r5, pc}
 800c66c:	20001de8 	.word	0x20001de8

0800c670 <__errno>:
 800c670:	4b01      	ldr	r3, [pc, #4]	@ (800c678 <__errno+0x8>)
 800c672:	6818      	ldr	r0, [r3, #0]
 800c674:	4770      	bx	lr
 800c676:	bf00      	nop
 800c678:	2000001c 	.word	0x2000001c

0800c67c <__libc_init_array>:
 800c67c:	b570      	push	{r4, r5, r6, lr}
 800c67e:	4d0d      	ldr	r5, [pc, #52]	@ (800c6b4 <__libc_init_array+0x38>)
 800c680:	2600      	movs	r6, #0
 800c682:	4c0d      	ldr	r4, [pc, #52]	@ (800c6b8 <__libc_init_array+0x3c>)
 800c684:	1b64      	subs	r4, r4, r5
 800c686:	10a4      	asrs	r4, r4, #2
 800c688:	42a6      	cmp	r6, r4
 800c68a:	d109      	bne.n	800c6a0 <__libc_init_array+0x24>
 800c68c:	4d0b      	ldr	r5, [pc, #44]	@ (800c6bc <__libc_init_array+0x40>)
 800c68e:	2600      	movs	r6, #0
 800c690:	4c0b      	ldr	r4, [pc, #44]	@ (800c6c0 <__libc_init_array+0x44>)
 800c692:	f003 fb8f 	bl	800fdb4 <_init>
 800c696:	1b64      	subs	r4, r4, r5
 800c698:	10a4      	asrs	r4, r4, #2
 800c69a:	42a6      	cmp	r6, r4
 800c69c:	d105      	bne.n	800c6aa <__libc_init_array+0x2e>
 800c69e:	bd70      	pop	{r4, r5, r6, pc}
 800c6a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6a4:	3601      	adds	r6, #1
 800c6a6:	4798      	blx	r3
 800c6a8:	e7ee      	b.n	800c688 <__libc_init_array+0xc>
 800c6aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6ae:	3601      	adds	r6, #1
 800c6b0:	4798      	blx	r3
 800c6b2:	e7f2      	b.n	800c69a <__libc_init_array+0x1e>
 800c6b4:	080102e0 	.word	0x080102e0
 800c6b8:	080102e0 	.word	0x080102e0
 800c6bc:	080102e0 	.word	0x080102e0
 800c6c0:	080102e4 	.word	0x080102e4

0800c6c4 <__retarget_lock_init_recursive>:
 800c6c4:	4770      	bx	lr

0800c6c6 <__retarget_lock_acquire_recursive>:
 800c6c6:	4770      	bx	lr

0800c6c8 <__retarget_lock_release_recursive>:
 800c6c8:	4770      	bx	lr

0800c6ca <memchr>:
 800c6ca:	b2c9      	uxtb	r1, r1
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	4402      	add	r2, r0
 800c6d0:	b510      	push	{r4, lr}
 800c6d2:	4293      	cmp	r3, r2
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	d101      	bne.n	800c6dc <memchr+0x12>
 800c6d8:	2000      	movs	r0, #0
 800c6da:	e003      	b.n	800c6e4 <memchr+0x1a>
 800c6dc:	7804      	ldrb	r4, [r0, #0]
 800c6de:	3301      	adds	r3, #1
 800c6e0:	428c      	cmp	r4, r1
 800c6e2:	d1f6      	bne.n	800c6d2 <memchr+0x8>
 800c6e4:	bd10      	pop	{r4, pc}
	...

0800c6e8 <nanf>:
 800c6e8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c6f0 <nanf+0x8>
 800c6ec:	4770      	bx	lr
 800c6ee:	bf00      	nop
 800c6f0:	7fc00000 	.word	0x7fc00000

0800c6f4 <quorem>:
 800c6f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6f8:	6903      	ldr	r3, [r0, #16]
 800c6fa:	4607      	mov	r7, r0
 800c6fc:	690c      	ldr	r4, [r1, #16]
 800c6fe:	42a3      	cmp	r3, r4
 800c700:	f2c0 8083 	blt.w	800c80a <quorem+0x116>
 800c704:	3c01      	subs	r4, #1
 800c706:	f100 0514 	add.w	r5, r0, #20
 800c70a:	f101 0814 	add.w	r8, r1, #20
 800c70e:	00a3      	lsls	r3, r4, #2
 800c710:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c714:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c718:	9300      	str	r3, [sp, #0]
 800c71a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c71e:	9301      	str	r3, [sp, #4]
 800c720:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c724:	3301      	adds	r3, #1
 800c726:	429a      	cmp	r2, r3
 800c728:	fbb2 f6f3 	udiv	r6, r2, r3
 800c72c:	d331      	bcc.n	800c792 <quorem+0x9e>
 800c72e:	f04f 0a00 	mov.w	sl, #0
 800c732:	46c4      	mov	ip, r8
 800c734:	46ae      	mov	lr, r5
 800c736:	46d3      	mov	fp, sl
 800c738:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c73c:	b298      	uxth	r0, r3
 800c73e:	45e1      	cmp	r9, ip
 800c740:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800c744:	fb06 a000 	mla	r0, r6, r0, sl
 800c748:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800c74c:	b280      	uxth	r0, r0
 800c74e:	fb06 2303 	mla	r3, r6, r3, r2
 800c752:	f8de 2000 	ldr.w	r2, [lr]
 800c756:	b292      	uxth	r2, r2
 800c758:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c75c:	eba2 0200 	sub.w	r2, r2, r0
 800c760:	b29b      	uxth	r3, r3
 800c762:	f8de 0000 	ldr.w	r0, [lr]
 800c766:	445a      	add	r2, fp
 800c768:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c76c:	b292      	uxth	r2, r2
 800c76e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c772:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c776:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c77a:	f84e 2b04 	str.w	r2, [lr], #4
 800c77e:	d2db      	bcs.n	800c738 <quorem+0x44>
 800c780:	9b00      	ldr	r3, [sp, #0]
 800c782:	58eb      	ldr	r3, [r5, r3]
 800c784:	b92b      	cbnz	r3, 800c792 <quorem+0x9e>
 800c786:	9b01      	ldr	r3, [sp, #4]
 800c788:	3b04      	subs	r3, #4
 800c78a:	429d      	cmp	r5, r3
 800c78c:	461a      	mov	r2, r3
 800c78e:	d330      	bcc.n	800c7f2 <quorem+0xfe>
 800c790:	613c      	str	r4, [r7, #16]
 800c792:	4638      	mov	r0, r7
 800c794:	f001 f9c6 	bl	800db24 <__mcmp>
 800c798:	2800      	cmp	r0, #0
 800c79a:	db26      	blt.n	800c7ea <quorem+0xf6>
 800c79c:	4629      	mov	r1, r5
 800c79e:	2000      	movs	r0, #0
 800c7a0:	f858 2b04 	ldr.w	r2, [r8], #4
 800c7a4:	f8d1 c000 	ldr.w	ip, [r1]
 800c7a8:	fa1f fe82 	uxth.w	lr, r2
 800c7ac:	45c1      	cmp	r9, r8
 800c7ae:	fa1f f38c 	uxth.w	r3, ip
 800c7b2:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800c7b6:	eba3 030e 	sub.w	r3, r3, lr
 800c7ba:	4403      	add	r3, r0
 800c7bc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c7c0:	b29b      	uxth	r3, r3
 800c7c2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c7c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c7ca:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c7ce:	f841 3b04 	str.w	r3, [r1], #4
 800c7d2:	d2e5      	bcs.n	800c7a0 <quorem+0xac>
 800c7d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c7d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c7dc:	b922      	cbnz	r2, 800c7e8 <quorem+0xf4>
 800c7de:	3b04      	subs	r3, #4
 800c7e0:	429d      	cmp	r5, r3
 800c7e2:	461a      	mov	r2, r3
 800c7e4:	d30b      	bcc.n	800c7fe <quorem+0x10a>
 800c7e6:	613c      	str	r4, [r7, #16]
 800c7e8:	3601      	adds	r6, #1
 800c7ea:	4630      	mov	r0, r6
 800c7ec:	b003      	add	sp, #12
 800c7ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7f2:	6812      	ldr	r2, [r2, #0]
 800c7f4:	3b04      	subs	r3, #4
 800c7f6:	2a00      	cmp	r2, #0
 800c7f8:	d1ca      	bne.n	800c790 <quorem+0x9c>
 800c7fa:	3c01      	subs	r4, #1
 800c7fc:	e7c5      	b.n	800c78a <quorem+0x96>
 800c7fe:	6812      	ldr	r2, [r2, #0]
 800c800:	3b04      	subs	r3, #4
 800c802:	2a00      	cmp	r2, #0
 800c804:	d1ef      	bne.n	800c7e6 <quorem+0xf2>
 800c806:	3c01      	subs	r4, #1
 800c808:	e7ea      	b.n	800c7e0 <quorem+0xec>
 800c80a:	2000      	movs	r0, #0
 800c80c:	e7ee      	b.n	800c7ec <quorem+0xf8>
	...

0800c810 <_dtoa_r>:
 800c810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c814:	69c7      	ldr	r7, [r0, #28]
 800c816:	b099      	sub	sp, #100	@ 0x64
 800c818:	4683      	mov	fp, r0
 800c81a:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800c81c:	9109      	str	r1, [sp, #36]	@ 0x24
 800c81e:	920e      	str	r2, [sp, #56]	@ 0x38
 800c820:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c822:	ec55 4b10 	vmov	r4, r5, d0
 800c826:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c82a:	b97f      	cbnz	r7, 800c84c <_dtoa_r+0x3c>
 800c82c:	2010      	movs	r0, #16
 800c82e:	f000 fdfd 	bl	800d42c <malloc>
 800c832:	4602      	mov	r2, r0
 800c834:	f8cb 001c 	str.w	r0, [fp, #28]
 800c838:	b920      	cbnz	r0, 800c844 <_dtoa_r+0x34>
 800c83a:	4ba7      	ldr	r3, [pc, #668]	@ (800cad8 <_dtoa_r+0x2c8>)
 800c83c:	21ef      	movs	r1, #239	@ 0xef
 800c83e:	48a7      	ldr	r0, [pc, #668]	@ (800cadc <_dtoa_r+0x2cc>)
 800c840:	f002 fe1a 	bl	800f478 <__assert_func>
 800c844:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c848:	6007      	str	r7, [r0, #0]
 800c84a:	60c7      	str	r7, [r0, #12]
 800c84c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c850:	6819      	ldr	r1, [r3, #0]
 800c852:	b159      	cbz	r1, 800c86c <_dtoa_r+0x5c>
 800c854:	685a      	ldr	r2, [r3, #4]
 800c856:	2301      	movs	r3, #1
 800c858:	4658      	mov	r0, fp
 800c85a:	4093      	lsls	r3, r2
 800c85c:	604a      	str	r2, [r1, #4]
 800c85e:	608b      	str	r3, [r1, #8]
 800c860:	f000 feda 	bl	800d618 <_Bfree>
 800c864:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c868:	2200      	movs	r2, #0
 800c86a:	601a      	str	r2, [r3, #0]
 800c86c:	1e2b      	subs	r3, r5, #0
 800c86e:	bfb7      	itett	lt
 800c870:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c874:	2300      	movge	r3, #0
 800c876:	2201      	movlt	r2, #1
 800c878:	9303      	strlt	r3, [sp, #12]
 800c87a:	bfa8      	it	ge
 800c87c:	6033      	strge	r3, [r6, #0]
 800c87e:	9f03      	ldr	r7, [sp, #12]
 800c880:	4b97      	ldr	r3, [pc, #604]	@ (800cae0 <_dtoa_r+0x2d0>)
 800c882:	bfb8      	it	lt
 800c884:	6032      	strlt	r2, [r6, #0]
 800c886:	43bb      	bics	r3, r7
 800c888:	d112      	bne.n	800c8b0 <_dtoa_r+0xa0>
 800c88a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c88e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c890:	6013      	str	r3, [r2, #0]
 800c892:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c896:	4323      	orrs	r3, r4
 800c898:	f000 854c 	beq.w	800d334 <_dtoa_r+0xb24>
 800c89c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c89e:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800caf4 <_dtoa_r+0x2e4>
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	f000 854e 	beq.w	800d344 <_dtoa_r+0xb34>
 800c8a8:	f10a 0303 	add.w	r3, sl, #3
 800c8ac:	f000 bd48 	b.w	800d340 <_dtoa_r+0xb30>
 800c8b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	ec51 0b17 	vmov	r0, r1, d7
 800c8bc:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800c8c0:	f7f4 fa34 	bl	8000d2c <__aeabi_dcmpeq>
 800c8c4:	4680      	mov	r8, r0
 800c8c6:	b158      	cbz	r0, 800c8e0 <_dtoa_r+0xd0>
 800c8c8:	2301      	movs	r3, #1
 800c8ca:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c8cc:	6013      	str	r3, [r2, #0]
 800c8ce:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c8d0:	b113      	cbz	r3, 800c8d8 <_dtoa_r+0xc8>
 800c8d2:	4b84      	ldr	r3, [pc, #528]	@ (800cae4 <_dtoa_r+0x2d4>)
 800c8d4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c8d6:	6013      	str	r3, [r2, #0]
 800c8d8:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800caf8 <_dtoa_r+0x2e8>
 800c8dc:	f000 bd32 	b.w	800d344 <_dtoa_r+0xb34>
 800c8e0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c8e4:	aa16      	add	r2, sp, #88	@ 0x58
 800c8e6:	a917      	add	r1, sp, #92	@ 0x5c
 800c8e8:	4658      	mov	r0, fp
 800c8ea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c8ee:	f001 fa41 	bl	800dd74 <__d2b>
 800c8f2:	4681      	mov	r9, r0
 800c8f4:	2e00      	cmp	r6, #0
 800c8f6:	d075      	beq.n	800c9e4 <_dtoa_r+0x1d4>
 800c8f8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c8fa:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c8fe:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800c902:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c906:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c90a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c90e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c912:	4619      	mov	r1, r3
 800c914:	2200      	movs	r2, #0
 800c916:	4b74      	ldr	r3, [pc, #464]	@ (800cae8 <_dtoa_r+0x2d8>)
 800c918:	f7f3 fde8 	bl	80004ec <__aeabi_dsub>
 800c91c:	a368      	add	r3, pc, #416	@ (adr r3, 800cac0 <_dtoa_r+0x2b0>)
 800c91e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c922:	f7f3 ff9b 	bl	800085c <__aeabi_dmul>
 800c926:	a368      	add	r3, pc, #416	@ (adr r3, 800cac8 <_dtoa_r+0x2b8>)
 800c928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c92c:	f7f3 fde0 	bl	80004f0 <__adddf3>
 800c930:	4604      	mov	r4, r0
 800c932:	460d      	mov	r5, r1
 800c934:	4630      	mov	r0, r6
 800c936:	f7f3 ff27 	bl	8000788 <__aeabi_i2d>
 800c93a:	a365      	add	r3, pc, #404	@ (adr r3, 800cad0 <_dtoa_r+0x2c0>)
 800c93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c940:	f7f3 ff8c 	bl	800085c <__aeabi_dmul>
 800c944:	4602      	mov	r2, r0
 800c946:	460b      	mov	r3, r1
 800c948:	4620      	mov	r0, r4
 800c94a:	4629      	mov	r1, r5
 800c94c:	f7f3 fdd0 	bl	80004f0 <__adddf3>
 800c950:	4604      	mov	r4, r0
 800c952:	460d      	mov	r5, r1
 800c954:	f7f4 fa32 	bl	8000dbc <__aeabi_d2iz>
 800c958:	2200      	movs	r2, #0
 800c95a:	4607      	mov	r7, r0
 800c95c:	2300      	movs	r3, #0
 800c95e:	4620      	mov	r0, r4
 800c960:	4629      	mov	r1, r5
 800c962:	f7f4 f9ed 	bl	8000d40 <__aeabi_dcmplt>
 800c966:	b140      	cbz	r0, 800c97a <_dtoa_r+0x16a>
 800c968:	4638      	mov	r0, r7
 800c96a:	f7f3 ff0d 	bl	8000788 <__aeabi_i2d>
 800c96e:	4622      	mov	r2, r4
 800c970:	462b      	mov	r3, r5
 800c972:	f7f4 f9db 	bl	8000d2c <__aeabi_dcmpeq>
 800c976:	b900      	cbnz	r0, 800c97a <_dtoa_r+0x16a>
 800c978:	3f01      	subs	r7, #1
 800c97a:	2f16      	cmp	r7, #22
 800c97c:	d851      	bhi.n	800ca22 <_dtoa_r+0x212>
 800c97e:	4b5b      	ldr	r3, [pc, #364]	@ (800caec <_dtoa_r+0x2dc>)
 800c980:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c984:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98c:	f7f4 f9d8 	bl	8000d40 <__aeabi_dcmplt>
 800c990:	2800      	cmp	r0, #0
 800c992:	d048      	beq.n	800ca26 <_dtoa_r+0x216>
 800c994:	3f01      	subs	r7, #1
 800c996:	2300      	movs	r3, #0
 800c998:	9312      	str	r3, [sp, #72]	@ 0x48
 800c99a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c99c:	1b9b      	subs	r3, r3, r6
 800c99e:	1e5a      	subs	r2, r3, #1
 800c9a0:	bf46      	itte	mi
 800c9a2:	f1c3 0801 	rsbmi	r8, r3, #1
 800c9a6:	2300      	movmi	r3, #0
 800c9a8:	f04f 0800 	movpl.w	r8, #0
 800c9ac:	9208      	str	r2, [sp, #32]
 800c9ae:	bf48      	it	mi
 800c9b0:	9308      	strmi	r3, [sp, #32]
 800c9b2:	2f00      	cmp	r7, #0
 800c9b4:	db39      	blt.n	800ca2a <_dtoa_r+0x21a>
 800c9b6:	9b08      	ldr	r3, [sp, #32]
 800c9b8:	970f      	str	r7, [sp, #60]	@ 0x3c
 800c9ba:	443b      	add	r3, r7
 800c9bc:	9308      	str	r3, [sp, #32]
 800c9be:	2300      	movs	r3, #0
 800c9c0:	930a      	str	r3, [sp, #40]	@ 0x28
 800c9c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9c4:	2b09      	cmp	r3, #9
 800c9c6:	d864      	bhi.n	800ca92 <_dtoa_r+0x282>
 800c9c8:	2b05      	cmp	r3, #5
 800c9ca:	bfc5      	ittet	gt
 800c9cc:	3b04      	subgt	r3, #4
 800c9ce:	2400      	movgt	r4, #0
 800c9d0:	2401      	movle	r4, #1
 800c9d2:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800c9d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9d6:	3b02      	subs	r3, #2
 800c9d8:	2b03      	cmp	r3, #3
 800c9da:	d865      	bhi.n	800caa8 <_dtoa_r+0x298>
 800c9dc:	e8df f003 	tbb	[pc, r3]
 800c9e0:	5737392c 	.word	0x5737392c
 800c9e4:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800c9e8:	441e      	add	r6, r3
 800c9ea:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c9ee:	2b20      	cmp	r3, #32
 800c9f0:	bfc9      	itett	gt
 800c9f2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c9f6:	f1c3 0320 	rsble	r3, r3, #32
 800c9fa:	409f      	lslgt	r7, r3
 800c9fc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ca00:	bfd8      	it	le
 800ca02:	fa04 f003 	lslle.w	r0, r4, r3
 800ca06:	f106 36ff 	add.w	r6, r6, #4294967295
 800ca0a:	bfc4      	itt	gt
 800ca0c:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ca10:	ea47 0003 	orrgt.w	r0, r7, r3
 800ca14:	f7f3 fea8 	bl	8000768 <__aeabi_ui2d>
 800ca18:	2201      	movs	r2, #1
 800ca1a:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ca1e:	9214      	str	r2, [sp, #80]	@ 0x50
 800ca20:	e777      	b.n	800c912 <_dtoa_r+0x102>
 800ca22:	2301      	movs	r3, #1
 800ca24:	e7b8      	b.n	800c998 <_dtoa_r+0x188>
 800ca26:	9012      	str	r0, [sp, #72]	@ 0x48
 800ca28:	e7b7      	b.n	800c99a <_dtoa_r+0x18a>
 800ca2a:	427b      	negs	r3, r7
 800ca2c:	eba8 0807 	sub.w	r8, r8, r7
 800ca30:	930a      	str	r3, [sp, #40]	@ 0x28
 800ca32:	2300      	movs	r3, #0
 800ca34:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ca36:	e7c4      	b.n	800c9c2 <_dtoa_r+0x1b2>
 800ca38:	2300      	movs	r3, #0
 800ca3a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	dc35      	bgt.n	800caae <_dtoa_r+0x29e>
 800ca42:	2301      	movs	r3, #1
 800ca44:	461a      	mov	r2, r3
 800ca46:	9300      	str	r3, [sp, #0]
 800ca48:	9307      	str	r3, [sp, #28]
 800ca4a:	920e      	str	r2, [sp, #56]	@ 0x38
 800ca4c:	e00b      	b.n	800ca66 <_dtoa_r+0x256>
 800ca4e:	2301      	movs	r3, #1
 800ca50:	e7f3      	b.n	800ca3a <_dtoa_r+0x22a>
 800ca52:	2300      	movs	r3, #0
 800ca54:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca58:	18fb      	adds	r3, r7, r3
 800ca5a:	9300      	str	r3, [sp, #0]
 800ca5c:	3301      	adds	r3, #1
 800ca5e:	2b01      	cmp	r3, #1
 800ca60:	9307      	str	r3, [sp, #28]
 800ca62:	bfb8      	it	lt
 800ca64:	2301      	movlt	r3, #1
 800ca66:	f8db 001c 	ldr.w	r0, [fp, #28]
 800ca6a:	2100      	movs	r1, #0
 800ca6c:	2204      	movs	r2, #4
 800ca6e:	f102 0514 	add.w	r5, r2, #20
 800ca72:	429d      	cmp	r5, r3
 800ca74:	d91f      	bls.n	800cab6 <_dtoa_r+0x2a6>
 800ca76:	6041      	str	r1, [r0, #4]
 800ca78:	4658      	mov	r0, fp
 800ca7a:	f000 fd8d 	bl	800d598 <_Balloc>
 800ca7e:	4682      	mov	sl, r0
 800ca80:	2800      	cmp	r0, #0
 800ca82:	d13b      	bne.n	800cafc <_dtoa_r+0x2ec>
 800ca84:	4b1a      	ldr	r3, [pc, #104]	@ (800caf0 <_dtoa_r+0x2e0>)
 800ca86:	4602      	mov	r2, r0
 800ca88:	f240 11af 	movw	r1, #431	@ 0x1af
 800ca8c:	e6d7      	b.n	800c83e <_dtoa_r+0x2e>
 800ca8e:	2301      	movs	r3, #1
 800ca90:	e7e0      	b.n	800ca54 <_dtoa_r+0x244>
 800ca92:	2401      	movs	r4, #1
 800ca94:	2300      	movs	r3, #0
 800ca96:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ca98:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca9a:	f04f 33ff 	mov.w	r3, #4294967295
 800ca9e:	2200      	movs	r2, #0
 800caa0:	9300      	str	r3, [sp, #0]
 800caa2:	9307      	str	r3, [sp, #28]
 800caa4:	2312      	movs	r3, #18
 800caa6:	e7d0      	b.n	800ca4a <_dtoa_r+0x23a>
 800caa8:	2301      	movs	r3, #1
 800caaa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800caac:	e7f5      	b.n	800ca9a <_dtoa_r+0x28a>
 800caae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cab0:	9300      	str	r3, [sp, #0]
 800cab2:	9307      	str	r3, [sp, #28]
 800cab4:	e7d7      	b.n	800ca66 <_dtoa_r+0x256>
 800cab6:	3101      	adds	r1, #1
 800cab8:	0052      	lsls	r2, r2, #1
 800caba:	e7d8      	b.n	800ca6e <_dtoa_r+0x25e>
 800cabc:	f3af 8000 	nop.w
 800cac0:	636f4361 	.word	0x636f4361
 800cac4:	3fd287a7 	.word	0x3fd287a7
 800cac8:	8b60c8b3 	.word	0x8b60c8b3
 800cacc:	3fc68a28 	.word	0x3fc68a28
 800cad0:	509f79fb 	.word	0x509f79fb
 800cad4:	3fd34413 	.word	0x3fd34413
 800cad8:	0800fef2 	.word	0x0800fef2
 800cadc:	0800ff09 	.word	0x0800ff09
 800cae0:	7ff00000 	.word	0x7ff00000
 800cae4:	0800febd 	.word	0x0800febd
 800cae8:	3ff80000 	.word	0x3ff80000
 800caec:	08010000 	.word	0x08010000
 800caf0:	0800ff61 	.word	0x0800ff61
 800caf4:	0800feee 	.word	0x0800feee
 800caf8:	0800febc 	.word	0x0800febc
 800cafc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cb00:	6018      	str	r0, [r3, #0]
 800cb02:	9b07      	ldr	r3, [sp, #28]
 800cb04:	2b0e      	cmp	r3, #14
 800cb06:	f200 80a4 	bhi.w	800cc52 <_dtoa_r+0x442>
 800cb0a:	2c00      	cmp	r4, #0
 800cb0c:	f000 80a1 	beq.w	800cc52 <_dtoa_r+0x442>
 800cb10:	2f00      	cmp	r7, #0
 800cb12:	dd33      	ble.n	800cb7c <_dtoa_r+0x36c>
 800cb14:	f007 020f 	and.w	r2, r7, #15
 800cb18:	4bac      	ldr	r3, [pc, #688]	@ (800cdcc <_dtoa_r+0x5bc>)
 800cb1a:	05f8      	lsls	r0, r7, #23
 800cb1c:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cb20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb24:	ed93 7b00 	vldr	d7, [r3]
 800cb28:	ed8d 7b04 	vstr	d7, [sp, #16]
 800cb2c:	d516      	bpl.n	800cb5c <_dtoa_r+0x34c>
 800cb2e:	4ba8      	ldr	r3, [pc, #672]	@ (800cdd0 <_dtoa_r+0x5c0>)
 800cb30:	f004 040f 	and.w	r4, r4, #15
 800cb34:	2603      	movs	r6, #3
 800cb36:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cb3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb3e:	f7f3 ffb7 	bl	8000ab0 <__aeabi_ddiv>
 800cb42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cb46:	4da2      	ldr	r5, [pc, #648]	@ (800cdd0 <_dtoa_r+0x5c0>)
 800cb48:	b954      	cbnz	r4, 800cb60 <_dtoa_r+0x350>
 800cb4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb52:	f7f3 ffad 	bl	8000ab0 <__aeabi_ddiv>
 800cb56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cb5a:	e028      	b.n	800cbae <_dtoa_r+0x39e>
 800cb5c:	2602      	movs	r6, #2
 800cb5e:	e7f2      	b.n	800cb46 <_dtoa_r+0x336>
 800cb60:	07e1      	lsls	r1, r4, #31
 800cb62:	d508      	bpl.n	800cb76 <_dtoa_r+0x366>
 800cb64:	3601      	adds	r6, #1
 800cb66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb6a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cb6e:	f7f3 fe75 	bl	800085c <__aeabi_dmul>
 800cb72:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb76:	1064      	asrs	r4, r4, #1
 800cb78:	3508      	adds	r5, #8
 800cb7a:	e7e5      	b.n	800cb48 <_dtoa_r+0x338>
 800cb7c:	f000 80d2 	beq.w	800cd24 <_dtoa_r+0x514>
 800cb80:	427c      	negs	r4, r7
 800cb82:	4b92      	ldr	r3, [pc, #584]	@ (800cdcc <_dtoa_r+0x5bc>)
 800cb84:	4d92      	ldr	r5, [pc, #584]	@ (800cdd0 <_dtoa_r+0x5c0>)
 800cb86:	2602      	movs	r6, #2
 800cb88:	f004 020f 	and.w	r2, r4, #15
 800cb8c:	1124      	asrs	r4, r4, #4
 800cb8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb9a:	f7f3 fe5f 	bl	800085c <__aeabi_dmul>
 800cb9e:	2300      	movs	r3, #0
 800cba0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cba4:	2c00      	cmp	r4, #0
 800cba6:	f040 80b2 	bne.w	800cd0e <_dtoa_r+0x4fe>
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d1d3      	bne.n	800cb56 <_dtoa_r+0x346>
 800cbae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cbb0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	f000 80b7 	beq.w	800cd28 <_dtoa_r+0x518>
 800cbba:	2200      	movs	r2, #0
 800cbbc:	4b85      	ldr	r3, [pc, #532]	@ (800cdd4 <_dtoa_r+0x5c4>)
 800cbbe:	4620      	mov	r0, r4
 800cbc0:	4629      	mov	r1, r5
 800cbc2:	f7f4 f8bd 	bl	8000d40 <__aeabi_dcmplt>
 800cbc6:	2800      	cmp	r0, #0
 800cbc8:	f000 80ae 	beq.w	800cd28 <_dtoa_r+0x518>
 800cbcc:	9b07      	ldr	r3, [sp, #28]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	f000 80aa 	beq.w	800cd28 <_dtoa_r+0x518>
 800cbd4:	9b00      	ldr	r3, [sp, #0]
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	dd37      	ble.n	800cc4a <_dtoa_r+0x43a>
 800cbda:	1e7b      	subs	r3, r7, #1
 800cbdc:	4620      	mov	r0, r4
 800cbde:	2200      	movs	r2, #0
 800cbe0:	4629      	mov	r1, r5
 800cbe2:	9304      	str	r3, [sp, #16]
 800cbe4:	3601      	adds	r6, #1
 800cbe6:	4b7c      	ldr	r3, [pc, #496]	@ (800cdd8 <_dtoa_r+0x5c8>)
 800cbe8:	f7f3 fe38 	bl	800085c <__aeabi_dmul>
 800cbec:	9c00      	ldr	r4, [sp, #0]
 800cbee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cbf2:	4630      	mov	r0, r6
 800cbf4:	f7f3 fdc8 	bl	8000788 <__aeabi_i2d>
 800cbf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cbfc:	f7f3 fe2e 	bl	800085c <__aeabi_dmul>
 800cc00:	2200      	movs	r2, #0
 800cc02:	4b76      	ldr	r3, [pc, #472]	@ (800cddc <_dtoa_r+0x5cc>)
 800cc04:	f7f3 fc74 	bl	80004f0 <__adddf3>
 800cc08:	4605      	mov	r5, r0
 800cc0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cc0e:	2c00      	cmp	r4, #0
 800cc10:	f040 808d 	bne.w	800cd2e <_dtoa_r+0x51e>
 800cc14:	2200      	movs	r2, #0
 800cc16:	4b72      	ldr	r3, [pc, #456]	@ (800cde0 <_dtoa_r+0x5d0>)
 800cc18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc1c:	f7f3 fc66 	bl	80004ec <__aeabi_dsub>
 800cc20:	4602      	mov	r2, r0
 800cc22:	460b      	mov	r3, r1
 800cc24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cc28:	462a      	mov	r2, r5
 800cc2a:	4633      	mov	r3, r6
 800cc2c:	f7f4 f8a6 	bl	8000d7c <__aeabi_dcmpgt>
 800cc30:	2800      	cmp	r0, #0
 800cc32:	f040 828b 	bne.w	800d14c <_dtoa_r+0x93c>
 800cc36:	462a      	mov	r2, r5
 800cc38:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cc3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc40:	f7f4 f87e 	bl	8000d40 <__aeabi_dcmplt>
 800cc44:	2800      	cmp	r0, #0
 800cc46:	f040 8128 	bne.w	800ce9a <_dtoa_r+0x68a>
 800cc4a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cc4e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800cc52:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	f2c0 815a 	blt.w	800cf0e <_dtoa_r+0x6fe>
 800cc5a:	2f0e      	cmp	r7, #14
 800cc5c:	f300 8157 	bgt.w	800cf0e <_dtoa_r+0x6fe>
 800cc60:	4b5a      	ldr	r3, [pc, #360]	@ (800cdcc <_dtoa_r+0x5bc>)
 800cc62:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cc66:	ed93 7b00 	vldr	d7, [r3]
 800cc6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	ed8d 7b00 	vstr	d7, [sp]
 800cc72:	da03      	bge.n	800cc7c <_dtoa_r+0x46c>
 800cc74:	9b07      	ldr	r3, [sp, #28]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	f340 8101 	ble.w	800ce7e <_dtoa_r+0x66e>
 800cc7c:	4656      	mov	r6, sl
 800cc7e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cc82:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc86:	4620      	mov	r0, r4
 800cc88:	4629      	mov	r1, r5
 800cc8a:	f7f3 ff11 	bl	8000ab0 <__aeabi_ddiv>
 800cc8e:	f7f4 f895 	bl	8000dbc <__aeabi_d2iz>
 800cc92:	4680      	mov	r8, r0
 800cc94:	f7f3 fd78 	bl	8000788 <__aeabi_i2d>
 800cc98:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc9c:	f7f3 fdde 	bl	800085c <__aeabi_dmul>
 800cca0:	4602      	mov	r2, r0
 800cca2:	4620      	mov	r0, r4
 800cca4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cca8:	460b      	mov	r3, r1
 800ccaa:	4629      	mov	r1, r5
 800ccac:	f7f3 fc1e 	bl	80004ec <__aeabi_dsub>
 800ccb0:	9d07      	ldr	r5, [sp, #28]
 800ccb2:	f806 4b01 	strb.w	r4, [r6], #1
 800ccb6:	eba6 040a 	sub.w	r4, r6, sl
 800ccba:	4602      	mov	r2, r0
 800ccbc:	460b      	mov	r3, r1
 800ccbe:	42a5      	cmp	r5, r4
 800ccc0:	f040 8117 	bne.w	800cef2 <_dtoa_r+0x6e2>
 800ccc4:	f7f3 fc14 	bl	80004f0 <__adddf3>
 800ccc8:	4604      	mov	r4, r0
 800ccca:	460d      	mov	r5, r1
 800cccc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ccd0:	f7f4 f854 	bl	8000d7c <__aeabi_dcmpgt>
 800ccd4:	2800      	cmp	r0, #0
 800ccd6:	f040 80f9 	bne.w	800cecc <_dtoa_r+0x6bc>
 800ccda:	4620      	mov	r0, r4
 800ccdc:	4629      	mov	r1, r5
 800ccde:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cce2:	f7f4 f823 	bl	8000d2c <__aeabi_dcmpeq>
 800cce6:	b118      	cbz	r0, 800ccf0 <_dtoa_r+0x4e0>
 800cce8:	f018 0f01 	tst.w	r8, #1
 800ccec:	f040 80ee 	bne.w	800cecc <_dtoa_r+0x6bc>
 800ccf0:	4649      	mov	r1, r9
 800ccf2:	4658      	mov	r0, fp
 800ccf4:	f000 fc90 	bl	800d618 <_Bfree>
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	3701      	adds	r7, #1
 800ccfc:	7033      	strb	r3, [r6, #0]
 800ccfe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cd00:	601f      	str	r7, [r3, #0]
 800cd02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	f000 831d 	beq.w	800d344 <_dtoa_r+0xb34>
 800cd0a:	601e      	str	r6, [r3, #0]
 800cd0c:	e31a      	b.n	800d344 <_dtoa_r+0xb34>
 800cd0e:	07e2      	lsls	r2, r4, #31
 800cd10:	d505      	bpl.n	800cd1e <_dtoa_r+0x50e>
 800cd12:	3601      	adds	r6, #1
 800cd14:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cd18:	f7f3 fda0 	bl	800085c <__aeabi_dmul>
 800cd1c:	2301      	movs	r3, #1
 800cd1e:	1064      	asrs	r4, r4, #1
 800cd20:	3508      	adds	r5, #8
 800cd22:	e73f      	b.n	800cba4 <_dtoa_r+0x394>
 800cd24:	2602      	movs	r6, #2
 800cd26:	e742      	b.n	800cbae <_dtoa_r+0x39e>
 800cd28:	9c07      	ldr	r4, [sp, #28]
 800cd2a:	9704      	str	r7, [sp, #16]
 800cd2c:	e761      	b.n	800cbf2 <_dtoa_r+0x3e2>
 800cd2e:	4b27      	ldr	r3, [pc, #156]	@ (800cdcc <_dtoa_r+0x5bc>)
 800cd30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cd32:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cd36:	4454      	add	r4, sl
 800cd38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cd3c:	2900      	cmp	r1, #0
 800cd3e:	d053      	beq.n	800cde8 <_dtoa_r+0x5d8>
 800cd40:	2000      	movs	r0, #0
 800cd42:	4928      	ldr	r1, [pc, #160]	@ (800cde4 <_dtoa_r+0x5d4>)
 800cd44:	f7f3 feb4 	bl	8000ab0 <__aeabi_ddiv>
 800cd48:	4633      	mov	r3, r6
 800cd4a:	4656      	mov	r6, sl
 800cd4c:	462a      	mov	r2, r5
 800cd4e:	f7f3 fbcd 	bl	80004ec <__aeabi_dsub>
 800cd52:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cd56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd5a:	f7f4 f82f 	bl	8000dbc <__aeabi_d2iz>
 800cd5e:	4605      	mov	r5, r0
 800cd60:	f7f3 fd12 	bl	8000788 <__aeabi_i2d>
 800cd64:	4602      	mov	r2, r0
 800cd66:	460b      	mov	r3, r1
 800cd68:	3530      	adds	r5, #48	@ 0x30
 800cd6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd6e:	f7f3 fbbd 	bl	80004ec <__aeabi_dsub>
 800cd72:	4602      	mov	r2, r0
 800cd74:	460b      	mov	r3, r1
 800cd76:	f806 5b01 	strb.w	r5, [r6], #1
 800cd7a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cd7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cd82:	f7f3 ffdd 	bl	8000d40 <__aeabi_dcmplt>
 800cd86:	2800      	cmp	r0, #0
 800cd88:	d171      	bne.n	800ce6e <_dtoa_r+0x65e>
 800cd8a:	2000      	movs	r0, #0
 800cd8c:	4911      	ldr	r1, [pc, #68]	@ (800cdd4 <_dtoa_r+0x5c4>)
 800cd8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cd92:	f7f3 fbab 	bl	80004ec <__aeabi_dsub>
 800cd96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cd9a:	f7f3 ffd1 	bl	8000d40 <__aeabi_dcmplt>
 800cd9e:	2800      	cmp	r0, #0
 800cda0:	f040 8095 	bne.w	800cece <_dtoa_r+0x6be>
 800cda4:	42a6      	cmp	r6, r4
 800cda6:	f43f af50 	beq.w	800cc4a <_dtoa_r+0x43a>
 800cdaa:	2200      	movs	r2, #0
 800cdac:	4b0a      	ldr	r3, [pc, #40]	@ (800cdd8 <_dtoa_r+0x5c8>)
 800cdae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cdb2:	f7f3 fd53 	bl	800085c <__aeabi_dmul>
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	4b07      	ldr	r3, [pc, #28]	@ (800cdd8 <_dtoa_r+0x5c8>)
 800cdba:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cdbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cdc2:	f7f3 fd4b 	bl	800085c <__aeabi_dmul>
 800cdc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cdca:	e7c4      	b.n	800cd56 <_dtoa_r+0x546>
 800cdcc:	08010000 	.word	0x08010000
 800cdd0:	0800ffd8 	.word	0x0800ffd8
 800cdd4:	3ff00000 	.word	0x3ff00000
 800cdd8:	40240000 	.word	0x40240000
 800cddc:	401c0000 	.word	0x401c0000
 800cde0:	40140000 	.word	0x40140000
 800cde4:	3fe00000 	.word	0x3fe00000
 800cde8:	4631      	mov	r1, r6
 800cdea:	4656      	mov	r6, sl
 800cdec:	4628      	mov	r0, r5
 800cdee:	f7f3 fd35 	bl	800085c <__aeabi_dmul>
 800cdf2:	9415      	str	r4, [sp, #84]	@ 0x54
 800cdf4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cdf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cdfc:	f7f3 ffde 	bl	8000dbc <__aeabi_d2iz>
 800ce00:	4605      	mov	r5, r0
 800ce02:	f7f3 fcc1 	bl	8000788 <__aeabi_i2d>
 800ce06:	4602      	mov	r2, r0
 800ce08:	3530      	adds	r5, #48	@ 0x30
 800ce0a:	460b      	mov	r3, r1
 800ce0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce10:	f7f3 fb6c 	bl	80004ec <__aeabi_dsub>
 800ce14:	f806 5b01 	strb.w	r5, [r6], #1
 800ce18:	4602      	mov	r2, r0
 800ce1a:	460b      	mov	r3, r1
 800ce1c:	42a6      	cmp	r6, r4
 800ce1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ce22:	f04f 0200 	mov.w	r2, #0
 800ce26:	d124      	bne.n	800ce72 <_dtoa_r+0x662>
 800ce28:	4bac      	ldr	r3, [pc, #688]	@ (800d0dc <_dtoa_r+0x8cc>)
 800ce2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ce2e:	f7f3 fb5f 	bl	80004f0 <__adddf3>
 800ce32:	4602      	mov	r2, r0
 800ce34:	460b      	mov	r3, r1
 800ce36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce3a:	f7f3 ff9f 	bl	8000d7c <__aeabi_dcmpgt>
 800ce3e:	2800      	cmp	r0, #0
 800ce40:	d145      	bne.n	800cece <_dtoa_r+0x6be>
 800ce42:	2000      	movs	r0, #0
 800ce44:	49a5      	ldr	r1, [pc, #660]	@ (800d0dc <_dtoa_r+0x8cc>)
 800ce46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ce4a:	f7f3 fb4f 	bl	80004ec <__aeabi_dsub>
 800ce4e:	4602      	mov	r2, r0
 800ce50:	460b      	mov	r3, r1
 800ce52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce56:	f7f3 ff73 	bl	8000d40 <__aeabi_dcmplt>
 800ce5a:	2800      	cmp	r0, #0
 800ce5c:	f43f aef5 	beq.w	800cc4a <_dtoa_r+0x43a>
 800ce60:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800ce62:	1e73      	subs	r3, r6, #1
 800ce64:	9315      	str	r3, [sp, #84]	@ 0x54
 800ce66:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ce6a:	2b30      	cmp	r3, #48	@ 0x30
 800ce6c:	d0f8      	beq.n	800ce60 <_dtoa_r+0x650>
 800ce6e:	9f04      	ldr	r7, [sp, #16]
 800ce70:	e73e      	b.n	800ccf0 <_dtoa_r+0x4e0>
 800ce72:	4b9b      	ldr	r3, [pc, #620]	@ (800d0e0 <_dtoa_r+0x8d0>)
 800ce74:	f7f3 fcf2 	bl	800085c <__aeabi_dmul>
 800ce78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ce7c:	e7bc      	b.n	800cdf8 <_dtoa_r+0x5e8>
 800ce7e:	d10c      	bne.n	800ce9a <_dtoa_r+0x68a>
 800ce80:	2200      	movs	r2, #0
 800ce82:	4b98      	ldr	r3, [pc, #608]	@ (800d0e4 <_dtoa_r+0x8d4>)
 800ce84:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce88:	f7f3 fce8 	bl	800085c <__aeabi_dmul>
 800ce8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ce90:	f7f3 ff6a 	bl	8000d68 <__aeabi_dcmpge>
 800ce94:	2800      	cmp	r0, #0
 800ce96:	f000 8157 	beq.w	800d148 <_dtoa_r+0x938>
 800ce9a:	2400      	movs	r4, #0
 800ce9c:	4625      	mov	r5, r4
 800ce9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cea0:	4656      	mov	r6, sl
 800cea2:	43db      	mvns	r3, r3
 800cea4:	9304      	str	r3, [sp, #16]
 800cea6:	2700      	movs	r7, #0
 800cea8:	4621      	mov	r1, r4
 800ceaa:	4658      	mov	r0, fp
 800ceac:	f000 fbb4 	bl	800d618 <_Bfree>
 800ceb0:	2d00      	cmp	r5, #0
 800ceb2:	d0dc      	beq.n	800ce6e <_dtoa_r+0x65e>
 800ceb4:	b12f      	cbz	r7, 800cec2 <_dtoa_r+0x6b2>
 800ceb6:	42af      	cmp	r7, r5
 800ceb8:	d003      	beq.n	800cec2 <_dtoa_r+0x6b2>
 800ceba:	4639      	mov	r1, r7
 800cebc:	4658      	mov	r0, fp
 800cebe:	f000 fbab 	bl	800d618 <_Bfree>
 800cec2:	4629      	mov	r1, r5
 800cec4:	4658      	mov	r0, fp
 800cec6:	f000 fba7 	bl	800d618 <_Bfree>
 800ceca:	e7d0      	b.n	800ce6e <_dtoa_r+0x65e>
 800cecc:	9704      	str	r7, [sp, #16]
 800cece:	4633      	mov	r3, r6
 800ced0:	461e      	mov	r6, r3
 800ced2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ced6:	2a39      	cmp	r2, #57	@ 0x39
 800ced8:	d107      	bne.n	800ceea <_dtoa_r+0x6da>
 800ceda:	459a      	cmp	sl, r3
 800cedc:	d1f8      	bne.n	800ced0 <_dtoa_r+0x6c0>
 800cede:	9a04      	ldr	r2, [sp, #16]
 800cee0:	3201      	adds	r2, #1
 800cee2:	9204      	str	r2, [sp, #16]
 800cee4:	2230      	movs	r2, #48	@ 0x30
 800cee6:	f88a 2000 	strb.w	r2, [sl]
 800ceea:	781a      	ldrb	r2, [r3, #0]
 800ceec:	3201      	adds	r2, #1
 800ceee:	701a      	strb	r2, [r3, #0]
 800cef0:	e7bd      	b.n	800ce6e <_dtoa_r+0x65e>
 800cef2:	2200      	movs	r2, #0
 800cef4:	4b7a      	ldr	r3, [pc, #488]	@ (800d0e0 <_dtoa_r+0x8d0>)
 800cef6:	f7f3 fcb1 	bl	800085c <__aeabi_dmul>
 800cefa:	2200      	movs	r2, #0
 800cefc:	2300      	movs	r3, #0
 800cefe:	4604      	mov	r4, r0
 800cf00:	460d      	mov	r5, r1
 800cf02:	f7f3 ff13 	bl	8000d2c <__aeabi_dcmpeq>
 800cf06:	2800      	cmp	r0, #0
 800cf08:	f43f aebb 	beq.w	800cc82 <_dtoa_r+0x472>
 800cf0c:	e6f0      	b.n	800ccf0 <_dtoa_r+0x4e0>
 800cf0e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800cf10:	2a00      	cmp	r2, #0
 800cf12:	f000 80db 	beq.w	800d0cc <_dtoa_r+0x8bc>
 800cf16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf18:	2a01      	cmp	r2, #1
 800cf1a:	f300 80bf 	bgt.w	800d09c <_dtoa_r+0x88c>
 800cf1e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800cf20:	2a00      	cmp	r2, #0
 800cf22:	f000 80b7 	beq.w	800d094 <_dtoa_r+0x884>
 800cf26:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cf2a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cf2c:	4646      	mov	r6, r8
 800cf2e:	9a08      	ldr	r2, [sp, #32]
 800cf30:	2101      	movs	r1, #1
 800cf32:	4658      	mov	r0, fp
 800cf34:	4498      	add	r8, r3
 800cf36:	441a      	add	r2, r3
 800cf38:	9208      	str	r2, [sp, #32]
 800cf3a:	f000 fc6d 	bl	800d818 <__i2b>
 800cf3e:	4605      	mov	r5, r0
 800cf40:	b15e      	cbz	r6, 800cf5a <_dtoa_r+0x74a>
 800cf42:	9b08      	ldr	r3, [sp, #32]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	dd08      	ble.n	800cf5a <_dtoa_r+0x74a>
 800cf48:	42b3      	cmp	r3, r6
 800cf4a:	9a08      	ldr	r2, [sp, #32]
 800cf4c:	bfa8      	it	ge
 800cf4e:	4633      	movge	r3, r6
 800cf50:	eba8 0803 	sub.w	r8, r8, r3
 800cf54:	1af6      	subs	r6, r6, r3
 800cf56:	1ad3      	subs	r3, r2, r3
 800cf58:	9308      	str	r3, [sp, #32]
 800cf5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf5c:	b1f3      	cbz	r3, 800cf9c <_dtoa_r+0x78c>
 800cf5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	f000 80b7 	beq.w	800d0d4 <_dtoa_r+0x8c4>
 800cf66:	b18c      	cbz	r4, 800cf8c <_dtoa_r+0x77c>
 800cf68:	4629      	mov	r1, r5
 800cf6a:	4622      	mov	r2, r4
 800cf6c:	4658      	mov	r0, fp
 800cf6e:	f000 fd13 	bl	800d998 <__pow5mult>
 800cf72:	464a      	mov	r2, r9
 800cf74:	4601      	mov	r1, r0
 800cf76:	4605      	mov	r5, r0
 800cf78:	4658      	mov	r0, fp
 800cf7a:	f000 fc63 	bl	800d844 <__multiply>
 800cf7e:	4649      	mov	r1, r9
 800cf80:	9004      	str	r0, [sp, #16]
 800cf82:	4658      	mov	r0, fp
 800cf84:	f000 fb48 	bl	800d618 <_Bfree>
 800cf88:	9b04      	ldr	r3, [sp, #16]
 800cf8a:	4699      	mov	r9, r3
 800cf8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf8e:	1b1a      	subs	r2, r3, r4
 800cf90:	d004      	beq.n	800cf9c <_dtoa_r+0x78c>
 800cf92:	4649      	mov	r1, r9
 800cf94:	4658      	mov	r0, fp
 800cf96:	f000 fcff 	bl	800d998 <__pow5mult>
 800cf9a:	4681      	mov	r9, r0
 800cf9c:	2101      	movs	r1, #1
 800cf9e:	4658      	mov	r0, fp
 800cfa0:	f000 fc3a 	bl	800d818 <__i2b>
 800cfa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cfa6:	4604      	mov	r4, r0
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	f000 81cf 	beq.w	800d34c <_dtoa_r+0xb3c>
 800cfae:	461a      	mov	r2, r3
 800cfb0:	4601      	mov	r1, r0
 800cfb2:	4658      	mov	r0, fp
 800cfb4:	f000 fcf0 	bl	800d998 <__pow5mult>
 800cfb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfba:	4604      	mov	r4, r0
 800cfbc:	2b01      	cmp	r3, #1
 800cfbe:	f300 8095 	bgt.w	800d0ec <_dtoa_r+0x8dc>
 800cfc2:	9b02      	ldr	r3, [sp, #8]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	f040 8087 	bne.w	800d0d8 <_dtoa_r+0x8c8>
 800cfca:	9b03      	ldr	r3, [sp, #12]
 800cfcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	f040 8089 	bne.w	800d0e8 <_dtoa_r+0x8d8>
 800cfd6:	9b03      	ldr	r3, [sp, #12]
 800cfd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cfdc:	0d1b      	lsrs	r3, r3, #20
 800cfde:	051b      	lsls	r3, r3, #20
 800cfe0:	b12b      	cbz	r3, 800cfee <_dtoa_r+0x7de>
 800cfe2:	9b08      	ldr	r3, [sp, #32]
 800cfe4:	f108 0801 	add.w	r8, r8, #1
 800cfe8:	3301      	adds	r3, #1
 800cfea:	9308      	str	r3, [sp, #32]
 800cfec:	2301      	movs	r3, #1
 800cfee:	930a      	str	r3, [sp, #40]	@ 0x28
 800cff0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	f000 81b0 	beq.w	800d358 <_dtoa_r+0xb48>
 800cff8:	6923      	ldr	r3, [r4, #16]
 800cffa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cffe:	6918      	ldr	r0, [r3, #16]
 800d000:	f000 fbbe 	bl	800d780 <__hi0bits>
 800d004:	f1c0 0020 	rsb	r0, r0, #32
 800d008:	9b08      	ldr	r3, [sp, #32]
 800d00a:	4418      	add	r0, r3
 800d00c:	f010 001f 	ands.w	r0, r0, #31
 800d010:	d077      	beq.n	800d102 <_dtoa_r+0x8f2>
 800d012:	f1c0 0320 	rsb	r3, r0, #32
 800d016:	2b04      	cmp	r3, #4
 800d018:	dd6b      	ble.n	800d0f2 <_dtoa_r+0x8e2>
 800d01a:	f1c0 001c 	rsb	r0, r0, #28
 800d01e:	9b08      	ldr	r3, [sp, #32]
 800d020:	4480      	add	r8, r0
 800d022:	4403      	add	r3, r0
 800d024:	4406      	add	r6, r0
 800d026:	9308      	str	r3, [sp, #32]
 800d028:	f1b8 0f00 	cmp.w	r8, #0
 800d02c:	dd05      	ble.n	800d03a <_dtoa_r+0x82a>
 800d02e:	4649      	mov	r1, r9
 800d030:	4642      	mov	r2, r8
 800d032:	4658      	mov	r0, fp
 800d034:	f000 fd0a 	bl	800da4c <__lshift>
 800d038:	4681      	mov	r9, r0
 800d03a:	9b08      	ldr	r3, [sp, #32]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	dd05      	ble.n	800d04c <_dtoa_r+0x83c>
 800d040:	4621      	mov	r1, r4
 800d042:	461a      	mov	r2, r3
 800d044:	4658      	mov	r0, fp
 800d046:	f000 fd01 	bl	800da4c <__lshift>
 800d04a:	4604      	mov	r4, r0
 800d04c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d059      	beq.n	800d106 <_dtoa_r+0x8f6>
 800d052:	4621      	mov	r1, r4
 800d054:	4648      	mov	r0, r9
 800d056:	f000 fd65 	bl	800db24 <__mcmp>
 800d05a:	2800      	cmp	r0, #0
 800d05c:	da53      	bge.n	800d106 <_dtoa_r+0x8f6>
 800d05e:	1e7b      	subs	r3, r7, #1
 800d060:	4649      	mov	r1, r9
 800d062:	220a      	movs	r2, #10
 800d064:	4658      	mov	r0, fp
 800d066:	9304      	str	r3, [sp, #16]
 800d068:	2300      	movs	r3, #0
 800d06a:	f000 faf7 	bl	800d65c <__multadd>
 800d06e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d070:	4681      	mov	r9, r0
 800d072:	2b00      	cmp	r3, #0
 800d074:	f000 8172 	beq.w	800d35c <_dtoa_r+0xb4c>
 800d078:	2300      	movs	r3, #0
 800d07a:	4629      	mov	r1, r5
 800d07c:	220a      	movs	r2, #10
 800d07e:	4658      	mov	r0, fp
 800d080:	f000 faec 	bl	800d65c <__multadd>
 800d084:	9b00      	ldr	r3, [sp, #0]
 800d086:	4605      	mov	r5, r0
 800d088:	2b00      	cmp	r3, #0
 800d08a:	dc67      	bgt.n	800d15c <_dtoa_r+0x94c>
 800d08c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d08e:	2b02      	cmp	r3, #2
 800d090:	dc41      	bgt.n	800d116 <_dtoa_r+0x906>
 800d092:	e063      	b.n	800d15c <_dtoa_r+0x94c>
 800d094:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d096:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d09a:	e746      	b.n	800cf2a <_dtoa_r+0x71a>
 800d09c:	9b07      	ldr	r3, [sp, #28]
 800d09e:	1e5c      	subs	r4, r3, #1
 800d0a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0a2:	42a3      	cmp	r3, r4
 800d0a4:	bfb7      	itett	lt
 800d0a6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d0a8:	1b1c      	subge	r4, r3, r4
 800d0aa:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800d0ac:	1ae3      	sublt	r3, r4, r3
 800d0ae:	bfbe      	ittt	lt
 800d0b0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d0b2:	2400      	movlt	r4, #0
 800d0b4:	18d2      	addlt	r2, r2, r3
 800d0b6:	9b07      	ldr	r3, [sp, #28]
 800d0b8:	bfb8      	it	lt
 800d0ba:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	bfb5      	itete	lt
 800d0c0:	eba8 0603 	sublt.w	r6, r8, r3
 800d0c4:	4646      	movge	r6, r8
 800d0c6:	2300      	movlt	r3, #0
 800d0c8:	9b07      	ldrge	r3, [sp, #28]
 800d0ca:	e730      	b.n	800cf2e <_dtoa_r+0x71e>
 800d0cc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d0ce:	4646      	mov	r6, r8
 800d0d0:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d0d2:	e735      	b.n	800cf40 <_dtoa_r+0x730>
 800d0d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d0d6:	e75c      	b.n	800cf92 <_dtoa_r+0x782>
 800d0d8:	2300      	movs	r3, #0
 800d0da:	e788      	b.n	800cfee <_dtoa_r+0x7de>
 800d0dc:	3fe00000 	.word	0x3fe00000
 800d0e0:	40240000 	.word	0x40240000
 800d0e4:	40140000 	.word	0x40140000
 800d0e8:	9b02      	ldr	r3, [sp, #8]
 800d0ea:	e780      	b.n	800cfee <_dtoa_r+0x7de>
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800d0f0:	e782      	b.n	800cff8 <_dtoa_r+0x7e8>
 800d0f2:	d099      	beq.n	800d028 <_dtoa_r+0x818>
 800d0f4:	331c      	adds	r3, #28
 800d0f6:	9a08      	ldr	r2, [sp, #32]
 800d0f8:	441a      	add	r2, r3
 800d0fa:	4498      	add	r8, r3
 800d0fc:	441e      	add	r6, r3
 800d0fe:	9208      	str	r2, [sp, #32]
 800d100:	e792      	b.n	800d028 <_dtoa_r+0x818>
 800d102:	4603      	mov	r3, r0
 800d104:	e7f6      	b.n	800d0f4 <_dtoa_r+0x8e4>
 800d106:	9b07      	ldr	r3, [sp, #28]
 800d108:	9704      	str	r7, [sp, #16]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	dc20      	bgt.n	800d150 <_dtoa_r+0x940>
 800d10e:	9300      	str	r3, [sp, #0]
 800d110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d112:	2b02      	cmp	r3, #2
 800d114:	dd1e      	ble.n	800d154 <_dtoa_r+0x944>
 800d116:	9b00      	ldr	r3, [sp, #0]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	f47f aec0 	bne.w	800ce9e <_dtoa_r+0x68e>
 800d11e:	4621      	mov	r1, r4
 800d120:	2205      	movs	r2, #5
 800d122:	4658      	mov	r0, fp
 800d124:	f000 fa9a 	bl	800d65c <__multadd>
 800d128:	4601      	mov	r1, r0
 800d12a:	4604      	mov	r4, r0
 800d12c:	4648      	mov	r0, r9
 800d12e:	f000 fcf9 	bl	800db24 <__mcmp>
 800d132:	2800      	cmp	r0, #0
 800d134:	f77f aeb3 	ble.w	800ce9e <_dtoa_r+0x68e>
 800d138:	2331      	movs	r3, #49	@ 0x31
 800d13a:	4656      	mov	r6, sl
 800d13c:	f806 3b01 	strb.w	r3, [r6], #1
 800d140:	9b04      	ldr	r3, [sp, #16]
 800d142:	3301      	adds	r3, #1
 800d144:	9304      	str	r3, [sp, #16]
 800d146:	e6ae      	b.n	800cea6 <_dtoa_r+0x696>
 800d148:	9c07      	ldr	r4, [sp, #28]
 800d14a:	9704      	str	r7, [sp, #16]
 800d14c:	4625      	mov	r5, r4
 800d14e:	e7f3      	b.n	800d138 <_dtoa_r+0x928>
 800d150:	9b07      	ldr	r3, [sp, #28]
 800d152:	9300      	str	r3, [sp, #0]
 800d154:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d156:	2b00      	cmp	r3, #0
 800d158:	f000 8104 	beq.w	800d364 <_dtoa_r+0xb54>
 800d15c:	2e00      	cmp	r6, #0
 800d15e:	dd05      	ble.n	800d16c <_dtoa_r+0x95c>
 800d160:	4629      	mov	r1, r5
 800d162:	4632      	mov	r2, r6
 800d164:	4658      	mov	r0, fp
 800d166:	f000 fc71 	bl	800da4c <__lshift>
 800d16a:	4605      	mov	r5, r0
 800d16c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d05a      	beq.n	800d228 <_dtoa_r+0xa18>
 800d172:	6869      	ldr	r1, [r5, #4]
 800d174:	4658      	mov	r0, fp
 800d176:	f000 fa0f 	bl	800d598 <_Balloc>
 800d17a:	4606      	mov	r6, r0
 800d17c:	b928      	cbnz	r0, 800d18a <_dtoa_r+0x97a>
 800d17e:	4b84      	ldr	r3, [pc, #528]	@ (800d390 <_dtoa_r+0xb80>)
 800d180:	4602      	mov	r2, r0
 800d182:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d186:	f7ff bb5a 	b.w	800c83e <_dtoa_r+0x2e>
 800d18a:	692a      	ldr	r2, [r5, #16]
 800d18c:	f105 010c 	add.w	r1, r5, #12
 800d190:	300c      	adds	r0, #12
 800d192:	3202      	adds	r2, #2
 800d194:	0092      	lsls	r2, r2, #2
 800d196:	f002 f957 	bl	800f448 <memcpy>
 800d19a:	2201      	movs	r2, #1
 800d19c:	4631      	mov	r1, r6
 800d19e:	4658      	mov	r0, fp
 800d1a0:	f000 fc54 	bl	800da4c <__lshift>
 800d1a4:	f10a 0301 	add.w	r3, sl, #1
 800d1a8:	462f      	mov	r7, r5
 800d1aa:	4605      	mov	r5, r0
 800d1ac:	9307      	str	r3, [sp, #28]
 800d1ae:	9b00      	ldr	r3, [sp, #0]
 800d1b0:	4453      	add	r3, sl
 800d1b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d1b4:	9b02      	ldr	r3, [sp, #8]
 800d1b6:	f003 0301 	and.w	r3, r3, #1
 800d1ba:	930a      	str	r3, [sp, #40]	@ 0x28
 800d1bc:	9b07      	ldr	r3, [sp, #28]
 800d1be:	4621      	mov	r1, r4
 800d1c0:	4648      	mov	r0, r9
 800d1c2:	3b01      	subs	r3, #1
 800d1c4:	9300      	str	r3, [sp, #0]
 800d1c6:	f7ff fa95 	bl	800c6f4 <quorem>
 800d1ca:	4639      	mov	r1, r7
 800d1cc:	9002      	str	r0, [sp, #8]
 800d1ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d1d2:	4648      	mov	r0, r9
 800d1d4:	f000 fca6 	bl	800db24 <__mcmp>
 800d1d8:	462a      	mov	r2, r5
 800d1da:	9008      	str	r0, [sp, #32]
 800d1dc:	4621      	mov	r1, r4
 800d1de:	4658      	mov	r0, fp
 800d1e0:	f000 fcbc 	bl	800db5c <__mdiff>
 800d1e4:	68c2      	ldr	r2, [r0, #12]
 800d1e6:	4606      	mov	r6, r0
 800d1e8:	bb02      	cbnz	r2, 800d22c <_dtoa_r+0xa1c>
 800d1ea:	4601      	mov	r1, r0
 800d1ec:	4648      	mov	r0, r9
 800d1ee:	f000 fc99 	bl	800db24 <__mcmp>
 800d1f2:	4602      	mov	r2, r0
 800d1f4:	4631      	mov	r1, r6
 800d1f6:	4658      	mov	r0, fp
 800d1f8:	920e      	str	r2, [sp, #56]	@ 0x38
 800d1fa:	f000 fa0d 	bl	800d618 <_Bfree>
 800d1fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d200:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d202:	9e07      	ldr	r6, [sp, #28]
 800d204:	ea43 0102 	orr.w	r1, r3, r2
 800d208:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d20a:	4319      	orrs	r1, r3
 800d20c:	d110      	bne.n	800d230 <_dtoa_r+0xa20>
 800d20e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d212:	d029      	beq.n	800d268 <_dtoa_r+0xa58>
 800d214:	9b08      	ldr	r3, [sp, #32]
 800d216:	2b00      	cmp	r3, #0
 800d218:	dd02      	ble.n	800d220 <_dtoa_r+0xa10>
 800d21a:	9b02      	ldr	r3, [sp, #8]
 800d21c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d220:	9b00      	ldr	r3, [sp, #0]
 800d222:	f883 8000 	strb.w	r8, [r3]
 800d226:	e63f      	b.n	800cea8 <_dtoa_r+0x698>
 800d228:	4628      	mov	r0, r5
 800d22a:	e7bb      	b.n	800d1a4 <_dtoa_r+0x994>
 800d22c:	2201      	movs	r2, #1
 800d22e:	e7e1      	b.n	800d1f4 <_dtoa_r+0x9e4>
 800d230:	9b08      	ldr	r3, [sp, #32]
 800d232:	2b00      	cmp	r3, #0
 800d234:	db04      	blt.n	800d240 <_dtoa_r+0xa30>
 800d236:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d238:	430b      	orrs	r3, r1
 800d23a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d23c:	430b      	orrs	r3, r1
 800d23e:	d120      	bne.n	800d282 <_dtoa_r+0xa72>
 800d240:	2a00      	cmp	r2, #0
 800d242:	dded      	ble.n	800d220 <_dtoa_r+0xa10>
 800d244:	4649      	mov	r1, r9
 800d246:	2201      	movs	r2, #1
 800d248:	4658      	mov	r0, fp
 800d24a:	f000 fbff 	bl	800da4c <__lshift>
 800d24e:	4621      	mov	r1, r4
 800d250:	4681      	mov	r9, r0
 800d252:	f000 fc67 	bl	800db24 <__mcmp>
 800d256:	2800      	cmp	r0, #0
 800d258:	dc03      	bgt.n	800d262 <_dtoa_r+0xa52>
 800d25a:	d1e1      	bne.n	800d220 <_dtoa_r+0xa10>
 800d25c:	f018 0f01 	tst.w	r8, #1
 800d260:	d0de      	beq.n	800d220 <_dtoa_r+0xa10>
 800d262:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d266:	d1d8      	bne.n	800d21a <_dtoa_r+0xa0a>
 800d268:	2339      	movs	r3, #57	@ 0x39
 800d26a:	9a00      	ldr	r2, [sp, #0]
 800d26c:	7013      	strb	r3, [r2, #0]
 800d26e:	4633      	mov	r3, r6
 800d270:	461e      	mov	r6, r3
 800d272:	3b01      	subs	r3, #1
 800d274:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d278:	2a39      	cmp	r2, #57	@ 0x39
 800d27a:	d052      	beq.n	800d322 <_dtoa_r+0xb12>
 800d27c:	3201      	adds	r2, #1
 800d27e:	701a      	strb	r2, [r3, #0]
 800d280:	e612      	b.n	800cea8 <_dtoa_r+0x698>
 800d282:	2a00      	cmp	r2, #0
 800d284:	dd07      	ble.n	800d296 <_dtoa_r+0xa86>
 800d286:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d28a:	d0ed      	beq.n	800d268 <_dtoa_r+0xa58>
 800d28c:	f108 0301 	add.w	r3, r8, #1
 800d290:	9a00      	ldr	r2, [sp, #0]
 800d292:	7013      	strb	r3, [r2, #0]
 800d294:	e608      	b.n	800cea8 <_dtoa_r+0x698>
 800d296:	9b07      	ldr	r3, [sp, #28]
 800d298:	9a07      	ldr	r2, [sp, #28]
 800d29a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d29e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d2a0:	4293      	cmp	r3, r2
 800d2a2:	d028      	beq.n	800d2f6 <_dtoa_r+0xae6>
 800d2a4:	4649      	mov	r1, r9
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	220a      	movs	r2, #10
 800d2aa:	4658      	mov	r0, fp
 800d2ac:	f000 f9d6 	bl	800d65c <__multadd>
 800d2b0:	42af      	cmp	r7, r5
 800d2b2:	4681      	mov	r9, r0
 800d2b4:	f04f 0300 	mov.w	r3, #0
 800d2b8:	f04f 020a 	mov.w	r2, #10
 800d2bc:	4639      	mov	r1, r7
 800d2be:	4658      	mov	r0, fp
 800d2c0:	d107      	bne.n	800d2d2 <_dtoa_r+0xac2>
 800d2c2:	f000 f9cb 	bl	800d65c <__multadd>
 800d2c6:	4607      	mov	r7, r0
 800d2c8:	4605      	mov	r5, r0
 800d2ca:	9b07      	ldr	r3, [sp, #28]
 800d2cc:	3301      	adds	r3, #1
 800d2ce:	9307      	str	r3, [sp, #28]
 800d2d0:	e774      	b.n	800d1bc <_dtoa_r+0x9ac>
 800d2d2:	f000 f9c3 	bl	800d65c <__multadd>
 800d2d6:	4629      	mov	r1, r5
 800d2d8:	4607      	mov	r7, r0
 800d2da:	2300      	movs	r3, #0
 800d2dc:	220a      	movs	r2, #10
 800d2de:	4658      	mov	r0, fp
 800d2e0:	f000 f9bc 	bl	800d65c <__multadd>
 800d2e4:	4605      	mov	r5, r0
 800d2e6:	e7f0      	b.n	800d2ca <_dtoa_r+0xaba>
 800d2e8:	9b00      	ldr	r3, [sp, #0]
 800d2ea:	2700      	movs	r7, #0
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	bfcc      	ite	gt
 800d2f0:	461e      	movgt	r6, r3
 800d2f2:	2601      	movle	r6, #1
 800d2f4:	4456      	add	r6, sl
 800d2f6:	4649      	mov	r1, r9
 800d2f8:	2201      	movs	r2, #1
 800d2fa:	4658      	mov	r0, fp
 800d2fc:	f000 fba6 	bl	800da4c <__lshift>
 800d300:	4621      	mov	r1, r4
 800d302:	4681      	mov	r9, r0
 800d304:	f000 fc0e 	bl	800db24 <__mcmp>
 800d308:	2800      	cmp	r0, #0
 800d30a:	dcb0      	bgt.n	800d26e <_dtoa_r+0xa5e>
 800d30c:	d102      	bne.n	800d314 <_dtoa_r+0xb04>
 800d30e:	f018 0f01 	tst.w	r8, #1
 800d312:	d1ac      	bne.n	800d26e <_dtoa_r+0xa5e>
 800d314:	4633      	mov	r3, r6
 800d316:	461e      	mov	r6, r3
 800d318:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d31c:	2a30      	cmp	r2, #48	@ 0x30
 800d31e:	d0fa      	beq.n	800d316 <_dtoa_r+0xb06>
 800d320:	e5c2      	b.n	800cea8 <_dtoa_r+0x698>
 800d322:	459a      	cmp	sl, r3
 800d324:	d1a4      	bne.n	800d270 <_dtoa_r+0xa60>
 800d326:	9b04      	ldr	r3, [sp, #16]
 800d328:	3301      	adds	r3, #1
 800d32a:	9304      	str	r3, [sp, #16]
 800d32c:	2331      	movs	r3, #49	@ 0x31
 800d32e:	f88a 3000 	strb.w	r3, [sl]
 800d332:	e5b9      	b.n	800cea8 <_dtoa_r+0x698>
 800d334:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d336:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d394 <_dtoa_r+0xb84>
 800d33a:	b11b      	cbz	r3, 800d344 <_dtoa_r+0xb34>
 800d33c:	f10a 0308 	add.w	r3, sl, #8
 800d340:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d342:	6013      	str	r3, [r2, #0]
 800d344:	4650      	mov	r0, sl
 800d346:	b019      	add	sp, #100	@ 0x64
 800d348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d34c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d34e:	2b01      	cmp	r3, #1
 800d350:	f77f ae37 	ble.w	800cfc2 <_dtoa_r+0x7b2>
 800d354:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d356:	930a      	str	r3, [sp, #40]	@ 0x28
 800d358:	2001      	movs	r0, #1
 800d35a:	e655      	b.n	800d008 <_dtoa_r+0x7f8>
 800d35c:	9b00      	ldr	r3, [sp, #0]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	f77f aed6 	ble.w	800d110 <_dtoa_r+0x900>
 800d364:	4656      	mov	r6, sl
 800d366:	4621      	mov	r1, r4
 800d368:	4648      	mov	r0, r9
 800d36a:	f7ff f9c3 	bl	800c6f4 <quorem>
 800d36e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d372:	9b00      	ldr	r3, [sp, #0]
 800d374:	f806 8b01 	strb.w	r8, [r6], #1
 800d378:	eba6 020a 	sub.w	r2, r6, sl
 800d37c:	4293      	cmp	r3, r2
 800d37e:	ddb3      	ble.n	800d2e8 <_dtoa_r+0xad8>
 800d380:	4649      	mov	r1, r9
 800d382:	2300      	movs	r3, #0
 800d384:	220a      	movs	r2, #10
 800d386:	4658      	mov	r0, fp
 800d388:	f000 f968 	bl	800d65c <__multadd>
 800d38c:	4681      	mov	r9, r0
 800d38e:	e7ea      	b.n	800d366 <_dtoa_r+0xb56>
 800d390:	0800ff61 	.word	0x0800ff61
 800d394:	0800fee5 	.word	0x0800fee5

0800d398 <_free_r>:
 800d398:	b538      	push	{r3, r4, r5, lr}
 800d39a:	4605      	mov	r5, r0
 800d39c:	2900      	cmp	r1, #0
 800d39e:	d041      	beq.n	800d424 <_free_r+0x8c>
 800d3a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d3a4:	1f0c      	subs	r4, r1, #4
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	bfb8      	it	lt
 800d3aa:	18e4      	addlt	r4, r4, r3
 800d3ac:	f000 f8e8 	bl	800d580 <__malloc_lock>
 800d3b0:	4a1d      	ldr	r2, [pc, #116]	@ (800d428 <_free_r+0x90>)
 800d3b2:	6813      	ldr	r3, [r2, #0]
 800d3b4:	b933      	cbnz	r3, 800d3c4 <_free_r+0x2c>
 800d3b6:	6063      	str	r3, [r4, #4]
 800d3b8:	6014      	str	r4, [r2, #0]
 800d3ba:	4628      	mov	r0, r5
 800d3bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d3c0:	f000 b8e4 	b.w	800d58c <__malloc_unlock>
 800d3c4:	42a3      	cmp	r3, r4
 800d3c6:	d908      	bls.n	800d3da <_free_r+0x42>
 800d3c8:	6820      	ldr	r0, [r4, #0]
 800d3ca:	1821      	adds	r1, r4, r0
 800d3cc:	428b      	cmp	r3, r1
 800d3ce:	bf01      	itttt	eq
 800d3d0:	6819      	ldreq	r1, [r3, #0]
 800d3d2:	685b      	ldreq	r3, [r3, #4]
 800d3d4:	1809      	addeq	r1, r1, r0
 800d3d6:	6021      	streq	r1, [r4, #0]
 800d3d8:	e7ed      	b.n	800d3b6 <_free_r+0x1e>
 800d3da:	461a      	mov	r2, r3
 800d3dc:	685b      	ldr	r3, [r3, #4]
 800d3de:	b10b      	cbz	r3, 800d3e4 <_free_r+0x4c>
 800d3e0:	42a3      	cmp	r3, r4
 800d3e2:	d9fa      	bls.n	800d3da <_free_r+0x42>
 800d3e4:	6811      	ldr	r1, [r2, #0]
 800d3e6:	1850      	adds	r0, r2, r1
 800d3e8:	42a0      	cmp	r0, r4
 800d3ea:	d10b      	bne.n	800d404 <_free_r+0x6c>
 800d3ec:	6820      	ldr	r0, [r4, #0]
 800d3ee:	4401      	add	r1, r0
 800d3f0:	1850      	adds	r0, r2, r1
 800d3f2:	6011      	str	r1, [r2, #0]
 800d3f4:	4283      	cmp	r3, r0
 800d3f6:	d1e0      	bne.n	800d3ba <_free_r+0x22>
 800d3f8:	6818      	ldr	r0, [r3, #0]
 800d3fa:	685b      	ldr	r3, [r3, #4]
 800d3fc:	4408      	add	r0, r1
 800d3fe:	6053      	str	r3, [r2, #4]
 800d400:	6010      	str	r0, [r2, #0]
 800d402:	e7da      	b.n	800d3ba <_free_r+0x22>
 800d404:	d902      	bls.n	800d40c <_free_r+0x74>
 800d406:	230c      	movs	r3, #12
 800d408:	602b      	str	r3, [r5, #0]
 800d40a:	e7d6      	b.n	800d3ba <_free_r+0x22>
 800d40c:	6820      	ldr	r0, [r4, #0]
 800d40e:	1821      	adds	r1, r4, r0
 800d410:	428b      	cmp	r3, r1
 800d412:	bf02      	ittt	eq
 800d414:	6819      	ldreq	r1, [r3, #0]
 800d416:	685b      	ldreq	r3, [r3, #4]
 800d418:	1809      	addeq	r1, r1, r0
 800d41a:	6063      	str	r3, [r4, #4]
 800d41c:	bf08      	it	eq
 800d41e:	6021      	streq	r1, [r4, #0]
 800d420:	6054      	str	r4, [r2, #4]
 800d422:	e7ca      	b.n	800d3ba <_free_r+0x22>
 800d424:	bd38      	pop	{r3, r4, r5, pc}
 800d426:	bf00      	nop
 800d428:	20001df4 	.word	0x20001df4

0800d42c <malloc>:
 800d42c:	4b02      	ldr	r3, [pc, #8]	@ (800d438 <malloc+0xc>)
 800d42e:	4601      	mov	r1, r0
 800d430:	6818      	ldr	r0, [r3, #0]
 800d432:	f000 b825 	b.w	800d480 <_malloc_r>
 800d436:	bf00      	nop
 800d438:	2000001c 	.word	0x2000001c

0800d43c <sbrk_aligned>:
 800d43c:	b570      	push	{r4, r5, r6, lr}
 800d43e:	4e0f      	ldr	r6, [pc, #60]	@ (800d47c <sbrk_aligned+0x40>)
 800d440:	460c      	mov	r4, r1
 800d442:	4605      	mov	r5, r0
 800d444:	6831      	ldr	r1, [r6, #0]
 800d446:	b911      	cbnz	r1, 800d44e <sbrk_aligned+0x12>
 800d448:	f001 ffee 	bl	800f428 <_sbrk_r>
 800d44c:	6030      	str	r0, [r6, #0]
 800d44e:	4621      	mov	r1, r4
 800d450:	4628      	mov	r0, r5
 800d452:	f001 ffe9 	bl	800f428 <_sbrk_r>
 800d456:	1c43      	adds	r3, r0, #1
 800d458:	d103      	bne.n	800d462 <sbrk_aligned+0x26>
 800d45a:	f04f 34ff 	mov.w	r4, #4294967295
 800d45e:	4620      	mov	r0, r4
 800d460:	bd70      	pop	{r4, r5, r6, pc}
 800d462:	1cc4      	adds	r4, r0, #3
 800d464:	f024 0403 	bic.w	r4, r4, #3
 800d468:	42a0      	cmp	r0, r4
 800d46a:	d0f8      	beq.n	800d45e <sbrk_aligned+0x22>
 800d46c:	1a21      	subs	r1, r4, r0
 800d46e:	4628      	mov	r0, r5
 800d470:	f001 ffda 	bl	800f428 <_sbrk_r>
 800d474:	3001      	adds	r0, #1
 800d476:	d1f2      	bne.n	800d45e <sbrk_aligned+0x22>
 800d478:	e7ef      	b.n	800d45a <sbrk_aligned+0x1e>
 800d47a:	bf00      	nop
 800d47c:	20001df0 	.word	0x20001df0

0800d480 <_malloc_r>:
 800d480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d484:	1ccd      	adds	r5, r1, #3
 800d486:	4606      	mov	r6, r0
 800d488:	f025 0503 	bic.w	r5, r5, #3
 800d48c:	3508      	adds	r5, #8
 800d48e:	2d0c      	cmp	r5, #12
 800d490:	bf38      	it	cc
 800d492:	250c      	movcc	r5, #12
 800d494:	2d00      	cmp	r5, #0
 800d496:	db01      	blt.n	800d49c <_malloc_r+0x1c>
 800d498:	42a9      	cmp	r1, r5
 800d49a:	d904      	bls.n	800d4a6 <_malloc_r+0x26>
 800d49c:	230c      	movs	r3, #12
 800d49e:	6033      	str	r3, [r6, #0]
 800d4a0:	2000      	movs	r0, #0
 800d4a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d57c <_malloc_r+0xfc>
 800d4aa:	f000 f869 	bl	800d580 <__malloc_lock>
 800d4ae:	f8d8 3000 	ldr.w	r3, [r8]
 800d4b2:	461c      	mov	r4, r3
 800d4b4:	bb44      	cbnz	r4, 800d508 <_malloc_r+0x88>
 800d4b6:	4629      	mov	r1, r5
 800d4b8:	4630      	mov	r0, r6
 800d4ba:	f7ff ffbf 	bl	800d43c <sbrk_aligned>
 800d4be:	1c43      	adds	r3, r0, #1
 800d4c0:	4604      	mov	r4, r0
 800d4c2:	d158      	bne.n	800d576 <_malloc_r+0xf6>
 800d4c4:	f8d8 4000 	ldr.w	r4, [r8]
 800d4c8:	4627      	mov	r7, r4
 800d4ca:	2f00      	cmp	r7, #0
 800d4cc:	d143      	bne.n	800d556 <_malloc_r+0xd6>
 800d4ce:	2c00      	cmp	r4, #0
 800d4d0:	d04b      	beq.n	800d56a <_malloc_r+0xea>
 800d4d2:	6823      	ldr	r3, [r4, #0]
 800d4d4:	4639      	mov	r1, r7
 800d4d6:	4630      	mov	r0, r6
 800d4d8:	eb04 0903 	add.w	r9, r4, r3
 800d4dc:	f001 ffa4 	bl	800f428 <_sbrk_r>
 800d4e0:	4581      	cmp	r9, r0
 800d4e2:	d142      	bne.n	800d56a <_malloc_r+0xea>
 800d4e4:	6821      	ldr	r1, [r4, #0]
 800d4e6:	4630      	mov	r0, r6
 800d4e8:	1a6d      	subs	r5, r5, r1
 800d4ea:	4629      	mov	r1, r5
 800d4ec:	f7ff ffa6 	bl	800d43c <sbrk_aligned>
 800d4f0:	3001      	adds	r0, #1
 800d4f2:	d03a      	beq.n	800d56a <_malloc_r+0xea>
 800d4f4:	6823      	ldr	r3, [r4, #0]
 800d4f6:	442b      	add	r3, r5
 800d4f8:	6023      	str	r3, [r4, #0]
 800d4fa:	f8d8 3000 	ldr.w	r3, [r8]
 800d4fe:	685a      	ldr	r2, [r3, #4]
 800d500:	bb62      	cbnz	r2, 800d55c <_malloc_r+0xdc>
 800d502:	f8c8 7000 	str.w	r7, [r8]
 800d506:	e00f      	b.n	800d528 <_malloc_r+0xa8>
 800d508:	6822      	ldr	r2, [r4, #0]
 800d50a:	1b52      	subs	r2, r2, r5
 800d50c:	d420      	bmi.n	800d550 <_malloc_r+0xd0>
 800d50e:	2a0b      	cmp	r2, #11
 800d510:	d917      	bls.n	800d542 <_malloc_r+0xc2>
 800d512:	1961      	adds	r1, r4, r5
 800d514:	42a3      	cmp	r3, r4
 800d516:	6025      	str	r5, [r4, #0]
 800d518:	bf18      	it	ne
 800d51a:	6059      	strne	r1, [r3, #4]
 800d51c:	6863      	ldr	r3, [r4, #4]
 800d51e:	bf08      	it	eq
 800d520:	f8c8 1000 	streq.w	r1, [r8]
 800d524:	5162      	str	r2, [r4, r5]
 800d526:	604b      	str	r3, [r1, #4]
 800d528:	4630      	mov	r0, r6
 800d52a:	f000 f82f 	bl	800d58c <__malloc_unlock>
 800d52e:	f104 000b 	add.w	r0, r4, #11
 800d532:	1d23      	adds	r3, r4, #4
 800d534:	f020 0007 	bic.w	r0, r0, #7
 800d538:	1ac2      	subs	r2, r0, r3
 800d53a:	bf1c      	itt	ne
 800d53c:	1a1b      	subne	r3, r3, r0
 800d53e:	50a3      	strne	r3, [r4, r2]
 800d540:	e7af      	b.n	800d4a2 <_malloc_r+0x22>
 800d542:	6862      	ldr	r2, [r4, #4]
 800d544:	42a3      	cmp	r3, r4
 800d546:	bf0c      	ite	eq
 800d548:	f8c8 2000 	streq.w	r2, [r8]
 800d54c:	605a      	strne	r2, [r3, #4]
 800d54e:	e7eb      	b.n	800d528 <_malloc_r+0xa8>
 800d550:	4623      	mov	r3, r4
 800d552:	6864      	ldr	r4, [r4, #4]
 800d554:	e7ae      	b.n	800d4b4 <_malloc_r+0x34>
 800d556:	463c      	mov	r4, r7
 800d558:	687f      	ldr	r7, [r7, #4]
 800d55a:	e7b6      	b.n	800d4ca <_malloc_r+0x4a>
 800d55c:	461a      	mov	r2, r3
 800d55e:	685b      	ldr	r3, [r3, #4]
 800d560:	42a3      	cmp	r3, r4
 800d562:	d1fb      	bne.n	800d55c <_malloc_r+0xdc>
 800d564:	2300      	movs	r3, #0
 800d566:	6053      	str	r3, [r2, #4]
 800d568:	e7de      	b.n	800d528 <_malloc_r+0xa8>
 800d56a:	230c      	movs	r3, #12
 800d56c:	4630      	mov	r0, r6
 800d56e:	6033      	str	r3, [r6, #0]
 800d570:	f000 f80c 	bl	800d58c <__malloc_unlock>
 800d574:	e794      	b.n	800d4a0 <_malloc_r+0x20>
 800d576:	6005      	str	r5, [r0, #0]
 800d578:	e7d6      	b.n	800d528 <_malloc_r+0xa8>
 800d57a:	bf00      	nop
 800d57c:	20001df4 	.word	0x20001df4

0800d580 <__malloc_lock>:
 800d580:	4801      	ldr	r0, [pc, #4]	@ (800d588 <__malloc_lock+0x8>)
 800d582:	f7ff b8a0 	b.w	800c6c6 <__retarget_lock_acquire_recursive>
 800d586:	bf00      	nop
 800d588:	20001dec 	.word	0x20001dec

0800d58c <__malloc_unlock>:
 800d58c:	4801      	ldr	r0, [pc, #4]	@ (800d594 <__malloc_unlock+0x8>)
 800d58e:	f7ff b89b 	b.w	800c6c8 <__retarget_lock_release_recursive>
 800d592:	bf00      	nop
 800d594:	20001dec 	.word	0x20001dec

0800d598 <_Balloc>:
 800d598:	b570      	push	{r4, r5, r6, lr}
 800d59a:	69c6      	ldr	r6, [r0, #28]
 800d59c:	4604      	mov	r4, r0
 800d59e:	460d      	mov	r5, r1
 800d5a0:	b976      	cbnz	r6, 800d5c0 <_Balloc+0x28>
 800d5a2:	2010      	movs	r0, #16
 800d5a4:	f7ff ff42 	bl	800d42c <malloc>
 800d5a8:	4602      	mov	r2, r0
 800d5aa:	61e0      	str	r0, [r4, #28]
 800d5ac:	b920      	cbnz	r0, 800d5b8 <_Balloc+0x20>
 800d5ae:	4b18      	ldr	r3, [pc, #96]	@ (800d610 <_Balloc+0x78>)
 800d5b0:	216b      	movs	r1, #107	@ 0x6b
 800d5b2:	4818      	ldr	r0, [pc, #96]	@ (800d614 <_Balloc+0x7c>)
 800d5b4:	f001 ff60 	bl	800f478 <__assert_func>
 800d5b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d5bc:	6006      	str	r6, [r0, #0]
 800d5be:	60c6      	str	r6, [r0, #12]
 800d5c0:	69e6      	ldr	r6, [r4, #28]
 800d5c2:	68f3      	ldr	r3, [r6, #12]
 800d5c4:	b183      	cbz	r3, 800d5e8 <_Balloc+0x50>
 800d5c6:	69e3      	ldr	r3, [r4, #28]
 800d5c8:	68db      	ldr	r3, [r3, #12]
 800d5ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d5ce:	b9b8      	cbnz	r0, 800d600 <_Balloc+0x68>
 800d5d0:	2101      	movs	r1, #1
 800d5d2:	4620      	mov	r0, r4
 800d5d4:	fa01 f605 	lsl.w	r6, r1, r5
 800d5d8:	1d72      	adds	r2, r6, #5
 800d5da:	0092      	lsls	r2, r2, #2
 800d5dc:	f001 ff6a 	bl	800f4b4 <_calloc_r>
 800d5e0:	b160      	cbz	r0, 800d5fc <_Balloc+0x64>
 800d5e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d5e6:	e00e      	b.n	800d606 <_Balloc+0x6e>
 800d5e8:	2221      	movs	r2, #33	@ 0x21
 800d5ea:	2104      	movs	r1, #4
 800d5ec:	4620      	mov	r0, r4
 800d5ee:	f001 ff61 	bl	800f4b4 <_calloc_r>
 800d5f2:	69e3      	ldr	r3, [r4, #28]
 800d5f4:	60f0      	str	r0, [r6, #12]
 800d5f6:	68db      	ldr	r3, [r3, #12]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d1e4      	bne.n	800d5c6 <_Balloc+0x2e>
 800d5fc:	2000      	movs	r0, #0
 800d5fe:	bd70      	pop	{r4, r5, r6, pc}
 800d600:	6802      	ldr	r2, [r0, #0]
 800d602:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d606:	2300      	movs	r3, #0
 800d608:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d60c:	e7f7      	b.n	800d5fe <_Balloc+0x66>
 800d60e:	bf00      	nop
 800d610:	0800fef2 	.word	0x0800fef2
 800d614:	0800ff72 	.word	0x0800ff72

0800d618 <_Bfree>:
 800d618:	b570      	push	{r4, r5, r6, lr}
 800d61a:	69c6      	ldr	r6, [r0, #28]
 800d61c:	4605      	mov	r5, r0
 800d61e:	460c      	mov	r4, r1
 800d620:	b976      	cbnz	r6, 800d640 <_Bfree+0x28>
 800d622:	2010      	movs	r0, #16
 800d624:	f7ff ff02 	bl	800d42c <malloc>
 800d628:	4602      	mov	r2, r0
 800d62a:	61e8      	str	r0, [r5, #28]
 800d62c:	b920      	cbnz	r0, 800d638 <_Bfree+0x20>
 800d62e:	4b09      	ldr	r3, [pc, #36]	@ (800d654 <_Bfree+0x3c>)
 800d630:	218f      	movs	r1, #143	@ 0x8f
 800d632:	4809      	ldr	r0, [pc, #36]	@ (800d658 <_Bfree+0x40>)
 800d634:	f001 ff20 	bl	800f478 <__assert_func>
 800d638:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d63c:	6006      	str	r6, [r0, #0]
 800d63e:	60c6      	str	r6, [r0, #12]
 800d640:	b13c      	cbz	r4, 800d652 <_Bfree+0x3a>
 800d642:	69eb      	ldr	r3, [r5, #28]
 800d644:	6862      	ldr	r2, [r4, #4]
 800d646:	68db      	ldr	r3, [r3, #12]
 800d648:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d64c:	6021      	str	r1, [r4, #0]
 800d64e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d652:	bd70      	pop	{r4, r5, r6, pc}
 800d654:	0800fef2 	.word	0x0800fef2
 800d658:	0800ff72 	.word	0x0800ff72

0800d65c <__multadd>:
 800d65c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d660:	f101 0c14 	add.w	ip, r1, #20
 800d664:	4607      	mov	r7, r0
 800d666:	460c      	mov	r4, r1
 800d668:	461e      	mov	r6, r3
 800d66a:	690d      	ldr	r5, [r1, #16]
 800d66c:	2000      	movs	r0, #0
 800d66e:	f8dc 3000 	ldr.w	r3, [ip]
 800d672:	3001      	adds	r0, #1
 800d674:	b299      	uxth	r1, r3
 800d676:	4285      	cmp	r5, r0
 800d678:	fb02 6101 	mla	r1, r2, r1, r6
 800d67c:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d680:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800d684:	b289      	uxth	r1, r1
 800d686:	fb02 3306 	mla	r3, r2, r6, r3
 800d68a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d68e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d692:	f84c 1b04 	str.w	r1, [ip], #4
 800d696:	dcea      	bgt.n	800d66e <__multadd+0x12>
 800d698:	b30e      	cbz	r6, 800d6de <__multadd+0x82>
 800d69a:	68a3      	ldr	r3, [r4, #8]
 800d69c:	42ab      	cmp	r3, r5
 800d69e:	dc19      	bgt.n	800d6d4 <__multadd+0x78>
 800d6a0:	6861      	ldr	r1, [r4, #4]
 800d6a2:	4638      	mov	r0, r7
 800d6a4:	3101      	adds	r1, #1
 800d6a6:	f7ff ff77 	bl	800d598 <_Balloc>
 800d6aa:	4680      	mov	r8, r0
 800d6ac:	b928      	cbnz	r0, 800d6ba <__multadd+0x5e>
 800d6ae:	4602      	mov	r2, r0
 800d6b0:	4b0c      	ldr	r3, [pc, #48]	@ (800d6e4 <__multadd+0x88>)
 800d6b2:	21ba      	movs	r1, #186	@ 0xba
 800d6b4:	480c      	ldr	r0, [pc, #48]	@ (800d6e8 <__multadd+0x8c>)
 800d6b6:	f001 fedf 	bl	800f478 <__assert_func>
 800d6ba:	6922      	ldr	r2, [r4, #16]
 800d6bc:	f104 010c 	add.w	r1, r4, #12
 800d6c0:	300c      	adds	r0, #12
 800d6c2:	3202      	adds	r2, #2
 800d6c4:	0092      	lsls	r2, r2, #2
 800d6c6:	f001 febf 	bl	800f448 <memcpy>
 800d6ca:	4621      	mov	r1, r4
 800d6cc:	4644      	mov	r4, r8
 800d6ce:	4638      	mov	r0, r7
 800d6d0:	f7ff ffa2 	bl	800d618 <_Bfree>
 800d6d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d6d8:	3501      	adds	r5, #1
 800d6da:	615e      	str	r6, [r3, #20]
 800d6dc:	6125      	str	r5, [r4, #16]
 800d6de:	4620      	mov	r0, r4
 800d6e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6e4:	0800ff61 	.word	0x0800ff61
 800d6e8:	0800ff72 	.word	0x0800ff72

0800d6ec <__s2b>:
 800d6ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6f0:	4615      	mov	r5, r2
 800d6f2:	461f      	mov	r7, r3
 800d6f4:	2209      	movs	r2, #9
 800d6f6:	3308      	adds	r3, #8
 800d6f8:	460c      	mov	r4, r1
 800d6fa:	4606      	mov	r6, r0
 800d6fc:	2100      	movs	r1, #0
 800d6fe:	fb93 f3f2 	sdiv	r3, r3, r2
 800d702:	2201      	movs	r2, #1
 800d704:	429a      	cmp	r2, r3
 800d706:	db09      	blt.n	800d71c <__s2b+0x30>
 800d708:	4630      	mov	r0, r6
 800d70a:	f7ff ff45 	bl	800d598 <_Balloc>
 800d70e:	b940      	cbnz	r0, 800d722 <__s2b+0x36>
 800d710:	4602      	mov	r2, r0
 800d712:	4b19      	ldr	r3, [pc, #100]	@ (800d778 <__s2b+0x8c>)
 800d714:	21d3      	movs	r1, #211	@ 0xd3
 800d716:	4819      	ldr	r0, [pc, #100]	@ (800d77c <__s2b+0x90>)
 800d718:	f001 feae 	bl	800f478 <__assert_func>
 800d71c:	0052      	lsls	r2, r2, #1
 800d71e:	3101      	adds	r1, #1
 800d720:	e7f0      	b.n	800d704 <__s2b+0x18>
 800d722:	9b08      	ldr	r3, [sp, #32]
 800d724:	2d09      	cmp	r5, #9
 800d726:	6143      	str	r3, [r0, #20]
 800d728:	f04f 0301 	mov.w	r3, #1
 800d72c:	6103      	str	r3, [r0, #16]
 800d72e:	dd16      	ble.n	800d75e <__s2b+0x72>
 800d730:	f104 0909 	add.w	r9, r4, #9
 800d734:	442c      	add	r4, r5
 800d736:	46c8      	mov	r8, r9
 800d738:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d73c:	4601      	mov	r1, r0
 800d73e:	220a      	movs	r2, #10
 800d740:	4630      	mov	r0, r6
 800d742:	3b30      	subs	r3, #48	@ 0x30
 800d744:	f7ff ff8a 	bl	800d65c <__multadd>
 800d748:	45a0      	cmp	r8, r4
 800d74a:	d1f5      	bne.n	800d738 <__s2b+0x4c>
 800d74c:	f1a5 0408 	sub.w	r4, r5, #8
 800d750:	444c      	add	r4, r9
 800d752:	1b2d      	subs	r5, r5, r4
 800d754:	1963      	adds	r3, r4, r5
 800d756:	42bb      	cmp	r3, r7
 800d758:	db04      	blt.n	800d764 <__s2b+0x78>
 800d75a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d75e:	340a      	adds	r4, #10
 800d760:	2509      	movs	r5, #9
 800d762:	e7f6      	b.n	800d752 <__s2b+0x66>
 800d764:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d768:	4601      	mov	r1, r0
 800d76a:	220a      	movs	r2, #10
 800d76c:	4630      	mov	r0, r6
 800d76e:	3b30      	subs	r3, #48	@ 0x30
 800d770:	f7ff ff74 	bl	800d65c <__multadd>
 800d774:	e7ee      	b.n	800d754 <__s2b+0x68>
 800d776:	bf00      	nop
 800d778:	0800ff61 	.word	0x0800ff61
 800d77c:	0800ff72 	.word	0x0800ff72

0800d780 <__hi0bits>:
 800d780:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d784:	4603      	mov	r3, r0
 800d786:	bf36      	itet	cc
 800d788:	0403      	lslcc	r3, r0, #16
 800d78a:	2000      	movcs	r0, #0
 800d78c:	2010      	movcc	r0, #16
 800d78e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d792:	bf3c      	itt	cc
 800d794:	021b      	lslcc	r3, r3, #8
 800d796:	3008      	addcc	r0, #8
 800d798:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d79c:	bf3c      	itt	cc
 800d79e:	011b      	lslcc	r3, r3, #4
 800d7a0:	3004      	addcc	r0, #4
 800d7a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7a6:	bf3c      	itt	cc
 800d7a8:	009b      	lslcc	r3, r3, #2
 800d7aa:	3002      	addcc	r0, #2
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	db05      	blt.n	800d7bc <__hi0bits+0x3c>
 800d7b0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d7b4:	f100 0001 	add.w	r0, r0, #1
 800d7b8:	bf08      	it	eq
 800d7ba:	2020      	moveq	r0, #32
 800d7bc:	4770      	bx	lr

0800d7be <__lo0bits>:
 800d7be:	6803      	ldr	r3, [r0, #0]
 800d7c0:	4602      	mov	r2, r0
 800d7c2:	f013 0007 	ands.w	r0, r3, #7
 800d7c6:	d00b      	beq.n	800d7e0 <__lo0bits+0x22>
 800d7c8:	07d9      	lsls	r1, r3, #31
 800d7ca:	d421      	bmi.n	800d810 <__lo0bits+0x52>
 800d7cc:	0798      	lsls	r0, r3, #30
 800d7ce:	bf47      	ittee	mi
 800d7d0:	085b      	lsrmi	r3, r3, #1
 800d7d2:	2001      	movmi	r0, #1
 800d7d4:	089b      	lsrpl	r3, r3, #2
 800d7d6:	2002      	movpl	r0, #2
 800d7d8:	bf4c      	ite	mi
 800d7da:	6013      	strmi	r3, [r2, #0]
 800d7dc:	6013      	strpl	r3, [r2, #0]
 800d7de:	4770      	bx	lr
 800d7e0:	b299      	uxth	r1, r3
 800d7e2:	b909      	cbnz	r1, 800d7e8 <__lo0bits+0x2a>
 800d7e4:	0c1b      	lsrs	r3, r3, #16
 800d7e6:	2010      	movs	r0, #16
 800d7e8:	b2d9      	uxtb	r1, r3
 800d7ea:	b909      	cbnz	r1, 800d7f0 <__lo0bits+0x32>
 800d7ec:	3008      	adds	r0, #8
 800d7ee:	0a1b      	lsrs	r3, r3, #8
 800d7f0:	0719      	lsls	r1, r3, #28
 800d7f2:	bf04      	itt	eq
 800d7f4:	091b      	lsreq	r3, r3, #4
 800d7f6:	3004      	addeq	r0, #4
 800d7f8:	0799      	lsls	r1, r3, #30
 800d7fa:	bf04      	itt	eq
 800d7fc:	089b      	lsreq	r3, r3, #2
 800d7fe:	3002      	addeq	r0, #2
 800d800:	07d9      	lsls	r1, r3, #31
 800d802:	d403      	bmi.n	800d80c <__lo0bits+0x4e>
 800d804:	085b      	lsrs	r3, r3, #1
 800d806:	f100 0001 	add.w	r0, r0, #1
 800d80a:	d003      	beq.n	800d814 <__lo0bits+0x56>
 800d80c:	6013      	str	r3, [r2, #0]
 800d80e:	4770      	bx	lr
 800d810:	2000      	movs	r0, #0
 800d812:	4770      	bx	lr
 800d814:	2020      	movs	r0, #32
 800d816:	4770      	bx	lr

0800d818 <__i2b>:
 800d818:	b510      	push	{r4, lr}
 800d81a:	460c      	mov	r4, r1
 800d81c:	2101      	movs	r1, #1
 800d81e:	f7ff febb 	bl	800d598 <_Balloc>
 800d822:	4602      	mov	r2, r0
 800d824:	b928      	cbnz	r0, 800d832 <__i2b+0x1a>
 800d826:	4b05      	ldr	r3, [pc, #20]	@ (800d83c <__i2b+0x24>)
 800d828:	f240 1145 	movw	r1, #325	@ 0x145
 800d82c:	4804      	ldr	r0, [pc, #16]	@ (800d840 <__i2b+0x28>)
 800d82e:	f001 fe23 	bl	800f478 <__assert_func>
 800d832:	2301      	movs	r3, #1
 800d834:	6144      	str	r4, [r0, #20]
 800d836:	6103      	str	r3, [r0, #16]
 800d838:	bd10      	pop	{r4, pc}
 800d83a:	bf00      	nop
 800d83c:	0800ff61 	.word	0x0800ff61
 800d840:	0800ff72 	.word	0x0800ff72

0800d844 <__multiply>:
 800d844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d848:	4614      	mov	r4, r2
 800d84a:	690a      	ldr	r2, [r1, #16]
 800d84c:	460f      	mov	r7, r1
 800d84e:	b085      	sub	sp, #20
 800d850:	6923      	ldr	r3, [r4, #16]
 800d852:	429a      	cmp	r2, r3
 800d854:	bfa2      	ittt	ge
 800d856:	4623      	movge	r3, r4
 800d858:	460c      	movge	r4, r1
 800d85a:	461f      	movge	r7, r3
 800d85c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d860:	68a3      	ldr	r3, [r4, #8]
 800d862:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800d866:	6861      	ldr	r1, [r4, #4]
 800d868:	eb0a 0609 	add.w	r6, sl, r9
 800d86c:	42b3      	cmp	r3, r6
 800d86e:	bfb8      	it	lt
 800d870:	3101      	addlt	r1, #1
 800d872:	f7ff fe91 	bl	800d598 <_Balloc>
 800d876:	b930      	cbnz	r0, 800d886 <__multiply+0x42>
 800d878:	4602      	mov	r2, r0
 800d87a:	4b45      	ldr	r3, [pc, #276]	@ (800d990 <__multiply+0x14c>)
 800d87c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d880:	4844      	ldr	r0, [pc, #272]	@ (800d994 <__multiply+0x150>)
 800d882:	f001 fdf9 	bl	800f478 <__assert_func>
 800d886:	f100 0514 	add.w	r5, r0, #20
 800d88a:	2200      	movs	r2, #0
 800d88c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d890:	462b      	mov	r3, r5
 800d892:	4543      	cmp	r3, r8
 800d894:	d321      	bcc.n	800d8da <__multiply+0x96>
 800d896:	f107 0114 	add.w	r1, r7, #20
 800d89a:	f104 0214 	add.w	r2, r4, #20
 800d89e:	f104 0715 	add.w	r7, r4, #21
 800d8a2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d8a6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d8aa:	9302      	str	r3, [sp, #8]
 800d8ac:	1b13      	subs	r3, r2, r4
 800d8ae:	3b15      	subs	r3, #21
 800d8b0:	f023 0303 	bic.w	r3, r3, #3
 800d8b4:	3304      	adds	r3, #4
 800d8b6:	42ba      	cmp	r2, r7
 800d8b8:	bf38      	it	cc
 800d8ba:	2304      	movcc	r3, #4
 800d8bc:	9301      	str	r3, [sp, #4]
 800d8be:	9b02      	ldr	r3, [sp, #8]
 800d8c0:	9103      	str	r1, [sp, #12]
 800d8c2:	428b      	cmp	r3, r1
 800d8c4:	d80c      	bhi.n	800d8e0 <__multiply+0x9c>
 800d8c6:	2e00      	cmp	r6, #0
 800d8c8:	dd03      	ble.n	800d8d2 <__multiply+0x8e>
 800d8ca:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d05b      	beq.n	800d98a <__multiply+0x146>
 800d8d2:	6106      	str	r6, [r0, #16]
 800d8d4:	b005      	add	sp, #20
 800d8d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8da:	f843 2b04 	str.w	r2, [r3], #4
 800d8de:	e7d8      	b.n	800d892 <__multiply+0x4e>
 800d8e0:	f8b1 a000 	ldrh.w	sl, [r1]
 800d8e4:	f1ba 0f00 	cmp.w	sl, #0
 800d8e8:	d024      	beq.n	800d934 <__multiply+0xf0>
 800d8ea:	f104 0e14 	add.w	lr, r4, #20
 800d8ee:	46a9      	mov	r9, r5
 800d8f0:	f04f 0c00 	mov.w	ip, #0
 800d8f4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d8f8:	f8d9 3000 	ldr.w	r3, [r9]
 800d8fc:	fa1f fb87 	uxth.w	fp, r7
 800d900:	4572      	cmp	r2, lr
 800d902:	b29b      	uxth	r3, r3
 800d904:	fb0a 330b 	mla	r3, sl, fp, r3
 800d908:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800d90c:	f8d9 7000 	ldr.w	r7, [r9]
 800d910:	4463      	add	r3, ip
 800d912:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d916:	fb0a c70b 	mla	r7, sl, fp, ip
 800d91a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d91e:	b29b      	uxth	r3, r3
 800d920:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d924:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d928:	f849 3b04 	str.w	r3, [r9], #4
 800d92c:	d8e2      	bhi.n	800d8f4 <__multiply+0xb0>
 800d92e:	9b01      	ldr	r3, [sp, #4]
 800d930:	f845 c003 	str.w	ip, [r5, r3]
 800d934:	9b03      	ldr	r3, [sp, #12]
 800d936:	3104      	adds	r1, #4
 800d938:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d93c:	f1b9 0f00 	cmp.w	r9, #0
 800d940:	d021      	beq.n	800d986 <__multiply+0x142>
 800d942:	682b      	ldr	r3, [r5, #0]
 800d944:	f104 0c14 	add.w	ip, r4, #20
 800d948:	46ae      	mov	lr, r5
 800d94a:	f04f 0a00 	mov.w	sl, #0
 800d94e:	f8bc b000 	ldrh.w	fp, [ip]
 800d952:	b29b      	uxth	r3, r3
 800d954:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d958:	fb09 770b 	mla	r7, r9, fp, r7
 800d95c:	4457      	add	r7, sl
 800d95e:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d962:	f84e 3b04 	str.w	r3, [lr], #4
 800d966:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d96a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d96e:	f8be 3000 	ldrh.w	r3, [lr]
 800d972:	4562      	cmp	r2, ip
 800d974:	fb09 330a 	mla	r3, r9, sl, r3
 800d978:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d97c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d980:	d8e5      	bhi.n	800d94e <__multiply+0x10a>
 800d982:	9f01      	ldr	r7, [sp, #4]
 800d984:	51eb      	str	r3, [r5, r7]
 800d986:	3504      	adds	r5, #4
 800d988:	e799      	b.n	800d8be <__multiply+0x7a>
 800d98a:	3e01      	subs	r6, #1
 800d98c:	e79b      	b.n	800d8c6 <__multiply+0x82>
 800d98e:	bf00      	nop
 800d990:	0800ff61 	.word	0x0800ff61
 800d994:	0800ff72 	.word	0x0800ff72

0800d998 <__pow5mult>:
 800d998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d99c:	4615      	mov	r5, r2
 800d99e:	f012 0203 	ands.w	r2, r2, #3
 800d9a2:	4607      	mov	r7, r0
 800d9a4:	460e      	mov	r6, r1
 800d9a6:	d007      	beq.n	800d9b8 <__pow5mult+0x20>
 800d9a8:	3a01      	subs	r2, #1
 800d9aa:	4c25      	ldr	r4, [pc, #148]	@ (800da40 <__pow5mult+0xa8>)
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d9b2:	f7ff fe53 	bl	800d65c <__multadd>
 800d9b6:	4606      	mov	r6, r0
 800d9b8:	10ad      	asrs	r5, r5, #2
 800d9ba:	d03d      	beq.n	800da38 <__pow5mult+0xa0>
 800d9bc:	69fc      	ldr	r4, [r7, #28]
 800d9be:	b97c      	cbnz	r4, 800d9e0 <__pow5mult+0x48>
 800d9c0:	2010      	movs	r0, #16
 800d9c2:	f7ff fd33 	bl	800d42c <malloc>
 800d9c6:	4602      	mov	r2, r0
 800d9c8:	61f8      	str	r0, [r7, #28]
 800d9ca:	b928      	cbnz	r0, 800d9d8 <__pow5mult+0x40>
 800d9cc:	4b1d      	ldr	r3, [pc, #116]	@ (800da44 <__pow5mult+0xac>)
 800d9ce:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d9d2:	481d      	ldr	r0, [pc, #116]	@ (800da48 <__pow5mult+0xb0>)
 800d9d4:	f001 fd50 	bl	800f478 <__assert_func>
 800d9d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d9dc:	6004      	str	r4, [r0, #0]
 800d9de:	60c4      	str	r4, [r0, #12]
 800d9e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d9e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d9e8:	b94c      	cbnz	r4, 800d9fe <__pow5mult+0x66>
 800d9ea:	f240 2171 	movw	r1, #625	@ 0x271
 800d9ee:	4638      	mov	r0, r7
 800d9f0:	f7ff ff12 	bl	800d818 <__i2b>
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	4604      	mov	r4, r0
 800d9f8:	f8c8 0008 	str.w	r0, [r8, #8]
 800d9fc:	6003      	str	r3, [r0, #0]
 800d9fe:	f04f 0900 	mov.w	r9, #0
 800da02:	07eb      	lsls	r3, r5, #31
 800da04:	d50a      	bpl.n	800da1c <__pow5mult+0x84>
 800da06:	4631      	mov	r1, r6
 800da08:	4622      	mov	r2, r4
 800da0a:	4638      	mov	r0, r7
 800da0c:	f7ff ff1a 	bl	800d844 <__multiply>
 800da10:	4680      	mov	r8, r0
 800da12:	4631      	mov	r1, r6
 800da14:	4638      	mov	r0, r7
 800da16:	4646      	mov	r6, r8
 800da18:	f7ff fdfe 	bl	800d618 <_Bfree>
 800da1c:	106d      	asrs	r5, r5, #1
 800da1e:	d00b      	beq.n	800da38 <__pow5mult+0xa0>
 800da20:	6820      	ldr	r0, [r4, #0]
 800da22:	b938      	cbnz	r0, 800da34 <__pow5mult+0x9c>
 800da24:	4622      	mov	r2, r4
 800da26:	4621      	mov	r1, r4
 800da28:	4638      	mov	r0, r7
 800da2a:	f7ff ff0b 	bl	800d844 <__multiply>
 800da2e:	6020      	str	r0, [r4, #0]
 800da30:	f8c0 9000 	str.w	r9, [r0]
 800da34:	4604      	mov	r4, r0
 800da36:	e7e4      	b.n	800da02 <__pow5mult+0x6a>
 800da38:	4630      	mov	r0, r6
 800da3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da3e:	bf00      	nop
 800da40:	0800ffcc 	.word	0x0800ffcc
 800da44:	0800fef2 	.word	0x0800fef2
 800da48:	0800ff72 	.word	0x0800ff72

0800da4c <__lshift>:
 800da4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da50:	460c      	mov	r4, r1
 800da52:	4607      	mov	r7, r0
 800da54:	4691      	mov	r9, r2
 800da56:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800da5a:	6923      	ldr	r3, [r4, #16]
 800da5c:	6849      	ldr	r1, [r1, #4]
 800da5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800da62:	68a3      	ldr	r3, [r4, #8]
 800da64:	f108 0601 	add.w	r6, r8, #1
 800da68:	42b3      	cmp	r3, r6
 800da6a:	db0b      	blt.n	800da84 <__lshift+0x38>
 800da6c:	4638      	mov	r0, r7
 800da6e:	f7ff fd93 	bl	800d598 <_Balloc>
 800da72:	4605      	mov	r5, r0
 800da74:	b948      	cbnz	r0, 800da8a <__lshift+0x3e>
 800da76:	4602      	mov	r2, r0
 800da78:	4b28      	ldr	r3, [pc, #160]	@ (800db1c <__lshift+0xd0>)
 800da7a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800da7e:	4828      	ldr	r0, [pc, #160]	@ (800db20 <__lshift+0xd4>)
 800da80:	f001 fcfa 	bl	800f478 <__assert_func>
 800da84:	3101      	adds	r1, #1
 800da86:	005b      	lsls	r3, r3, #1
 800da88:	e7ee      	b.n	800da68 <__lshift+0x1c>
 800da8a:	2300      	movs	r3, #0
 800da8c:	f100 0114 	add.w	r1, r0, #20
 800da90:	f100 0210 	add.w	r2, r0, #16
 800da94:	4618      	mov	r0, r3
 800da96:	4553      	cmp	r3, sl
 800da98:	db33      	blt.n	800db02 <__lshift+0xb6>
 800da9a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800da9e:	f104 0314 	add.w	r3, r4, #20
 800daa2:	6920      	ldr	r0, [r4, #16]
 800daa4:	f019 091f 	ands.w	r9, r9, #31
 800daa8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800daac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dab0:	d02b      	beq.n	800db0a <__lshift+0xbe>
 800dab2:	f1c9 0e20 	rsb	lr, r9, #32
 800dab6:	468a      	mov	sl, r1
 800dab8:	2200      	movs	r2, #0
 800daba:	6818      	ldr	r0, [r3, #0]
 800dabc:	fa00 f009 	lsl.w	r0, r0, r9
 800dac0:	4310      	orrs	r0, r2
 800dac2:	f84a 0b04 	str.w	r0, [sl], #4
 800dac6:	f853 2b04 	ldr.w	r2, [r3], #4
 800daca:	459c      	cmp	ip, r3
 800dacc:	fa22 f20e 	lsr.w	r2, r2, lr
 800dad0:	d8f3      	bhi.n	800daba <__lshift+0x6e>
 800dad2:	ebac 0304 	sub.w	r3, ip, r4
 800dad6:	f104 0015 	add.w	r0, r4, #21
 800dada:	3b15      	subs	r3, #21
 800dadc:	f023 0303 	bic.w	r3, r3, #3
 800dae0:	3304      	adds	r3, #4
 800dae2:	4584      	cmp	ip, r0
 800dae4:	bf38      	it	cc
 800dae6:	2304      	movcc	r3, #4
 800dae8:	50ca      	str	r2, [r1, r3]
 800daea:	b10a      	cbz	r2, 800daf0 <__lshift+0xa4>
 800daec:	f108 0602 	add.w	r6, r8, #2
 800daf0:	3e01      	subs	r6, #1
 800daf2:	4638      	mov	r0, r7
 800daf4:	4621      	mov	r1, r4
 800daf6:	612e      	str	r6, [r5, #16]
 800daf8:	f7ff fd8e 	bl	800d618 <_Bfree>
 800dafc:	4628      	mov	r0, r5
 800dafe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db02:	3301      	adds	r3, #1
 800db04:	f842 0f04 	str.w	r0, [r2, #4]!
 800db08:	e7c5      	b.n	800da96 <__lshift+0x4a>
 800db0a:	3904      	subs	r1, #4
 800db0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800db10:	459c      	cmp	ip, r3
 800db12:	f841 2f04 	str.w	r2, [r1, #4]!
 800db16:	d8f9      	bhi.n	800db0c <__lshift+0xc0>
 800db18:	e7ea      	b.n	800daf0 <__lshift+0xa4>
 800db1a:	bf00      	nop
 800db1c:	0800ff61 	.word	0x0800ff61
 800db20:	0800ff72 	.word	0x0800ff72

0800db24 <__mcmp>:
 800db24:	4603      	mov	r3, r0
 800db26:	690a      	ldr	r2, [r1, #16]
 800db28:	6900      	ldr	r0, [r0, #16]
 800db2a:	1a80      	subs	r0, r0, r2
 800db2c:	b530      	push	{r4, r5, lr}
 800db2e:	d10e      	bne.n	800db4e <__mcmp+0x2a>
 800db30:	3314      	adds	r3, #20
 800db32:	3114      	adds	r1, #20
 800db34:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800db38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800db3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800db40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800db44:	4295      	cmp	r5, r2
 800db46:	d003      	beq.n	800db50 <__mcmp+0x2c>
 800db48:	d205      	bcs.n	800db56 <__mcmp+0x32>
 800db4a:	f04f 30ff 	mov.w	r0, #4294967295
 800db4e:	bd30      	pop	{r4, r5, pc}
 800db50:	42a3      	cmp	r3, r4
 800db52:	d3f3      	bcc.n	800db3c <__mcmp+0x18>
 800db54:	e7fb      	b.n	800db4e <__mcmp+0x2a>
 800db56:	2001      	movs	r0, #1
 800db58:	e7f9      	b.n	800db4e <__mcmp+0x2a>
	...

0800db5c <__mdiff>:
 800db5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db60:	4689      	mov	r9, r1
 800db62:	4606      	mov	r6, r0
 800db64:	4611      	mov	r1, r2
 800db66:	4614      	mov	r4, r2
 800db68:	4648      	mov	r0, r9
 800db6a:	f7ff ffdb 	bl	800db24 <__mcmp>
 800db6e:	1e05      	subs	r5, r0, #0
 800db70:	d112      	bne.n	800db98 <__mdiff+0x3c>
 800db72:	4629      	mov	r1, r5
 800db74:	4630      	mov	r0, r6
 800db76:	f7ff fd0f 	bl	800d598 <_Balloc>
 800db7a:	4602      	mov	r2, r0
 800db7c:	b928      	cbnz	r0, 800db8a <__mdiff+0x2e>
 800db7e:	4b41      	ldr	r3, [pc, #260]	@ (800dc84 <__mdiff+0x128>)
 800db80:	f240 2137 	movw	r1, #567	@ 0x237
 800db84:	4840      	ldr	r0, [pc, #256]	@ (800dc88 <__mdiff+0x12c>)
 800db86:	f001 fc77 	bl	800f478 <__assert_func>
 800db8a:	2301      	movs	r3, #1
 800db8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800db90:	4610      	mov	r0, r2
 800db92:	b003      	add	sp, #12
 800db94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db98:	bfbc      	itt	lt
 800db9a:	464b      	movlt	r3, r9
 800db9c:	46a1      	movlt	r9, r4
 800db9e:	4630      	mov	r0, r6
 800dba0:	bfb8      	it	lt
 800dba2:	2501      	movlt	r5, #1
 800dba4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800dba8:	bfb4      	ite	lt
 800dbaa:	461c      	movlt	r4, r3
 800dbac:	2500      	movge	r5, #0
 800dbae:	f7ff fcf3 	bl	800d598 <_Balloc>
 800dbb2:	4602      	mov	r2, r0
 800dbb4:	b918      	cbnz	r0, 800dbbe <__mdiff+0x62>
 800dbb6:	4b33      	ldr	r3, [pc, #204]	@ (800dc84 <__mdiff+0x128>)
 800dbb8:	f240 2145 	movw	r1, #581	@ 0x245
 800dbbc:	e7e2      	b.n	800db84 <__mdiff+0x28>
 800dbbe:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dbc2:	f104 0e14 	add.w	lr, r4, #20
 800dbc6:	6926      	ldr	r6, [r4, #16]
 800dbc8:	f100 0b14 	add.w	fp, r0, #20
 800dbcc:	60c5      	str	r5, [r0, #12]
 800dbce:	f109 0514 	add.w	r5, r9, #20
 800dbd2:	f109 0310 	add.w	r3, r9, #16
 800dbd6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dbda:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dbde:	46d9      	mov	r9, fp
 800dbe0:	f04f 0c00 	mov.w	ip, #0
 800dbe4:	9301      	str	r3, [sp, #4]
 800dbe6:	9b01      	ldr	r3, [sp, #4]
 800dbe8:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dbec:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dbf0:	4576      	cmp	r6, lr
 800dbf2:	9301      	str	r3, [sp, #4]
 800dbf4:	fa1f f38a 	uxth.w	r3, sl
 800dbf8:	4619      	mov	r1, r3
 800dbfa:	b283      	uxth	r3, r0
 800dbfc:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800dc00:	eba1 0303 	sub.w	r3, r1, r3
 800dc04:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dc08:	4463      	add	r3, ip
 800dc0a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dc0e:	b29b      	uxth	r3, r3
 800dc10:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dc14:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dc18:	f849 3b04 	str.w	r3, [r9], #4
 800dc1c:	d8e3      	bhi.n	800dbe6 <__mdiff+0x8a>
 800dc1e:	1b33      	subs	r3, r6, r4
 800dc20:	3415      	adds	r4, #21
 800dc22:	3b15      	subs	r3, #21
 800dc24:	f023 0303 	bic.w	r3, r3, #3
 800dc28:	3304      	adds	r3, #4
 800dc2a:	42a6      	cmp	r6, r4
 800dc2c:	bf38      	it	cc
 800dc2e:	2304      	movcc	r3, #4
 800dc30:	441d      	add	r5, r3
 800dc32:	445b      	add	r3, fp
 800dc34:	462c      	mov	r4, r5
 800dc36:	461e      	mov	r6, r3
 800dc38:	4544      	cmp	r4, r8
 800dc3a:	d30e      	bcc.n	800dc5a <__mdiff+0xfe>
 800dc3c:	f108 0103 	add.w	r1, r8, #3
 800dc40:	1b49      	subs	r1, r1, r5
 800dc42:	3d03      	subs	r5, #3
 800dc44:	f021 0103 	bic.w	r1, r1, #3
 800dc48:	45a8      	cmp	r8, r5
 800dc4a:	bf38      	it	cc
 800dc4c:	2100      	movcc	r1, #0
 800dc4e:	440b      	add	r3, r1
 800dc50:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dc54:	b199      	cbz	r1, 800dc7e <__mdiff+0x122>
 800dc56:	6117      	str	r7, [r2, #16]
 800dc58:	e79a      	b.n	800db90 <__mdiff+0x34>
 800dc5a:	f854 1b04 	ldr.w	r1, [r4], #4
 800dc5e:	46e6      	mov	lr, ip
 800dc60:	fa1f fc81 	uxth.w	ip, r1
 800dc64:	0c08      	lsrs	r0, r1, #16
 800dc66:	4471      	add	r1, lr
 800dc68:	44f4      	add	ip, lr
 800dc6a:	b289      	uxth	r1, r1
 800dc6c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dc70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dc74:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dc78:	f846 1b04 	str.w	r1, [r6], #4
 800dc7c:	e7dc      	b.n	800dc38 <__mdiff+0xdc>
 800dc7e:	3f01      	subs	r7, #1
 800dc80:	e7e6      	b.n	800dc50 <__mdiff+0xf4>
 800dc82:	bf00      	nop
 800dc84:	0800ff61 	.word	0x0800ff61
 800dc88:	0800ff72 	.word	0x0800ff72

0800dc8c <__ulp>:
 800dc8c:	b082      	sub	sp, #8
 800dc8e:	4b11      	ldr	r3, [pc, #68]	@ (800dcd4 <__ulp+0x48>)
 800dc90:	ed8d 0b00 	vstr	d0, [sp]
 800dc94:	9a01      	ldr	r2, [sp, #4]
 800dc96:	4013      	ands	r3, r2
 800dc98:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	dc08      	bgt.n	800dcb2 <__ulp+0x26>
 800dca0:	425b      	negs	r3, r3
 800dca2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800dca6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dcaa:	da04      	bge.n	800dcb6 <__ulp+0x2a>
 800dcac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800dcb0:	4113      	asrs	r3, r2
 800dcb2:	2200      	movs	r2, #0
 800dcb4:	e008      	b.n	800dcc8 <__ulp+0x3c>
 800dcb6:	f1a2 0314 	sub.w	r3, r2, #20
 800dcba:	2b1e      	cmp	r3, #30
 800dcbc:	bfd6      	itet	le
 800dcbe:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800dcc2:	2201      	movgt	r2, #1
 800dcc4:	40da      	lsrle	r2, r3
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	4619      	mov	r1, r3
 800dcca:	4610      	mov	r0, r2
 800dccc:	ec41 0b10 	vmov	d0, r0, r1
 800dcd0:	b002      	add	sp, #8
 800dcd2:	4770      	bx	lr
 800dcd4:	7ff00000 	.word	0x7ff00000

0800dcd8 <__b2d>:
 800dcd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcdc:	6906      	ldr	r6, [r0, #16]
 800dcde:	f100 0814 	add.w	r8, r0, #20
 800dce2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800dce6:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800dcea:	1f37      	subs	r7, r6, #4
 800dcec:	4610      	mov	r0, r2
 800dcee:	f7ff fd47 	bl	800d780 <__hi0bits>
 800dcf2:	f1c0 0320 	rsb	r3, r0, #32
 800dcf6:	280a      	cmp	r0, #10
 800dcf8:	600b      	str	r3, [r1, #0]
 800dcfa:	491d      	ldr	r1, [pc, #116]	@ (800dd70 <__b2d+0x98>)
 800dcfc:	dc16      	bgt.n	800dd2c <__b2d+0x54>
 800dcfe:	f1c0 0c0b 	rsb	ip, r0, #11
 800dd02:	45b8      	cmp	r8, r7
 800dd04:	f100 0015 	add.w	r0, r0, #21
 800dd08:	fa22 f30c 	lsr.w	r3, r2, ip
 800dd0c:	fa02 f000 	lsl.w	r0, r2, r0
 800dd10:	ea43 0501 	orr.w	r5, r3, r1
 800dd14:	bf34      	ite	cc
 800dd16:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dd1a:	2300      	movcs	r3, #0
 800dd1c:	fa23 f30c 	lsr.w	r3, r3, ip
 800dd20:	4303      	orrs	r3, r0
 800dd22:	461c      	mov	r4, r3
 800dd24:	ec45 4b10 	vmov	d0, r4, r5
 800dd28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd2c:	45b8      	cmp	r8, r7
 800dd2e:	bf3a      	itte	cc
 800dd30:	f1a6 0708 	subcc.w	r7, r6, #8
 800dd34:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dd38:	2300      	movcs	r3, #0
 800dd3a:	380b      	subs	r0, #11
 800dd3c:	d014      	beq.n	800dd68 <__b2d+0x90>
 800dd3e:	f1c0 0120 	rsb	r1, r0, #32
 800dd42:	4082      	lsls	r2, r0
 800dd44:	4547      	cmp	r7, r8
 800dd46:	fa23 f401 	lsr.w	r4, r3, r1
 800dd4a:	fa03 f300 	lsl.w	r3, r3, r0
 800dd4e:	ea42 0204 	orr.w	r2, r2, r4
 800dd52:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800dd56:	bf8c      	ite	hi
 800dd58:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800dd5c:	2200      	movls	r2, #0
 800dd5e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800dd62:	40ca      	lsrs	r2, r1
 800dd64:	4313      	orrs	r3, r2
 800dd66:	e7dc      	b.n	800dd22 <__b2d+0x4a>
 800dd68:	ea42 0501 	orr.w	r5, r2, r1
 800dd6c:	e7d9      	b.n	800dd22 <__b2d+0x4a>
 800dd6e:	bf00      	nop
 800dd70:	3ff00000 	.word	0x3ff00000

0800dd74 <__d2b>:
 800dd74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dd78:	460f      	mov	r7, r1
 800dd7a:	2101      	movs	r1, #1
 800dd7c:	4616      	mov	r6, r2
 800dd7e:	ec59 8b10 	vmov	r8, r9, d0
 800dd82:	f7ff fc09 	bl	800d598 <_Balloc>
 800dd86:	4604      	mov	r4, r0
 800dd88:	b930      	cbnz	r0, 800dd98 <__d2b+0x24>
 800dd8a:	4602      	mov	r2, r0
 800dd8c:	4b23      	ldr	r3, [pc, #140]	@ (800de1c <__d2b+0xa8>)
 800dd8e:	f240 310f 	movw	r1, #783	@ 0x30f
 800dd92:	4823      	ldr	r0, [pc, #140]	@ (800de20 <__d2b+0xac>)
 800dd94:	f001 fb70 	bl	800f478 <__assert_func>
 800dd98:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dd9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dda0:	b10d      	cbz	r5, 800dda6 <__d2b+0x32>
 800dda2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dda6:	9301      	str	r3, [sp, #4]
 800dda8:	f1b8 0300 	subs.w	r3, r8, #0
 800ddac:	d023      	beq.n	800ddf6 <__d2b+0x82>
 800ddae:	4668      	mov	r0, sp
 800ddb0:	9300      	str	r3, [sp, #0]
 800ddb2:	f7ff fd04 	bl	800d7be <__lo0bits>
 800ddb6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ddba:	b1d0      	cbz	r0, 800ddf2 <__d2b+0x7e>
 800ddbc:	f1c0 0320 	rsb	r3, r0, #32
 800ddc0:	fa02 f303 	lsl.w	r3, r2, r3
 800ddc4:	40c2      	lsrs	r2, r0
 800ddc6:	430b      	orrs	r3, r1
 800ddc8:	9201      	str	r2, [sp, #4]
 800ddca:	6163      	str	r3, [r4, #20]
 800ddcc:	9b01      	ldr	r3, [sp, #4]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	61a3      	str	r3, [r4, #24]
 800ddd2:	bf0c      	ite	eq
 800ddd4:	2201      	moveq	r2, #1
 800ddd6:	2202      	movne	r2, #2
 800ddd8:	6122      	str	r2, [r4, #16]
 800ddda:	b1a5      	cbz	r5, 800de06 <__d2b+0x92>
 800dddc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dde0:	4405      	add	r5, r0
 800dde2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dde6:	603d      	str	r5, [r7, #0]
 800dde8:	6030      	str	r0, [r6, #0]
 800ddea:	4620      	mov	r0, r4
 800ddec:	b003      	add	sp, #12
 800ddee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ddf2:	6161      	str	r1, [r4, #20]
 800ddf4:	e7ea      	b.n	800ddcc <__d2b+0x58>
 800ddf6:	a801      	add	r0, sp, #4
 800ddf8:	f7ff fce1 	bl	800d7be <__lo0bits>
 800ddfc:	9b01      	ldr	r3, [sp, #4]
 800ddfe:	3020      	adds	r0, #32
 800de00:	2201      	movs	r2, #1
 800de02:	6163      	str	r3, [r4, #20]
 800de04:	e7e8      	b.n	800ddd8 <__d2b+0x64>
 800de06:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800de0a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800de0e:	6038      	str	r0, [r7, #0]
 800de10:	6918      	ldr	r0, [r3, #16]
 800de12:	f7ff fcb5 	bl	800d780 <__hi0bits>
 800de16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800de1a:	e7e5      	b.n	800dde8 <__d2b+0x74>
 800de1c:	0800ff61 	.word	0x0800ff61
 800de20:	0800ff72 	.word	0x0800ff72

0800de24 <__ratio>:
 800de24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de28:	b085      	sub	sp, #20
 800de2a:	e9cd 1000 	strd	r1, r0, [sp]
 800de2e:	a902      	add	r1, sp, #8
 800de30:	f7ff ff52 	bl	800dcd8 <__b2d>
 800de34:	a903      	add	r1, sp, #12
 800de36:	9800      	ldr	r0, [sp, #0]
 800de38:	ec55 4b10 	vmov	r4, r5, d0
 800de3c:	f7ff ff4c 	bl	800dcd8 <__b2d>
 800de40:	9b01      	ldr	r3, [sp, #4]
 800de42:	462f      	mov	r7, r5
 800de44:	4620      	mov	r0, r4
 800de46:	6919      	ldr	r1, [r3, #16]
 800de48:	9b00      	ldr	r3, [sp, #0]
 800de4a:	691b      	ldr	r3, [r3, #16]
 800de4c:	1ac9      	subs	r1, r1, r3
 800de4e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800de52:	ec5b ab10 	vmov	sl, fp, d0
 800de56:	1a9b      	subs	r3, r3, r2
 800de58:	46d9      	mov	r9, fp
 800de5a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800de5e:	2b00      	cmp	r3, #0
 800de60:	bfcd      	iteet	gt
 800de62:	462a      	movgt	r2, r5
 800de64:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800de68:	465a      	movle	r2, fp
 800de6a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800de6e:	bfd8      	it	le
 800de70:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800de74:	4652      	mov	r2, sl
 800de76:	4639      	mov	r1, r7
 800de78:	464b      	mov	r3, r9
 800de7a:	f7f2 fe19 	bl	8000ab0 <__aeabi_ddiv>
 800de7e:	ec41 0b10 	vmov	d0, r0, r1
 800de82:	b005      	add	sp, #20
 800de84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800de88 <__copybits>:
 800de88:	3901      	subs	r1, #1
 800de8a:	f102 0314 	add.w	r3, r2, #20
 800de8e:	1149      	asrs	r1, r1, #5
 800de90:	b570      	push	{r4, r5, r6, lr}
 800de92:	3101      	adds	r1, #1
 800de94:	6914      	ldr	r4, [r2, #16]
 800de96:	1f05      	subs	r5, r0, #4
 800de98:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800de9c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dea0:	42a3      	cmp	r3, r4
 800dea2:	d30c      	bcc.n	800debe <__copybits+0x36>
 800dea4:	1aa3      	subs	r3, r4, r2
 800dea6:	3211      	adds	r2, #17
 800dea8:	3b11      	subs	r3, #17
 800deaa:	f023 0303 	bic.w	r3, r3, #3
 800deae:	42a2      	cmp	r2, r4
 800deb0:	bf88      	it	hi
 800deb2:	2300      	movhi	r3, #0
 800deb4:	4418      	add	r0, r3
 800deb6:	2300      	movs	r3, #0
 800deb8:	4288      	cmp	r0, r1
 800deba:	d305      	bcc.n	800dec8 <__copybits+0x40>
 800debc:	bd70      	pop	{r4, r5, r6, pc}
 800debe:	f853 6b04 	ldr.w	r6, [r3], #4
 800dec2:	f845 6f04 	str.w	r6, [r5, #4]!
 800dec6:	e7eb      	b.n	800dea0 <__copybits+0x18>
 800dec8:	f840 3b04 	str.w	r3, [r0], #4
 800decc:	e7f4      	b.n	800deb8 <__copybits+0x30>

0800dece <__any_on>:
 800dece:	f100 0214 	add.w	r2, r0, #20
 800ded2:	114b      	asrs	r3, r1, #5
 800ded4:	6900      	ldr	r0, [r0, #16]
 800ded6:	4298      	cmp	r0, r3
 800ded8:	b510      	push	{r4, lr}
 800deda:	db11      	blt.n	800df00 <__any_on+0x32>
 800dedc:	dd0a      	ble.n	800def4 <__any_on+0x26>
 800dede:	f011 011f 	ands.w	r1, r1, #31
 800dee2:	d007      	beq.n	800def4 <__any_on+0x26>
 800dee4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dee8:	fa24 f001 	lsr.w	r0, r4, r1
 800deec:	fa00 f101 	lsl.w	r1, r0, r1
 800def0:	428c      	cmp	r4, r1
 800def2:	d10b      	bne.n	800df0c <__any_on+0x3e>
 800def4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800def8:	4293      	cmp	r3, r2
 800defa:	d803      	bhi.n	800df04 <__any_on+0x36>
 800defc:	2000      	movs	r0, #0
 800defe:	bd10      	pop	{r4, pc}
 800df00:	4603      	mov	r3, r0
 800df02:	e7f7      	b.n	800def4 <__any_on+0x26>
 800df04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800df08:	2900      	cmp	r1, #0
 800df0a:	d0f5      	beq.n	800def8 <__any_on+0x2a>
 800df0c:	2001      	movs	r0, #1
 800df0e:	e7f6      	b.n	800defe <__any_on+0x30>

0800df10 <sulp>:
 800df10:	b570      	push	{r4, r5, r6, lr}
 800df12:	4604      	mov	r4, r0
 800df14:	460d      	mov	r5, r1
 800df16:	4616      	mov	r6, r2
 800df18:	ec45 4b10 	vmov	d0, r4, r5
 800df1c:	f7ff feb6 	bl	800dc8c <__ulp>
 800df20:	ec51 0b10 	vmov	r0, r1, d0
 800df24:	b17e      	cbz	r6, 800df46 <sulp+0x36>
 800df26:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800df2a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800df2e:	2b00      	cmp	r3, #0
 800df30:	dd09      	ble.n	800df46 <sulp+0x36>
 800df32:	051b      	lsls	r3, r3, #20
 800df34:	2400      	movs	r4, #0
 800df36:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800df3a:	4622      	mov	r2, r4
 800df3c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800df40:	462b      	mov	r3, r5
 800df42:	f7f2 fc8b 	bl	800085c <__aeabi_dmul>
 800df46:	ec41 0b10 	vmov	d0, r0, r1
 800df4a:	bd70      	pop	{r4, r5, r6, pc}
 800df4c:	0000      	movs	r0, r0
	...

0800df50 <_strtod_l>:
 800df50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df54:	b09f      	sub	sp, #124	@ 0x7c
 800df56:	460c      	mov	r4, r1
 800df58:	f04f 0a00 	mov.w	sl, #0
 800df5c:	f04f 0b00 	mov.w	fp, #0
 800df60:	9217      	str	r2, [sp, #92]	@ 0x5c
 800df62:	2200      	movs	r2, #0
 800df64:	9005      	str	r0, [sp, #20]
 800df66:	921a      	str	r2, [sp, #104]	@ 0x68
 800df68:	460a      	mov	r2, r1
 800df6a:	9219      	str	r2, [sp, #100]	@ 0x64
 800df6c:	7811      	ldrb	r1, [r2, #0]
 800df6e:	292b      	cmp	r1, #43	@ 0x2b
 800df70:	d04a      	beq.n	800e008 <_strtod_l+0xb8>
 800df72:	d838      	bhi.n	800dfe6 <_strtod_l+0x96>
 800df74:	290d      	cmp	r1, #13
 800df76:	d832      	bhi.n	800dfde <_strtod_l+0x8e>
 800df78:	2908      	cmp	r1, #8
 800df7a:	d832      	bhi.n	800dfe2 <_strtod_l+0x92>
 800df7c:	2900      	cmp	r1, #0
 800df7e:	d03b      	beq.n	800dff8 <_strtod_l+0xa8>
 800df80:	2200      	movs	r2, #0
 800df82:	920b      	str	r2, [sp, #44]	@ 0x2c
 800df84:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800df86:	782a      	ldrb	r2, [r5, #0]
 800df88:	2a30      	cmp	r2, #48	@ 0x30
 800df8a:	f040 80b3 	bne.w	800e0f4 <_strtod_l+0x1a4>
 800df8e:	786a      	ldrb	r2, [r5, #1]
 800df90:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800df94:	2a58      	cmp	r2, #88	@ 0x58
 800df96:	d16e      	bne.n	800e076 <_strtod_l+0x126>
 800df98:	9302      	str	r3, [sp, #8]
 800df9a:	a919      	add	r1, sp, #100	@ 0x64
 800df9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df9e:	4a90      	ldr	r2, [pc, #576]	@ (800e1e0 <_strtod_l+0x290>)
 800dfa0:	9301      	str	r3, [sp, #4]
 800dfa2:	ab1a      	add	r3, sp, #104	@ 0x68
 800dfa4:	9805      	ldr	r0, [sp, #20]
 800dfa6:	9300      	str	r3, [sp, #0]
 800dfa8:	ab1b      	add	r3, sp, #108	@ 0x6c
 800dfaa:	f001 fafd 	bl	800f5a8 <__gethex>
 800dfae:	f010 060f 	ands.w	r6, r0, #15
 800dfb2:	4604      	mov	r4, r0
 800dfb4:	d005      	beq.n	800dfc2 <_strtod_l+0x72>
 800dfb6:	2e06      	cmp	r6, #6
 800dfb8:	d128      	bne.n	800e00c <_strtod_l+0xbc>
 800dfba:	3501      	adds	r5, #1
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	9519      	str	r5, [sp, #100]	@ 0x64
 800dfc0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dfc2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	f040 858e 	bne.w	800eae6 <_strtod_l+0xb96>
 800dfca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dfcc:	b1cb      	cbz	r3, 800e002 <_strtod_l+0xb2>
 800dfce:	4652      	mov	r2, sl
 800dfd0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800dfd4:	ec43 2b10 	vmov	d0, r2, r3
 800dfd8:	b01f      	add	sp, #124	@ 0x7c
 800dfda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfde:	2920      	cmp	r1, #32
 800dfe0:	d1ce      	bne.n	800df80 <_strtod_l+0x30>
 800dfe2:	3201      	adds	r2, #1
 800dfe4:	e7c1      	b.n	800df6a <_strtod_l+0x1a>
 800dfe6:	292d      	cmp	r1, #45	@ 0x2d
 800dfe8:	d1ca      	bne.n	800df80 <_strtod_l+0x30>
 800dfea:	2101      	movs	r1, #1
 800dfec:	910b      	str	r1, [sp, #44]	@ 0x2c
 800dfee:	1c51      	adds	r1, r2, #1
 800dff0:	9119      	str	r1, [sp, #100]	@ 0x64
 800dff2:	7852      	ldrb	r2, [r2, #1]
 800dff4:	2a00      	cmp	r2, #0
 800dff6:	d1c5      	bne.n	800df84 <_strtod_l+0x34>
 800dff8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dffa:	9419      	str	r4, [sp, #100]	@ 0x64
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	f040 8570 	bne.w	800eae2 <_strtod_l+0xb92>
 800e002:	4652      	mov	r2, sl
 800e004:	465b      	mov	r3, fp
 800e006:	e7e5      	b.n	800dfd4 <_strtod_l+0x84>
 800e008:	2100      	movs	r1, #0
 800e00a:	e7ef      	b.n	800dfec <_strtod_l+0x9c>
 800e00c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e00e:	b13a      	cbz	r2, 800e020 <_strtod_l+0xd0>
 800e010:	2135      	movs	r1, #53	@ 0x35
 800e012:	a81c      	add	r0, sp, #112	@ 0x70
 800e014:	f7ff ff38 	bl	800de88 <__copybits>
 800e018:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e01a:	9805      	ldr	r0, [sp, #20]
 800e01c:	f7ff fafc 	bl	800d618 <_Bfree>
 800e020:	3e01      	subs	r6, #1
 800e022:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e024:	2e04      	cmp	r6, #4
 800e026:	d806      	bhi.n	800e036 <_strtod_l+0xe6>
 800e028:	e8df f006 	tbb	[pc, r6]
 800e02c:	201d0314 	.word	0x201d0314
 800e030:	14          	.byte	0x14
 800e031:	00          	.byte	0x00
 800e032:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e036:	05e1      	lsls	r1, r4, #23
 800e038:	bf48      	it	mi
 800e03a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e03e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e042:	0d1b      	lsrs	r3, r3, #20
 800e044:	051b      	lsls	r3, r3, #20
 800e046:	2b00      	cmp	r3, #0
 800e048:	d1bb      	bne.n	800dfc2 <_strtod_l+0x72>
 800e04a:	f7fe fb11 	bl	800c670 <__errno>
 800e04e:	2322      	movs	r3, #34	@ 0x22
 800e050:	6003      	str	r3, [r0, #0]
 800e052:	e7b6      	b.n	800dfc2 <_strtod_l+0x72>
 800e054:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e058:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e05c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e060:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e064:	e7e7      	b.n	800e036 <_strtod_l+0xe6>
 800e066:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800e1e8 <_strtod_l+0x298>
 800e06a:	e7e4      	b.n	800e036 <_strtod_l+0xe6>
 800e06c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e070:	f04f 3aff 	mov.w	sl, #4294967295
 800e074:	e7df      	b.n	800e036 <_strtod_l+0xe6>
 800e076:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e078:	1c5a      	adds	r2, r3, #1
 800e07a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e07c:	785b      	ldrb	r3, [r3, #1]
 800e07e:	2b30      	cmp	r3, #48	@ 0x30
 800e080:	d0f9      	beq.n	800e076 <_strtod_l+0x126>
 800e082:	2b00      	cmp	r3, #0
 800e084:	d09d      	beq.n	800dfc2 <_strtod_l+0x72>
 800e086:	2301      	movs	r3, #1
 800e088:	9309      	str	r3, [sp, #36]	@ 0x24
 800e08a:	220a      	movs	r2, #10
 800e08c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e08e:	930c      	str	r3, [sp, #48]	@ 0x30
 800e090:	2300      	movs	r3, #0
 800e092:	461f      	mov	r7, r3
 800e094:	9308      	str	r3, [sp, #32]
 800e096:	930a      	str	r3, [sp, #40]	@ 0x28
 800e098:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e09a:	7805      	ldrb	r5, [r0, #0]
 800e09c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e0a0:	b2d9      	uxtb	r1, r3
 800e0a2:	2909      	cmp	r1, #9
 800e0a4:	d928      	bls.n	800e0f8 <_strtod_l+0x1a8>
 800e0a6:	2201      	movs	r2, #1
 800e0a8:	494e      	ldr	r1, [pc, #312]	@ (800e1e4 <_strtod_l+0x294>)
 800e0aa:	f001 f9ab 	bl	800f404 <strncmp>
 800e0ae:	2800      	cmp	r0, #0
 800e0b0:	d033      	beq.n	800e11a <_strtod_l+0x1ca>
 800e0b2:	2000      	movs	r0, #0
 800e0b4:	462a      	mov	r2, r5
 800e0b6:	463d      	mov	r5, r7
 800e0b8:	4681      	mov	r9, r0
 800e0ba:	4603      	mov	r3, r0
 800e0bc:	2a65      	cmp	r2, #101	@ 0x65
 800e0be:	d001      	beq.n	800e0c4 <_strtod_l+0x174>
 800e0c0:	2a45      	cmp	r2, #69	@ 0x45
 800e0c2:	d114      	bne.n	800e0ee <_strtod_l+0x19e>
 800e0c4:	b91d      	cbnz	r5, 800e0ce <_strtod_l+0x17e>
 800e0c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e0c8:	4302      	orrs	r2, r0
 800e0ca:	d095      	beq.n	800dff8 <_strtod_l+0xa8>
 800e0cc:	2500      	movs	r5, #0
 800e0ce:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e0d0:	1c62      	adds	r2, r4, #1
 800e0d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800e0d4:	7862      	ldrb	r2, [r4, #1]
 800e0d6:	2a2b      	cmp	r2, #43	@ 0x2b
 800e0d8:	d078      	beq.n	800e1cc <_strtod_l+0x27c>
 800e0da:	2a2d      	cmp	r2, #45	@ 0x2d
 800e0dc:	d07c      	beq.n	800e1d8 <_strtod_l+0x288>
 800e0de:	f04f 0c00 	mov.w	ip, #0
 800e0e2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e0e6:	2909      	cmp	r1, #9
 800e0e8:	f240 8084 	bls.w	800e1f4 <_strtod_l+0x2a4>
 800e0ec:	9419      	str	r4, [sp, #100]	@ 0x64
 800e0ee:	f04f 0800 	mov.w	r8, #0
 800e0f2:	e0a4      	b.n	800e23e <_strtod_l+0x2ee>
 800e0f4:	2300      	movs	r3, #0
 800e0f6:	e7c7      	b.n	800e088 <_strtod_l+0x138>
 800e0f8:	2f08      	cmp	r7, #8
 800e0fa:	f100 0001 	add.w	r0, r0, #1
 800e0fe:	f107 0701 	add.w	r7, r7, #1
 800e102:	bfd5      	itete	le
 800e104:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800e106:	9908      	ldrgt	r1, [sp, #32]
 800e108:	fb02 3301 	mlale	r3, r2, r1, r3
 800e10c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800e110:	bfd4      	ite	le
 800e112:	930a      	strle	r3, [sp, #40]	@ 0x28
 800e114:	9308      	strgt	r3, [sp, #32]
 800e116:	9019      	str	r0, [sp, #100]	@ 0x64
 800e118:	e7be      	b.n	800e098 <_strtod_l+0x148>
 800e11a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e11c:	1c5a      	adds	r2, r3, #1
 800e11e:	9219      	str	r2, [sp, #100]	@ 0x64
 800e120:	785a      	ldrb	r2, [r3, #1]
 800e122:	b37f      	cbz	r7, 800e184 <_strtod_l+0x234>
 800e124:	4681      	mov	r9, r0
 800e126:	463d      	mov	r5, r7
 800e128:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e12c:	2b09      	cmp	r3, #9
 800e12e:	d912      	bls.n	800e156 <_strtod_l+0x206>
 800e130:	2301      	movs	r3, #1
 800e132:	e7c3      	b.n	800e0bc <_strtod_l+0x16c>
 800e134:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e136:	3001      	adds	r0, #1
 800e138:	1c5a      	adds	r2, r3, #1
 800e13a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e13c:	785a      	ldrb	r2, [r3, #1]
 800e13e:	2a30      	cmp	r2, #48	@ 0x30
 800e140:	d0f8      	beq.n	800e134 <_strtod_l+0x1e4>
 800e142:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e146:	2b08      	cmp	r3, #8
 800e148:	f200 84d2 	bhi.w	800eaf0 <_strtod_l+0xba0>
 800e14c:	4681      	mov	r9, r0
 800e14e:	2000      	movs	r0, #0
 800e150:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e152:	4605      	mov	r5, r0
 800e154:	930c      	str	r3, [sp, #48]	@ 0x30
 800e156:	3a30      	subs	r2, #48	@ 0x30
 800e158:	f100 0301 	add.w	r3, r0, #1
 800e15c:	d02a      	beq.n	800e1b4 <_strtod_l+0x264>
 800e15e:	4499      	add	r9, r3
 800e160:	eb00 0c05 	add.w	ip, r0, r5
 800e164:	462b      	mov	r3, r5
 800e166:	210a      	movs	r1, #10
 800e168:	4563      	cmp	r3, ip
 800e16a:	d10d      	bne.n	800e188 <_strtod_l+0x238>
 800e16c:	1c69      	adds	r1, r5, #1
 800e16e:	4401      	add	r1, r0
 800e170:	4428      	add	r0, r5
 800e172:	2808      	cmp	r0, #8
 800e174:	dc16      	bgt.n	800e1a4 <_strtod_l+0x254>
 800e176:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e178:	230a      	movs	r3, #10
 800e17a:	fb03 2300 	mla	r3, r3, r0, r2
 800e17e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e180:	2300      	movs	r3, #0
 800e182:	e018      	b.n	800e1b6 <_strtod_l+0x266>
 800e184:	4638      	mov	r0, r7
 800e186:	e7da      	b.n	800e13e <_strtod_l+0x1ee>
 800e188:	2b08      	cmp	r3, #8
 800e18a:	f103 0301 	add.w	r3, r3, #1
 800e18e:	dc03      	bgt.n	800e198 <_strtod_l+0x248>
 800e190:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e192:	434e      	muls	r6, r1
 800e194:	960a      	str	r6, [sp, #40]	@ 0x28
 800e196:	e7e7      	b.n	800e168 <_strtod_l+0x218>
 800e198:	2b10      	cmp	r3, #16
 800e19a:	bfde      	ittt	le
 800e19c:	9e08      	ldrle	r6, [sp, #32]
 800e19e:	434e      	mulle	r6, r1
 800e1a0:	9608      	strle	r6, [sp, #32]
 800e1a2:	e7e1      	b.n	800e168 <_strtod_l+0x218>
 800e1a4:	280f      	cmp	r0, #15
 800e1a6:	dceb      	bgt.n	800e180 <_strtod_l+0x230>
 800e1a8:	9808      	ldr	r0, [sp, #32]
 800e1aa:	230a      	movs	r3, #10
 800e1ac:	fb03 2300 	mla	r3, r3, r0, r2
 800e1b0:	9308      	str	r3, [sp, #32]
 800e1b2:	e7e5      	b.n	800e180 <_strtod_l+0x230>
 800e1b4:	4629      	mov	r1, r5
 800e1b6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e1b8:	460d      	mov	r5, r1
 800e1ba:	1c50      	adds	r0, r2, #1
 800e1bc:	9019      	str	r0, [sp, #100]	@ 0x64
 800e1be:	4618      	mov	r0, r3
 800e1c0:	7852      	ldrb	r2, [r2, #1]
 800e1c2:	e7b1      	b.n	800e128 <_strtod_l+0x1d8>
 800e1c4:	f04f 0900 	mov.w	r9, #0
 800e1c8:	2301      	movs	r3, #1
 800e1ca:	e77c      	b.n	800e0c6 <_strtod_l+0x176>
 800e1cc:	f04f 0c00 	mov.w	ip, #0
 800e1d0:	1ca2      	adds	r2, r4, #2
 800e1d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800e1d4:	78a2      	ldrb	r2, [r4, #2]
 800e1d6:	e784      	b.n	800e0e2 <_strtod_l+0x192>
 800e1d8:	f04f 0c01 	mov.w	ip, #1
 800e1dc:	e7f8      	b.n	800e1d0 <_strtod_l+0x280>
 800e1de:	bf00      	nop
 800e1e0:	080100e0 	.word	0x080100e0
 800e1e4:	080100c8 	.word	0x080100c8
 800e1e8:	7ff00000 	.word	0x7ff00000
 800e1ec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e1ee:	1c51      	adds	r1, r2, #1
 800e1f0:	9119      	str	r1, [sp, #100]	@ 0x64
 800e1f2:	7852      	ldrb	r2, [r2, #1]
 800e1f4:	2a30      	cmp	r2, #48	@ 0x30
 800e1f6:	d0f9      	beq.n	800e1ec <_strtod_l+0x29c>
 800e1f8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e1fc:	2908      	cmp	r1, #8
 800e1fe:	f63f af76 	bhi.w	800e0ee <_strtod_l+0x19e>
 800e202:	3a30      	subs	r2, #48	@ 0x30
 800e204:	f04f 080a 	mov.w	r8, #10
 800e208:	920e      	str	r2, [sp, #56]	@ 0x38
 800e20a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e20c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e20e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e210:	1c56      	adds	r6, r2, #1
 800e212:	9619      	str	r6, [sp, #100]	@ 0x64
 800e214:	7852      	ldrb	r2, [r2, #1]
 800e216:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e21a:	f1be 0f09 	cmp.w	lr, #9
 800e21e:	d939      	bls.n	800e294 <_strtod_l+0x344>
 800e220:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e222:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e226:	1a76      	subs	r6, r6, r1
 800e228:	2e08      	cmp	r6, #8
 800e22a:	dc03      	bgt.n	800e234 <_strtod_l+0x2e4>
 800e22c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e22e:	4588      	cmp	r8, r1
 800e230:	bfa8      	it	ge
 800e232:	4688      	movge	r8, r1
 800e234:	f1bc 0f00 	cmp.w	ip, #0
 800e238:	d001      	beq.n	800e23e <_strtod_l+0x2ee>
 800e23a:	f1c8 0800 	rsb	r8, r8, #0
 800e23e:	2d00      	cmp	r5, #0
 800e240:	d14e      	bne.n	800e2e0 <_strtod_l+0x390>
 800e242:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e244:	4308      	orrs	r0, r1
 800e246:	f47f aebc 	bne.w	800dfc2 <_strtod_l+0x72>
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	f47f aed4 	bne.w	800dff8 <_strtod_l+0xa8>
 800e250:	2a69      	cmp	r2, #105	@ 0x69
 800e252:	d028      	beq.n	800e2a6 <_strtod_l+0x356>
 800e254:	dc25      	bgt.n	800e2a2 <_strtod_l+0x352>
 800e256:	2a49      	cmp	r2, #73	@ 0x49
 800e258:	d025      	beq.n	800e2a6 <_strtod_l+0x356>
 800e25a:	2a4e      	cmp	r2, #78	@ 0x4e
 800e25c:	f47f aecc 	bne.w	800dff8 <_strtod_l+0xa8>
 800e260:	499b      	ldr	r1, [pc, #620]	@ (800e4d0 <_strtod_l+0x580>)
 800e262:	a819      	add	r0, sp, #100	@ 0x64
 800e264:	f001 fbc0 	bl	800f9e8 <__match>
 800e268:	2800      	cmp	r0, #0
 800e26a:	f43f aec5 	beq.w	800dff8 <_strtod_l+0xa8>
 800e26e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e270:	781b      	ldrb	r3, [r3, #0]
 800e272:	2b28      	cmp	r3, #40	@ 0x28
 800e274:	d12e      	bne.n	800e2d4 <_strtod_l+0x384>
 800e276:	aa1c      	add	r2, sp, #112	@ 0x70
 800e278:	4996      	ldr	r1, [pc, #600]	@ (800e4d4 <_strtod_l+0x584>)
 800e27a:	a819      	add	r0, sp, #100	@ 0x64
 800e27c:	f001 fbc8 	bl	800fa10 <__hexnan>
 800e280:	2805      	cmp	r0, #5
 800e282:	d127      	bne.n	800e2d4 <_strtod_l+0x384>
 800e284:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e286:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e28a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e28e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e292:	e696      	b.n	800dfc2 <_strtod_l+0x72>
 800e294:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e296:	fb08 2101 	mla	r1, r8, r1, r2
 800e29a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e29e:	920e      	str	r2, [sp, #56]	@ 0x38
 800e2a0:	e7b5      	b.n	800e20e <_strtod_l+0x2be>
 800e2a2:	2a6e      	cmp	r2, #110	@ 0x6e
 800e2a4:	e7da      	b.n	800e25c <_strtod_l+0x30c>
 800e2a6:	498c      	ldr	r1, [pc, #560]	@ (800e4d8 <_strtod_l+0x588>)
 800e2a8:	a819      	add	r0, sp, #100	@ 0x64
 800e2aa:	f001 fb9d 	bl	800f9e8 <__match>
 800e2ae:	2800      	cmp	r0, #0
 800e2b0:	f43f aea2 	beq.w	800dff8 <_strtod_l+0xa8>
 800e2b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e2b6:	a819      	add	r0, sp, #100	@ 0x64
 800e2b8:	4988      	ldr	r1, [pc, #544]	@ (800e4dc <_strtod_l+0x58c>)
 800e2ba:	3b01      	subs	r3, #1
 800e2bc:	9319      	str	r3, [sp, #100]	@ 0x64
 800e2be:	f001 fb93 	bl	800f9e8 <__match>
 800e2c2:	b910      	cbnz	r0, 800e2ca <_strtod_l+0x37a>
 800e2c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e2c6:	3301      	adds	r3, #1
 800e2c8:	9319      	str	r3, [sp, #100]	@ 0x64
 800e2ca:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800e4ec <_strtod_l+0x59c>
 800e2ce:	f04f 0a00 	mov.w	sl, #0
 800e2d2:	e676      	b.n	800dfc2 <_strtod_l+0x72>
 800e2d4:	4882      	ldr	r0, [pc, #520]	@ (800e4e0 <_strtod_l+0x590>)
 800e2d6:	f001 f8c7 	bl	800f468 <nan>
 800e2da:	ec5b ab10 	vmov	sl, fp, d0
 800e2de:	e670      	b.n	800dfc2 <_strtod_l+0x72>
 800e2e0:	eba8 0309 	sub.w	r3, r8, r9
 800e2e4:	2f00      	cmp	r7, #0
 800e2e6:	bf08      	it	eq
 800e2e8:	462f      	moveq	r7, r5
 800e2ea:	2d10      	cmp	r5, #16
 800e2ec:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e2ee:	462c      	mov	r4, r5
 800e2f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2f2:	bfa8      	it	ge
 800e2f4:	2410      	movge	r4, #16
 800e2f6:	f7f2 fa37 	bl	8000768 <__aeabi_ui2d>
 800e2fa:	2d09      	cmp	r5, #9
 800e2fc:	4682      	mov	sl, r0
 800e2fe:	468b      	mov	fp, r1
 800e300:	dc13      	bgt.n	800e32a <_strtod_l+0x3da>
 800e302:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e304:	2b00      	cmp	r3, #0
 800e306:	f43f ae5c 	beq.w	800dfc2 <_strtod_l+0x72>
 800e30a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e30c:	dd78      	ble.n	800e400 <_strtod_l+0x4b0>
 800e30e:	2b16      	cmp	r3, #22
 800e310:	dc5f      	bgt.n	800e3d2 <_strtod_l+0x482>
 800e312:	4974      	ldr	r1, [pc, #464]	@ (800e4e4 <_strtod_l+0x594>)
 800e314:	4652      	mov	r2, sl
 800e316:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e31a:	465b      	mov	r3, fp
 800e31c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e320:	f7f2 fa9c 	bl	800085c <__aeabi_dmul>
 800e324:	4682      	mov	sl, r0
 800e326:	468b      	mov	fp, r1
 800e328:	e64b      	b.n	800dfc2 <_strtod_l+0x72>
 800e32a:	4b6e      	ldr	r3, [pc, #440]	@ (800e4e4 <_strtod_l+0x594>)
 800e32c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e330:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e334:	f7f2 fa92 	bl	800085c <__aeabi_dmul>
 800e338:	4682      	mov	sl, r0
 800e33a:	468b      	mov	fp, r1
 800e33c:	9808      	ldr	r0, [sp, #32]
 800e33e:	f7f2 fa13 	bl	8000768 <__aeabi_ui2d>
 800e342:	4602      	mov	r2, r0
 800e344:	460b      	mov	r3, r1
 800e346:	4650      	mov	r0, sl
 800e348:	4659      	mov	r1, fp
 800e34a:	f7f2 f8d1 	bl	80004f0 <__adddf3>
 800e34e:	2d0f      	cmp	r5, #15
 800e350:	4682      	mov	sl, r0
 800e352:	468b      	mov	fp, r1
 800e354:	ddd5      	ble.n	800e302 <_strtod_l+0x3b2>
 800e356:	1b2c      	subs	r4, r5, r4
 800e358:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e35a:	441c      	add	r4, r3
 800e35c:	2c00      	cmp	r4, #0
 800e35e:	f340 8096 	ble.w	800e48e <_strtod_l+0x53e>
 800e362:	f014 030f 	ands.w	r3, r4, #15
 800e366:	d00a      	beq.n	800e37e <_strtod_l+0x42e>
 800e368:	495e      	ldr	r1, [pc, #376]	@ (800e4e4 <_strtod_l+0x594>)
 800e36a:	4652      	mov	r2, sl
 800e36c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e370:	465b      	mov	r3, fp
 800e372:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e376:	f7f2 fa71 	bl	800085c <__aeabi_dmul>
 800e37a:	4682      	mov	sl, r0
 800e37c:	468b      	mov	fp, r1
 800e37e:	f034 040f 	bics.w	r4, r4, #15
 800e382:	d073      	beq.n	800e46c <_strtod_l+0x51c>
 800e384:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e388:	dd48      	ble.n	800e41c <_strtod_l+0x4cc>
 800e38a:	2400      	movs	r4, #0
 800e38c:	46a0      	mov	r8, r4
 800e38e:	46a1      	mov	r9, r4
 800e390:	940a      	str	r4, [sp, #40]	@ 0x28
 800e392:	2322      	movs	r3, #34	@ 0x22
 800e394:	9a05      	ldr	r2, [sp, #20]
 800e396:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800e4ec <_strtod_l+0x59c>
 800e39a:	f04f 0a00 	mov.w	sl, #0
 800e39e:	6013      	str	r3, [r2, #0]
 800e3a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	f43f ae0d 	beq.w	800dfc2 <_strtod_l+0x72>
 800e3a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e3aa:	9805      	ldr	r0, [sp, #20]
 800e3ac:	f7ff f934 	bl	800d618 <_Bfree>
 800e3b0:	4649      	mov	r1, r9
 800e3b2:	9805      	ldr	r0, [sp, #20]
 800e3b4:	f7ff f930 	bl	800d618 <_Bfree>
 800e3b8:	4641      	mov	r1, r8
 800e3ba:	9805      	ldr	r0, [sp, #20]
 800e3bc:	f7ff f92c 	bl	800d618 <_Bfree>
 800e3c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e3c2:	9805      	ldr	r0, [sp, #20]
 800e3c4:	f7ff f928 	bl	800d618 <_Bfree>
 800e3c8:	4621      	mov	r1, r4
 800e3ca:	9805      	ldr	r0, [sp, #20]
 800e3cc:	f7ff f924 	bl	800d618 <_Bfree>
 800e3d0:	e5f7      	b.n	800dfc2 <_strtod_l+0x72>
 800e3d2:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e3d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3d8:	4293      	cmp	r3, r2
 800e3da:	dbbc      	blt.n	800e356 <_strtod_l+0x406>
 800e3dc:	f1c5 050f 	rsb	r5, r5, #15
 800e3e0:	4c40      	ldr	r4, [pc, #256]	@ (800e4e4 <_strtod_l+0x594>)
 800e3e2:	4652      	mov	r2, sl
 800e3e4:	465b      	mov	r3, fp
 800e3e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e3ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e3ee:	f7f2 fa35 	bl	800085c <__aeabi_dmul>
 800e3f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3f4:	1b5d      	subs	r5, r3, r5
 800e3f6:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e3fa:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e3fe:	e78f      	b.n	800e320 <_strtod_l+0x3d0>
 800e400:	3316      	adds	r3, #22
 800e402:	dba8      	blt.n	800e356 <_strtod_l+0x406>
 800e404:	eba9 0808 	sub.w	r8, r9, r8
 800e408:	4b36      	ldr	r3, [pc, #216]	@ (800e4e4 <_strtod_l+0x594>)
 800e40a:	4650      	mov	r0, sl
 800e40c:	4659      	mov	r1, fp
 800e40e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e412:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e416:	f7f2 fb4b 	bl	8000ab0 <__aeabi_ddiv>
 800e41a:	e783      	b.n	800e324 <_strtod_l+0x3d4>
 800e41c:	4b32      	ldr	r3, [pc, #200]	@ (800e4e8 <_strtod_l+0x598>)
 800e41e:	1124      	asrs	r4, r4, #4
 800e420:	4650      	mov	r0, sl
 800e422:	4659      	mov	r1, fp
 800e424:	9308      	str	r3, [sp, #32]
 800e426:	2300      	movs	r3, #0
 800e428:	461e      	mov	r6, r3
 800e42a:	2c01      	cmp	r4, #1
 800e42c:	dc21      	bgt.n	800e472 <_strtod_l+0x522>
 800e42e:	b10b      	cbz	r3, 800e434 <_strtod_l+0x4e4>
 800e430:	4682      	mov	sl, r0
 800e432:	468b      	mov	fp, r1
 800e434:	492c      	ldr	r1, [pc, #176]	@ (800e4e8 <_strtod_l+0x598>)
 800e436:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e43a:	4652      	mov	r2, sl
 800e43c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e440:	465b      	mov	r3, fp
 800e442:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e446:	f7f2 fa09 	bl	800085c <__aeabi_dmul>
 800e44a:	4b28      	ldr	r3, [pc, #160]	@ (800e4ec <_strtod_l+0x59c>)
 800e44c:	460a      	mov	r2, r1
 800e44e:	4682      	mov	sl, r0
 800e450:	400b      	ands	r3, r1
 800e452:	4927      	ldr	r1, [pc, #156]	@ (800e4f0 <_strtod_l+0x5a0>)
 800e454:	428b      	cmp	r3, r1
 800e456:	d898      	bhi.n	800e38a <_strtod_l+0x43a>
 800e458:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e45c:	428b      	cmp	r3, r1
 800e45e:	bf86      	itte	hi
 800e460:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800e4f4 <_strtod_l+0x5a4>
 800e464:	f04f 3aff 	movhi.w	sl, #4294967295
 800e468:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e46c:	2300      	movs	r3, #0
 800e46e:	9308      	str	r3, [sp, #32]
 800e470:	e07a      	b.n	800e568 <_strtod_l+0x618>
 800e472:	07e2      	lsls	r2, r4, #31
 800e474:	d505      	bpl.n	800e482 <_strtod_l+0x532>
 800e476:	9b08      	ldr	r3, [sp, #32]
 800e478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e47c:	f7f2 f9ee 	bl	800085c <__aeabi_dmul>
 800e480:	2301      	movs	r3, #1
 800e482:	9a08      	ldr	r2, [sp, #32]
 800e484:	3601      	adds	r6, #1
 800e486:	1064      	asrs	r4, r4, #1
 800e488:	3208      	adds	r2, #8
 800e48a:	9208      	str	r2, [sp, #32]
 800e48c:	e7cd      	b.n	800e42a <_strtod_l+0x4da>
 800e48e:	d0ed      	beq.n	800e46c <_strtod_l+0x51c>
 800e490:	4264      	negs	r4, r4
 800e492:	f014 020f 	ands.w	r2, r4, #15
 800e496:	d00a      	beq.n	800e4ae <_strtod_l+0x55e>
 800e498:	4b12      	ldr	r3, [pc, #72]	@ (800e4e4 <_strtod_l+0x594>)
 800e49a:	4650      	mov	r0, sl
 800e49c:	4659      	mov	r1, fp
 800e49e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4a6:	f7f2 fb03 	bl	8000ab0 <__aeabi_ddiv>
 800e4aa:	4682      	mov	sl, r0
 800e4ac:	468b      	mov	fp, r1
 800e4ae:	1124      	asrs	r4, r4, #4
 800e4b0:	d0dc      	beq.n	800e46c <_strtod_l+0x51c>
 800e4b2:	2c1f      	cmp	r4, #31
 800e4b4:	dd20      	ble.n	800e4f8 <_strtod_l+0x5a8>
 800e4b6:	2400      	movs	r4, #0
 800e4b8:	46a0      	mov	r8, r4
 800e4ba:	46a1      	mov	r9, r4
 800e4bc:	940a      	str	r4, [sp, #40]	@ 0x28
 800e4be:	2322      	movs	r3, #34	@ 0x22
 800e4c0:	9a05      	ldr	r2, [sp, #20]
 800e4c2:	f04f 0a00 	mov.w	sl, #0
 800e4c6:	f04f 0b00 	mov.w	fp, #0
 800e4ca:	6013      	str	r3, [r2, #0]
 800e4cc:	e768      	b.n	800e3a0 <_strtod_l+0x450>
 800e4ce:	bf00      	nop
 800e4d0:	0800feb9 	.word	0x0800feb9
 800e4d4:	080100cc 	.word	0x080100cc
 800e4d8:	0800feb1 	.word	0x0800feb1
 800e4dc:	0800fee8 	.word	0x0800fee8
 800e4e0:	08010275 	.word	0x08010275
 800e4e4:	08010000 	.word	0x08010000
 800e4e8:	0800ffd8 	.word	0x0800ffd8
 800e4ec:	7ff00000 	.word	0x7ff00000
 800e4f0:	7ca00000 	.word	0x7ca00000
 800e4f4:	7fefffff 	.word	0x7fefffff
 800e4f8:	f014 0310 	ands.w	r3, r4, #16
 800e4fc:	4650      	mov	r0, sl
 800e4fe:	4659      	mov	r1, fp
 800e500:	4ea9      	ldr	r6, [pc, #676]	@ (800e7a8 <_strtod_l+0x858>)
 800e502:	bf18      	it	ne
 800e504:	236a      	movne	r3, #106	@ 0x6a
 800e506:	9308      	str	r3, [sp, #32]
 800e508:	2300      	movs	r3, #0
 800e50a:	07e2      	lsls	r2, r4, #31
 800e50c:	d504      	bpl.n	800e518 <_strtod_l+0x5c8>
 800e50e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e512:	f7f2 f9a3 	bl	800085c <__aeabi_dmul>
 800e516:	2301      	movs	r3, #1
 800e518:	1064      	asrs	r4, r4, #1
 800e51a:	f106 0608 	add.w	r6, r6, #8
 800e51e:	d1f4      	bne.n	800e50a <_strtod_l+0x5ba>
 800e520:	b10b      	cbz	r3, 800e526 <_strtod_l+0x5d6>
 800e522:	4682      	mov	sl, r0
 800e524:	468b      	mov	fp, r1
 800e526:	9b08      	ldr	r3, [sp, #32]
 800e528:	b1b3      	cbz	r3, 800e558 <_strtod_l+0x608>
 800e52a:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e52e:	4659      	mov	r1, fp
 800e530:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e534:	2b00      	cmp	r3, #0
 800e536:	dd0f      	ble.n	800e558 <_strtod_l+0x608>
 800e538:	2b1f      	cmp	r3, #31
 800e53a:	dd55      	ble.n	800e5e8 <_strtod_l+0x698>
 800e53c:	2b34      	cmp	r3, #52	@ 0x34
 800e53e:	f04f 0a00 	mov.w	sl, #0
 800e542:	bfdb      	ittet	le
 800e544:	f04f 33ff 	movle.w	r3, #4294967295
 800e548:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e54c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e550:	4093      	lslle	r3, r2
 800e552:	bfd8      	it	le
 800e554:	ea03 0b01 	andle.w	fp, r3, r1
 800e558:	2200      	movs	r2, #0
 800e55a:	2300      	movs	r3, #0
 800e55c:	4650      	mov	r0, sl
 800e55e:	4659      	mov	r1, fp
 800e560:	f7f2 fbe4 	bl	8000d2c <__aeabi_dcmpeq>
 800e564:	2800      	cmp	r0, #0
 800e566:	d1a6      	bne.n	800e4b6 <_strtod_l+0x566>
 800e568:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e56a:	463a      	mov	r2, r7
 800e56c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e56e:	9300      	str	r3, [sp, #0]
 800e570:	462b      	mov	r3, r5
 800e572:	9805      	ldr	r0, [sp, #20]
 800e574:	f7ff f8ba 	bl	800d6ec <__s2b>
 800e578:	900a      	str	r0, [sp, #40]	@ 0x28
 800e57a:	2800      	cmp	r0, #0
 800e57c:	f43f af05 	beq.w	800e38a <_strtod_l+0x43a>
 800e580:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e582:	eba9 0308 	sub.w	r3, r9, r8
 800e586:	2400      	movs	r4, #0
 800e588:	2a00      	cmp	r2, #0
 800e58a:	46a0      	mov	r8, r4
 800e58c:	bfa8      	it	ge
 800e58e:	2300      	movge	r3, #0
 800e590:	9312      	str	r3, [sp, #72]	@ 0x48
 800e592:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e596:	9316      	str	r3, [sp, #88]	@ 0x58
 800e598:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e59a:	9805      	ldr	r0, [sp, #20]
 800e59c:	6859      	ldr	r1, [r3, #4]
 800e59e:	f7fe fffb 	bl	800d598 <_Balloc>
 800e5a2:	4681      	mov	r9, r0
 800e5a4:	2800      	cmp	r0, #0
 800e5a6:	f43f aef4 	beq.w	800e392 <_strtod_l+0x442>
 800e5aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5ac:	300c      	adds	r0, #12
 800e5ae:	691a      	ldr	r2, [r3, #16]
 800e5b0:	f103 010c 	add.w	r1, r3, #12
 800e5b4:	3202      	adds	r2, #2
 800e5b6:	0092      	lsls	r2, r2, #2
 800e5b8:	f000 ff46 	bl	800f448 <memcpy>
 800e5bc:	aa1c      	add	r2, sp, #112	@ 0x70
 800e5be:	a91b      	add	r1, sp, #108	@ 0x6c
 800e5c0:	9805      	ldr	r0, [sp, #20]
 800e5c2:	ec4b ab10 	vmov	d0, sl, fp
 800e5c6:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e5ca:	f7ff fbd3 	bl	800dd74 <__d2b>
 800e5ce:	901a      	str	r0, [sp, #104]	@ 0x68
 800e5d0:	2800      	cmp	r0, #0
 800e5d2:	f43f aede 	beq.w	800e392 <_strtod_l+0x442>
 800e5d6:	2101      	movs	r1, #1
 800e5d8:	9805      	ldr	r0, [sp, #20]
 800e5da:	f7ff f91d 	bl	800d818 <__i2b>
 800e5de:	4680      	mov	r8, r0
 800e5e0:	b948      	cbnz	r0, 800e5f6 <_strtod_l+0x6a6>
 800e5e2:	f04f 0800 	mov.w	r8, #0
 800e5e6:	e6d4      	b.n	800e392 <_strtod_l+0x442>
 800e5e8:	f04f 32ff 	mov.w	r2, #4294967295
 800e5ec:	fa02 f303 	lsl.w	r3, r2, r3
 800e5f0:	ea03 0a0a 	and.w	sl, r3, sl
 800e5f4:	e7b0      	b.n	800e558 <_strtod_l+0x608>
 800e5f6:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e5f8:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e5fa:	2d00      	cmp	r5, #0
 800e5fc:	bfa9      	itett	ge
 800e5fe:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e600:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e602:	18ef      	addge	r7, r5, r3
 800e604:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e606:	bfb8      	it	lt
 800e608:	1b5e      	sublt	r6, r3, r5
 800e60a:	9b08      	ldr	r3, [sp, #32]
 800e60c:	bfb8      	it	lt
 800e60e:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e610:	1aed      	subs	r5, r5, r3
 800e612:	4b66      	ldr	r3, [pc, #408]	@ (800e7ac <_strtod_l+0x85c>)
 800e614:	4415      	add	r5, r2
 800e616:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e61a:	3d01      	subs	r5, #1
 800e61c:	429d      	cmp	r5, r3
 800e61e:	da4f      	bge.n	800e6c0 <_strtod_l+0x770>
 800e620:	1b5b      	subs	r3, r3, r5
 800e622:	2101      	movs	r1, #1
 800e624:	2b1f      	cmp	r3, #31
 800e626:	eba2 0203 	sub.w	r2, r2, r3
 800e62a:	dc3d      	bgt.n	800e6a8 <_strtod_l+0x758>
 800e62c:	fa01 f303 	lsl.w	r3, r1, r3
 800e630:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e632:	2300      	movs	r3, #0
 800e634:	9310      	str	r3, [sp, #64]	@ 0x40
 800e636:	18bd      	adds	r5, r7, r2
 800e638:	9b08      	ldr	r3, [sp, #32]
 800e63a:	4416      	add	r6, r2
 800e63c:	42af      	cmp	r7, r5
 800e63e:	441e      	add	r6, r3
 800e640:	463b      	mov	r3, r7
 800e642:	bfa8      	it	ge
 800e644:	462b      	movge	r3, r5
 800e646:	42b3      	cmp	r3, r6
 800e648:	bfa8      	it	ge
 800e64a:	4633      	movge	r3, r6
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	bfc2      	ittt	gt
 800e650:	1aed      	subgt	r5, r5, r3
 800e652:	1af6      	subgt	r6, r6, r3
 800e654:	1aff      	subgt	r7, r7, r3
 800e656:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e658:	2b00      	cmp	r3, #0
 800e65a:	dd16      	ble.n	800e68a <_strtod_l+0x73a>
 800e65c:	4641      	mov	r1, r8
 800e65e:	461a      	mov	r2, r3
 800e660:	9805      	ldr	r0, [sp, #20]
 800e662:	f7ff f999 	bl	800d998 <__pow5mult>
 800e666:	4680      	mov	r8, r0
 800e668:	2800      	cmp	r0, #0
 800e66a:	d0ba      	beq.n	800e5e2 <_strtod_l+0x692>
 800e66c:	4601      	mov	r1, r0
 800e66e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e670:	9805      	ldr	r0, [sp, #20]
 800e672:	f7ff f8e7 	bl	800d844 <__multiply>
 800e676:	900e      	str	r0, [sp, #56]	@ 0x38
 800e678:	2800      	cmp	r0, #0
 800e67a:	f43f ae8a 	beq.w	800e392 <_strtod_l+0x442>
 800e67e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e680:	9805      	ldr	r0, [sp, #20]
 800e682:	f7fe ffc9 	bl	800d618 <_Bfree>
 800e686:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e688:	931a      	str	r3, [sp, #104]	@ 0x68
 800e68a:	2d00      	cmp	r5, #0
 800e68c:	dc1d      	bgt.n	800e6ca <_strtod_l+0x77a>
 800e68e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e690:	2b00      	cmp	r3, #0
 800e692:	dd23      	ble.n	800e6dc <_strtod_l+0x78c>
 800e694:	4649      	mov	r1, r9
 800e696:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e698:	9805      	ldr	r0, [sp, #20]
 800e69a:	f7ff f97d 	bl	800d998 <__pow5mult>
 800e69e:	4681      	mov	r9, r0
 800e6a0:	b9e0      	cbnz	r0, 800e6dc <_strtod_l+0x78c>
 800e6a2:	f04f 0900 	mov.w	r9, #0
 800e6a6:	e674      	b.n	800e392 <_strtod_l+0x442>
 800e6a8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e6ac:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e6ae:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e6b2:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e6b6:	35e2      	adds	r5, #226	@ 0xe2
 800e6b8:	fa01 f305 	lsl.w	r3, r1, r5
 800e6bc:	9310      	str	r3, [sp, #64]	@ 0x40
 800e6be:	e7ba      	b.n	800e636 <_strtod_l+0x6e6>
 800e6c0:	2300      	movs	r3, #0
 800e6c2:	9310      	str	r3, [sp, #64]	@ 0x40
 800e6c4:	2301      	movs	r3, #1
 800e6c6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e6c8:	e7b5      	b.n	800e636 <_strtod_l+0x6e6>
 800e6ca:	462a      	mov	r2, r5
 800e6cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e6ce:	9805      	ldr	r0, [sp, #20]
 800e6d0:	f7ff f9bc 	bl	800da4c <__lshift>
 800e6d4:	901a      	str	r0, [sp, #104]	@ 0x68
 800e6d6:	2800      	cmp	r0, #0
 800e6d8:	d1d9      	bne.n	800e68e <_strtod_l+0x73e>
 800e6da:	e65a      	b.n	800e392 <_strtod_l+0x442>
 800e6dc:	2e00      	cmp	r6, #0
 800e6de:	dd07      	ble.n	800e6f0 <_strtod_l+0x7a0>
 800e6e0:	4649      	mov	r1, r9
 800e6e2:	4632      	mov	r2, r6
 800e6e4:	9805      	ldr	r0, [sp, #20]
 800e6e6:	f7ff f9b1 	bl	800da4c <__lshift>
 800e6ea:	4681      	mov	r9, r0
 800e6ec:	2800      	cmp	r0, #0
 800e6ee:	d0d8      	beq.n	800e6a2 <_strtod_l+0x752>
 800e6f0:	2f00      	cmp	r7, #0
 800e6f2:	dd08      	ble.n	800e706 <_strtod_l+0x7b6>
 800e6f4:	4641      	mov	r1, r8
 800e6f6:	463a      	mov	r2, r7
 800e6f8:	9805      	ldr	r0, [sp, #20]
 800e6fa:	f7ff f9a7 	bl	800da4c <__lshift>
 800e6fe:	4680      	mov	r8, r0
 800e700:	2800      	cmp	r0, #0
 800e702:	f43f ae46 	beq.w	800e392 <_strtod_l+0x442>
 800e706:	464a      	mov	r2, r9
 800e708:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e70a:	9805      	ldr	r0, [sp, #20]
 800e70c:	f7ff fa26 	bl	800db5c <__mdiff>
 800e710:	4604      	mov	r4, r0
 800e712:	2800      	cmp	r0, #0
 800e714:	f43f ae3d 	beq.w	800e392 <_strtod_l+0x442>
 800e718:	68c3      	ldr	r3, [r0, #12]
 800e71a:	4641      	mov	r1, r8
 800e71c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e71e:	2300      	movs	r3, #0
 800e720:	60c3      	str	r3, [r0, #12]
 800e722:	f7ff f9ff 	bl	800db24 <__mcmp>
 800e726:	2800      	cmp	r0, #0
 800e728:	da46      	bge.n	800e7b8 <_strtod_l+0x868>
 800e72a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e72c:	ea53 030a 	orrs.w	r3, r3, sl
 800e730:	d16c      	bne.n	800e80c <_strtod_l+0x8bc>
 800e732:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e736:	2b00      	cmp	r3, #0
 800e738:	d168      	bne.n	800e80c <_strtod_l+0x8bc>
 800e73a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e73e:	0d1b      	lsrs	r3, r3, #20
 800e740:	051b      	lsls	r3, r3, #20
 800e742:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e746:	d961      	bls.n	800e80c <_strtod_l+0x8bc>
 800e748:	6963      	ldr	r3, [r4, #20]
 800e74a:	b913      	cbnz	r3, 800e752 <_strtod_l+0x802>
 800e74c:	6923      	ldr	r3, [r4, #16]
 800e74e:	2b01      	cmp	r3, #1
 800e750:	dd5c      	ble.n	800e80c <_strtod_l+0x8bc>
 800e752:	4621      	mov	r1, r4
 800e754:	2201      	movs	r2, #1
 800e756:	9805      	ldr	r0, [sp, #20]
 800e758:	f7ff f978 	bl	800da4c <__lshift>
 800e75c:	4641      	mov	r1, r8
 800e75e:	4604      	mov	r4, r0
 800e760:	f7ff f9e0 	bl	800db24 <__mcmp>
 800e764:	2800      	cmp	r0, #0
 800e766:	dd51      	ble.n	800e80c <_strtod_l+0x8bc>
 800e768:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e76c:	9a08      	ldr	r2, [sp, #32]
 800e76e:	0d1b      	lsrs	r3, r3, #20
 800e770:	051b      	lsls	r3, r3, #20
 800e772:	2a00      	cmp	r2, #0
 800e774:	d06b      	beq.n	800e84e <_strtod_l+0x8fe>
 800e776:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e77a:	d868      	bhi.n	800e84e <_strtod_l+0x8fe>
 800e77c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e780:	f67f ae9d 	bls.w	800e4be <_strtod_l+0x56e>
 800e784:	4b0a      	ldr	r3, [pc, #40]	@ (800e7b0 <_strtod_l+0x860>)
 800e786:	4650      	mov	r0, sl
 800e788:	4659      	mov	r1, fp
 800e78a:	2200      	movs	r2, #0
 800e78c:	f7f2 f866 	bl	800085c <__aeabi_dmul>
 800e790:	4b08      	ldr	r3, [pc, #32]	@ (800e7b4 <_strtod_l+0x864>)
 800e792:	4682      	mov	sl, r0
 800e794:	468b      	mov	fp, r1
 800e796:	400b      	ands	r3, r1
 800e798:	2b00      	cmp	r3, #0
 800e79a:	f47f ae05 	bne.w	800e3a8 <_strtod_l+0x458>
 800e79e:	2322      	movs	r3, #34	@ 0x22
 800e7a0:	9a05      	ldr	r2, [sp, #20]
 800e7a2:	6013      	str	r3, [r2, #0]
 800e7a4:	e600      	b.n	800e3a8 <_strtod_l+0x458>
 800e7a6:	bf00      	nop
 800e7a8:	080100f8 	.word	0x080100f8
 800e7ac:	fffffc02 	.word	0xfffffc02
 800e7b0:	39500000 	.word	0x39500000
 800e7b4:	7ff00000 	.word	0x7ff00000
 800e7b8:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e7bc:	d165      	bne.n	800e88a <_strtod_l+0x93a>
 800e7be:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e7c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e7c4:	b35a      	cbz	r2, 800e81e <_strtod_l+0x8ce>
 800e7c6:	4a9e      	ldr	r2, [pc, #632]	@ (800ea40 <_strtod_l+0xaf0>)
 800e7c8:	4293      	cmp	r3, r2
 800e7ca:	d12b      	bne.n	800e824 <_strtod_l+0x8d4>
 800e7cc:	9b08      	ldr	r3, [sp, #32]
 800e7ce:	4651      	mov	r1, sl
 800e7d0:	b303      	cbz	r3, 800e814 <_strtod_l+0x8c4>
 800e7d2:	465a      	mov	r2, fp
 800e7d4:	4b9b      	ldr	r3, [pc, #620]	@ (800ea44 <_strtod_l+0xaf4>)
 800e7d6:	4013      	ands	r3, r2
 800e7d8:	f04f 32ff 	mov.w	r2, #4294967295
 800e7dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e7e0:	d81b      	bhi.n	800e81a <_strtod_l+0x8ca>
 800e7e2:	0d1b      	lsrs	r3, r3, #20
 800e7e4:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e7e8:	fa02 f303 	lsl.w	r3, r2, r3
 800e7ec:	4299      	cmp	r1, r3
 800e7ee:	d119      	bne.n	800e824 <_strtod_l+0x8d4>
 800e7f0:	4b95      	ldr	r3, [pc, #596]	@ (800ea48 <_strtod_l+0xaf8>)
 800e7f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e7f4:	429a      	cmp	r2, r3
 800e7f6:	d102      	bne.n	800e7fe <_strtod_l+0x8ae>
 800e7f8:	3101      	adds	r1, #1
 800e7fa:	f43f adca 	beq.w	800e392 <_strtod_l+0x442>
 800e7fe:	4b91      	ldr	r3, [pc, #580]	@ (800ea44 <_strtod_l+0xaf4>)
 800e800:	f04f 0a00 	mov.w	sl, #0
 800e804:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e806:	401a      	ands	r2, r3
 800e808:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e80c:	9b08      	ldr	r3, [sp, #32]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d1b8      	bne.n	800e784 <_strtod_l+0x834>
 800e812:	e5c9      	b.n	800e3a8 <_strtod_l+0x458>
 800e814:	f04f 33ff 	mov.w	r3, #4294967295
 800e818:	e7e8      	b.n	800e7ec <_strtod_l+0x89c>
 800e81a:	4613      	mov	r3, r2
 800e81c:	e7e6      	b.n	800e7ec <_strtod_l+0x89c>
 800e81e:	ea53 030a 	orrs.w	r3, r3, sl
 800e822:	d0a1      	beq.n	800e768 <_strtod_l+0x818>
 800e824:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e826:	b1db      	cbz	r3, 800e860 <_strtod_l+0x910>
 800e828:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e82a:	4213      	tst	r3, r2
 800e82c:	d0ee      	beq.n	800e80c <_strtod_l+0x8bc>
 800e82e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e830:	4650      	mov	r0, sl
 800e832:	9a08      	ldr	r2, [sp, #32]
 800e834:	4659      	mov	r1, fp
 800e836:	b1bb      	cbz	r3, 800e868 <_strtod_l+0x918>
 800e838:	f7ff fb6a 	bl	800df10 <sulp>
 800e83c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e840:	ec53 2b10 	vmov	r2, r3, d0
 800e844:	f7f1 fe54 	bl	80004f0 <__adddf3>
 800e848:	4682      	mov	sl, r0
 800e84a:	468b      	mov	fp, r1
 800e84c:	e7de      	b.n	800e80c <_strtod_l+0x8bc>
 800e84e:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e852:	f04f 3aff 	mov.w	sl, #4294967295
 800e856:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e85a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e85e:	e7d5      	b.n	800e80c <_strtod_l+0x8bc>
 800e860:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e862:	ea13 0f0a 	tst.w	r3, sl
 800e866:	e7e1      	b.n	800e82c <_strtod_l+0x8dc>
 800e868:	f7ff fb52 	bl	800df10 <sulp>
 800e86c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e870:	ec53 2b10 	vmov	r2, r3, d0
 800e874:	f7f1 fe3a 	bl	80004ec <__aeabi_dsub>
 800e878:	2200      	movs	r2, #0
 800e87a:	2300      	movs	r3, #0
 800e87c:	4682      	mov	sl, r0
 800e87e:	468b      	mov	fp, r1
 800e880:	f7f2 fa54 	bl	8000d2c <__aeabi_dcmpeq>
 800e884:	2800      	cmp	r0, #0
 800e886:	d0c1      	beq.n	800e80c <_strtod_l+0x8bc>
 800e888:	e619      	b.n	800e4be <_strtod_l+0x56e>
 800e88a:	4641      	mov	r1, r8
 800e88c:	4620      	mov	r0, r4
 800e88e:	f7ff fac9 	bl	800de24 <__ratio>
 800e892:	2200      	movs	r2, #0
 800e894:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e898:	ec57 6b10 	vmov	r6, r7, d0
 800e89c:	4630      	mov	r0, r6
 800e89e:	4639      	mov	r1, r7
 800e8a0:	f7f2 fa58 	bl	8000d54 <__aeabi_dcmple>
 800e8a4:	2800      	cmp	r0, #0
 800e8a6:	d06f      	beq.n	800e988 <_strtod_l+0xa38>
 800e8a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d17a      	bne.n	800e9a4 <_strtod_l+0xa54>
 800e8ae:	f1ba 0f00 	cmp.w	sl, #0
 800e8b2:	d158      	bne.n	800e966 <_strtod_l+0xa16>
 800e8b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e8b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d15a      	bne.n	800e974 <_strtod_l+0xa24>
 800e8be:	2200      	movs	r2, #0
 800e8c0:	4b62      	ldr	r3, [pc, #392]	@ (800ea4c <_strtod_l+0xafc>)
 800e8c2:	4630      	mov	r0, r6
 800e8c4:	4639      	mov	r1, r7
 800e8c6:	f7f2 fa3b 	bl	8000d40 <__aeabi_dcmplt>
 800e8ca:	2800      	cmp	r0, #0
 800e8cc:	d159      	bne.n	800e982 <_strtod_l+0xa32>
 800e8ce:	4630      	mov	r0, r6
 800e8d0:	4639      	mov	r1, r7
 800e8d2:	2200      	movs	r2, #0
 800e8d4:	4b5e      	ldr	r3, [pc, #376]	@ (800ea50 <_strtod_l+0xb00>)
 800e8d6:	f7f1 ffc1 	bl	800085c <__aeabi_dmul>
 800e8da:	4606      	mov	r6, r0
 800e8dc:	460f      	mov	r7, r1
 800e8de:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e8e2:	9606      	str	r6, [sp, #24]
 800e8e4:	9307      	str	r3, [sp, #28]
 800e8e6:	4d57      	ldr	r5, [pc, #348]	@ (800ea44 <_strtod_l+0xaf4>)
 800e8e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e8ec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e8f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e8f2:	401d      	ands	r5, r3
 800e8f4:	4b57      	ldr	r3, [pc, #348]	@ (800ea54 <_strtod_l+0xb04>)
 800e8f6:	429d      	cmp	r5, r3
 800e8f8:	f040 80b0 	bne.w	800ea5c <_strtod_l+0xb0c>
 800e8fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e8fe:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e902:	ec4b ab10 	vmov	d0, sl, fp
 800e906:	f7ff f9c1 	bl	800dc8c <__ulp>
 800e90a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e90e:	ec51 0b10 	vmov	r0, r1, d0
 800e912:	f7f1 ffa3 	bl	800085c <__aeabi_dmul>
 800e916:	4652      	mov	r2, sl
 800e918:	465b      	mov	r3, fp
 800e91a:	f7f1 fde9 	bl	80004f0 <__adddf3>
 800e91e:	460b      	mov	r3, r1
 800e920:	4948      	ldr	r1, [pc, #288]	@ (800ea44 <_strtod_l+0xaf4>)
 800e922:	4682      	mov	sl, r0
 800e924:	4a4c      	ldr	r2, [pc, #304]	@ (800ea58 <_strtod_l+0xb08>)
 800e926:	4019      	ands	r1, r3
 800e928:	4291      	cmp	r1, r2
 800e92a:	d942      	bls.n	800e9b2 <_strtod_l+0xa62>
 800e92c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e92e:	4b46      	ldr	r3, [pc, #280]	@ (800ea48 <_strtod_l+0xaf8>)
 800e930:	429a      	cmp	r2, r3
 800e932:	d103      	bne.n	800e93c <_strtod_l+0x9ec>
 800e934:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e936:	3301      	adds	r3, #1
 800e938:	f43f ad2b 	beq.w	800e392 <_strtod_l+0x442>
 800e93c:	f8df b108 	ldr.w	fp, [pc, #264]	@ 800ea48 <_strtod_l+0xaf8>
 800e940:	f04f 3aff 	mov.w	sl, #4294967295
 800e944:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e946:	9805      	ldr	r0, [sp, #20]
 800e948:	f7fe fe66 	bl	800d618 <_Bfree>
 800e94c:	4649      	mov	r1, r9
 800e94e:	9805      	ldr	r0, [sp, #20]
 800e950:	f7fe fe62 	bl	800d618 <_Bfree>
 800e954:	4641      	mov	r1, r8
 800e956:	9805      	ldr	r0, [sp, #20]
 800e958:	f7fe fe5e 	bl	800d618 <_Bfree>
 800e95c:	4621      	mov	r1, r4
 800e95e:	9805      	ldr	r0, [sp, #20]
 800e960:	f7fe fe5a 	bl	800d618 <_Bfree>
 800e964:	e618      	b.n	800e598 <_strtod_l+0x648>
 800e966:	f1ba 0f01 	cmp.w	sl, #1
 800e96a:	d103      	bne.n	800e974 <_strtod_l+0xa24>
 800e96c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e96e:	2b00      	cmp	r3, #0
 800e970:	f43f ada5 	beq.w	800e4be <_strtod_l+0x56e>
 800e974:	2600      	movs	r6, #0
 800e976:	4f35      	ldr	r7, [pc, #212]	@ (800ea4c <_strtod_l+0xafc>)
 800e978:	ed9f 7b29 	vldr	d7, [pc, #164]	@ 800ea20 <_strtod_l+0xad0>
 800e97c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e980:	e7b1      	b.n	800e8e6 <_strtod_l+0x996>
 800e982:	2600      	movs	r6, #0
 800e984:	4f32      	ldr	r7, [pc, #200]	@ (800ea50 <_strtod_l+0xb00>)
 800e986:	e7aa      	b.n	800e8de <_strtod_l+0x98e>
 800e988:	4b31      	ldr	r3, [pc, #196]	@ (800ea50 <_strtod_l+0xb00>)
 800e98a:	4630      	mov	r0, r6
 800e98c:	4639      	mov	r1, r7
 800e98e:	2200      	movs	r2, #0
 800e990:	f7f1 ff64 	bl	800085c <__aeabi_dmul>
 800e994:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e996:	4606      	mov	r6, r0
 800e998:	460f      	mov	r7, r1
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d09f      	beq.n	800e8de <_strtod_l+0x98e>
 800e99e:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e9a2:	e7a0      	b.n	800e8e6 <_strtod_l+0x996>
 800e9a4:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 800ea28 <_strtod_l+0xad8>
 800e9a8:	ec57 6b17 	vmov	r6, r7, d7
 800e9ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e9b0:	e799      	b.n	800e8e6 <_strtod_l+0x996>
 800e9b2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e9b6:	9b08      	ldr	r3, [sp, #32]
 800e9b8:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d1c1      	bne.n	800e944 <_strtod_l+0x9f4>
 800e9c0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e9c4:	0d1b      	lsrs	r3, r3, #20
 800e9c6:	051b      	lsls	r3, r3, #20
 800e9c8:	429d      	cmp	r5, r3
 800e9ca:	d1bb      	bne.n	800e944 <_strtod_l+0x9f4>
 800e9cc:	4630      	mov	r0, r6
 800e9ce:	4639      	mov	r1, r7
 800e9d0:	f7f2 faa4 	bl	8000f1c <__aeabi_d2lz>
 800e9d4:	f7f1 ff14 	bl	8000800 <__aeabi_l2d>
 800e9d8:	4602      	mov	r2, r0
 800e9da:	460b      	mov	r3, r1
 800e9dc:	4630      	mov	r0, r6
 800e9de:	4639      	mov	r1, r7
 800e9e0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e9e4:	f7f1 fd82 	bl	80004ec <__aeabi_dsub>
 800e9e8:	460b      	mov	r3, r1
 800e9ea:	4602      	mov	r2, r0
 800e9ec:	ea46 060a 	orr.w	r6, r6, sl
 800e9f0:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e9f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e9f6:	431e      	orrs	r6, r3
 800e9f8:	d06d      	beq.n	800ead6 <_strtod_l+0xb86>
 800e9fa:	a30d      	add	r3, pc, #52	@ (adr r3, 800ea30 <_strtod_l+0xae0>)
 800e9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea00:	f7f2 f99e 	bl	8000d40 <__aeabi_dcmplt>
 800ea04:	2800      	cmp	r0, #0
 800ea06:	f47f accf 	bne.w	800e3a8 <_strtod_l+0x458>
 800ea0a:	a30b      	add	r3, pc, #44	@ (adr r3, 800ea38 <_strtod_l+0xae8>)
 800ea0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ea14:	f7f2 f9b2 	bl	8000d7c <__aeabi_dcmpgt>
 800ea18:	2800      	cmp	r0, #0
 800ea1a:	d093      	beq.n	800e944 <_strtod_l+0x9f4>
 800ea1c:	e4c4      	b.n	800e3a8 <_strtod_l+0x458>
 800ea1e:	bf00      	nop
 800ea20:	00000000 	.word	0x00000000
 800ea24:	bff00000 	.word	0xbff00000
 800ea28:	00000000 	.word	0x00000000
 800ea2c:	3ff00000 	.word	0x3ff00000
 800ea30:	94a03595 	.word	0x94a03595
 800ea34:	3fdfffff 	.word	0x3fdfffff
 800ea38:	35afe535 	.word	0x35afe535
 800ea3c:	3fe00000 	.word	0x3fe00000
 800ea40:	000fffff 	.word	0x000fffff
 800ea44:	7ff00000 	.word	0x7ff00000
 800ea48:	7fefffff 	.word	0x7fefffff
 800ea4c:	3ff00000 	.word	0x3ff00000
 800ea50:	3fe00000 	.word	0x3fe00000
 800ea54:	7fe00000 	.word	0x7fe00000
 800ea58:	7c9fffff 	.word	0x7c9fffff
 800ea5c:	9b08      	ldr	r3, [sp, #32]
 800ea5e:	b323      	cbz	r3, 800eaaa <_strtod_l+0xb5a>
 800ea60:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ea64:	d821      	bhi.n	800eaaa <_strtod_l+0xb5a>
 800ea66:	4630      	mov	r0, r6
 800ea68:	4639      	mov	r1, r7
 800ea6a:	a327      	add	r3, pc, #156	@ (adr r3, 800eb08 <_strtod_l+0xbb8>)
 800ea6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea70:	f7f2 f970 	bl	8000d54 <__aeabi_dcmple>
 800ea74:	b1a0      	cbz	r0, 800eaa0 <_strtod_l+0xb50>
 800ea76:	4639      	mov	r1, r7
 800ea78:	4630      	mov	r0, r6
 800ea7a:	f7f2 f9c7 	bl	8000e0c <__aeabi_d2uiz>
 800ea7e:	2801      	cmp	r0, #1
 800ea80:	bf38      	it	cc
 800ea82:	2001      	movcc	r0, #1
 800ea84:	f7f1 fe70 	bl	8000768 <__aeabi_ui2d>
 800ea88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea8a:	4606      	mov	r6, r0
 800ea8c:	460f      	mov	r7, r1
 800ea8e:	b9fb      	cbnz	r3, 800ead0 <_strtod_l+0xb80>
 800ea90:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ea94:	9014      	str	r0, [sp, #80]	@ 0x50
 800ea96:	9315      	str	r3, [sp, #84]	@ 0x54
 800ea98:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ea9c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800eaa0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800eaa2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800eaa6:	1b5b      	subs	r3, r3, r5
 800eaa8:	9311      	str	r3, [sp, #68]	@ 0x44
 800eaaa:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800eaae:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800eab2:	f7ff f8eb 	bl	800dc8c <__ulp>
 800eab6:	4650      	mov	r0, sl
 800eab8:	4659      	mov	r1, fp
 800eaba:	ec53 2b10 	vmov	r2, r3, d0
 800eabe:	f7f1 fecd 	bl	800085c <__aeabi_dmul>
 800eac2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800eac6:	f7f1 fd13 	bl	80004f0 <__adddf3>
 800eaca:	4682      	mov	sl, r0
 800eacc:	468b      	mov	fp, r1
 800eace:	e772      	b.n	800e9b6 <_strtod_l+0xa66>
 800ead0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ead4:	e7e0      	b.n	800ea98 <_strtod_l+0xb48>
 800ead6:	a30e      	add	r3, pc, #56	@ (adr r3, 800eb10 <_strtod_l+0xbc0>)
 800ead8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eadc:	f7f2 f930 	bl	8000d40 <__aeabi_dcmplt>
 800eae0:	e79a      	b.n	800ea18 <_strtod_l+0xac8>
 800eae2:	2300      	movs	r3, #0
 800eae4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eae6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eae8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800eaea:	6013      	str	r3, [r2, #0]
 800eaec:	f7ff ba6d 	b.w	800dfca <_strtod_l+0x7a>
 800eaf0:	2a65      	cmp	r2, #101	@ 0x65
 800eaf2:	f43f ab67 	beq.w	800e1c4 <_strtod_l+0x274>
 800eaf6:	2a45      	cmp	r2, #69	@ 0x45
 800eaf8:	f43f ab64 	beq.w	800e1c4 <_strtod_l+0x274>
 800eafc:	2301      	movs	r3, #1
 800eafe:	f7ff bba0 	b.w	800e242 <_strtod_l+0x2f2>
 800eb02:	bf00      	nop
 800eb04:	f3af 8000 	nop.w
 800eb08:	ffc00000 	.word	0xffc00000
 800eb0c:	41dfffff 	.word	0x41dfffff
 800eb10:	94a03595 	.word	0x94a03595
 800eb14:	3fcfffff 	.word	0x3fcfffff

0800eb18 <_strtod_r>:
 800eb18:	4b01      	ldr	r3, [pc, #4]	@ (800eb20 <_strtod_r+0x8>)
 800eb1a:	f7ff ba19 	b.w	800df50 <_strtod_l>
 800eb1e:	bf00      	nop
 800eb20:	2000006c 	.word	0x2000006c

0800eb24 <_strtol_l.constprop.0>:
 800eb24:	2b24      	cmp	r3, #36	@ 0x24
 800eb26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb2a:	4686      	mov	lr, r0
 800eb2c:	4690      	mov	r8, r2
 800eb2e:	d801      	bhi.n	800eb34 <_strtol_l.constprop.0+0x10>
 800eb30:	2b01      	cmp	r3, #1
 800eb32:	d106      	bne.n	800eb42 <_strtol_l.constprop.0+0x1e>
 800eb34:	f7fd fd9c 	bl	800c670 <__errno>
 800eb38:	2316      	movs	r3, #22
 800eb3a:	6003      	str	r3, [r0, #0]
 800eb3c:	2000      	movs	r0, #0
 800eb3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb42:	460d      	mov	r5, r1
 800eb44:	4833      	ldr	r0, [pc, #204]	@ (800ec14 <_strtol_l.constprop.0+0xf0>)
 800eb46:	462a      	mov	r2, r5
 800eb48:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eb4c:	5d06      	ldrb	r6, [r0, r4]
 800eb4e:	f016 0608 	ands.w	r6, r6, #8
 800eb52:	d1f8      	bne.n	800eb46 <_strtol_l.constprop.0+0x22>
 800eb54:	2c2d      	cmp	r4, #45	@ 0x2d
 800eb56:	d12d      	bne.n	800ebb4 <_strtol_l.constprop.0+0x90>
 800eb58:	782c      	ldrb	r4, [r5, #0]
 800eb5a:	2601      	movs	r6, #1
 800eb5c:	1c95      	adds	r5, r2, #2
 800eb5e:	f033 0210 	bics.w	r2, r3, #16
 800eb62:	d109      	bne.n	800eb78 <_strtol_l.constprop.0+0x54>
 800eb64:	2c30      	cmp	r4, #48	@ 0x30
 800eb66:	d12a      	bne.n	800ebbe <_strtol_l.constprop.0+0x9a>
 800eb68:	782a      	ldrb	r2, [r5, #0]
 800eb6a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800eb6e:	2a58      	cmp	r2, #88	@ 0x58
 800eb70:	d125      	bne.n	800ebbe <_strtol_l.constprop.0+0x9a>
 800eb72:	786c      	ldrb	r4, [r5, #1]
 800eb74:	2310      	movs	r3, #16
 800eb76:	3502      	adds	r5, #2
 800eb78:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800eb7c:	2200      	movs	r2, #0
 800eb7e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800eb82:	4610      	mov	r0, r2
 800eb84:	fbbc f9f3 	udiv	r9, ip, r3
 800eb88:	fb03 ca19 	mls	sl, r3, r9, ip
 800eb8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800eb90:	2f09      	cmp	r7, #9
 800eb92:	d81b      	bhi.n	800ebcc <_strtol_l.constprop.0+0xa8>
 800eb94:	463c      	mov	r4, r7
 800eb96:	42a3      	cmp	r3, r4
 800eb98:	dd27      	ble.n	800ebea <_strtol_l.constprop.0+0xc6>
 800eb9a:	1c57      	adds	r7, r2, #1
 800eb9c:	d007      	beq.n	800ebae <_strtol_l.constprop.0+0x8a>
 800eb9e:	4581      	cmp	r9, r0
 800eba0:	d320      	bcc.n	800ebe4 <_strtol_l.constprop.0+0xc0>
 800eba2:	d101      	bne.n	800eba8 <_strtol_l.constprop.0+0x84>
 800eba4:	45a2      	cmp	sl, r4
 800eba6:	db1d      	blt.n	800ebe4 <_strtol_l.constprop.0+0xc0>
 800eba8:	fb00 4003 	mla	r0, r0, r3, r4
 800ebac:	2201      	movs	r2, #1
 800ebae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ebb2:	e7eb      	b.n	800eb8c <_strtol_l.constprop.0+0x68>
 800ebb4:	2c2b      	cmp	r4, #43	@ 0x2b
 800ebb6:	bf04      	itt	eq
 800ebb8:	782c      	ldrbeq	r4, [r5, #0]
 800ebba:	1c95      	addeq	r5, r2, #2
 800ebbc:	e7cf      	b.n	800eb5e <_strtol_l.constprop.0+0x3a>
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d1da      	bne.n	800eb78 <_strtol_l.constprop.0+0x54>
 800ebc2:	2c30      	cmp	r4, #48	@ 0x30
 800ebc4:	bf0c      	ite	eq
 800ebc6:	2308      	moveq	r3, #8
 800ebc8:	230a      	movne	r3, #10
 800ebca:	e7d5      	b.n	800eb78 <_strtol_l.constprop.0+0x54>
 800ebcc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ebd0:	2f19      	cmp	r7, #25
 800ebd2:	d801      	bhi.n	800ebd8 <_strtol_l.constprop.0+0xb4>
 800ebd4:	3c37      	subs	r4, #55	@ 0x37
 800ebd6:	e7de      	b.n	800eb96 <_strtol_l.constprop.0+0x72>
 800ebd8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ebdc:	2f19      	cmp	r7, #25
 800ebde:	d804      	bhi.n	800ebea <_strtol_l.constprop.0+0xc6>
 800ebe0:	3c57      	subs	r4, #87	@ 0x57
 800ebe2:	e7d8      	b.n	800eb96 <_strtol_l.constprop.0+0x72>
 800ebe4:	f04f 32ff 	mov.w	r2, #4294967295
 800ebe8:	e7e1      	b.n	800ebae <_strtol_l.constprop.0+0x8a>
 800ebea:	1c53      	adds	r3, r2, #1
 800ebec:	d108      	bne.n	800ec00 <_strtol_l.constprop.0+0xdc>
 800ebee:	2322      	movs	r3, #34	@ 0x22
 800ebf0:	4660      	mov	r0, ip
 800ebf2:	f8ce 3000 	str.w	r3, [lr]
 800ebf6:	f1b8 0f00 	cmp.w	r8, #0
 800ebfa:	d0a0      	beq.n	800eb3e <_strtol_l.constprop.0+0x1a>
 800ebfc:	1e69      	subs	r1, r5, #1
 800ebfe:	e006      	b.n	800ec0e <_strtol_l.constprop.0+0xea>
 800ec00:	b106      	cbz	r6, 800ec04 <_strtol_l.constprop.0+0xe0>
 800ec02:	4240      	negs	r0, r0
 800ec04:	f1b8 0f00 	cmp.w	r8, #0
 800ec08:	d099      	beq.n	800eb3e <_strtol_l.constprop.0+0x1a>
 800ec0a:	2a00      	cmp	r2, #0
 800ec0c:	d1f6      	bne.n	800ebfc <_strtol_l.constprop.0+0xd8>
 800ec0e:	f8c8 1000 	str.w	r1, [r8]
 800ec12:	e794      	b.n	800eb3e <_strtol_l.constprop.0+0x1a>
 800ec14:	08010121 	.word	0x08010121

0800ec18 <_strtol_r>:
 800ec18:	f7ff bf84 	b.w	800eb24 <_strtol_l.constprop.0>

0800ec1c <__ssputs_r>:
 800ec1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec20:	461f      	mov	r7, r3
 800ec22:	688e      	ldr	r6, [r1, #8]
 800ec24:	4682      	mov	sl, r0
 800ec26:	460c      	mov	r4, r1
 800ec28:	42be      	cmp	r6, r7
 800ec2a:	4690      	mov	r8, r2
 800ec2c:	680b      	ldr	r3, [r1, #0]
 800ec2e:	d82d      	bhi.n	800ec8c <__ssputs_r+0x70>
 800ec30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ec34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ec38:	d026      	beq.n	800ec88 <__ssputs_r+0x6c>
 800ec3a:	6965      	ldr	r5, [r4, #20]
 800ec3c:	6909      	ldr	r1, [r1, #16]
 800ec3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ec42:	eba3 0901 	sub.w	r9, r3, r1
 800ec46:	1c7b      	adds	r3, r7, #1
 800ec48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ec4c:	444b      	add	r3, r9
 800ec4e:	106d      	asrs	r5, r5, #1
 800ec50:	429d      	cmp	r5, r3
 800ec52:	bf38      	it	cc
 800ec54:	461d      	movcc	r5, r3
 800ec56:	0553      	lsls	r3, r2, #21
 800ec58:	d527      	bpl.n	800ecaa <__ssputs_r+0x8e>
 800ec5a:	4629      	mov	r1, r5
 800ec5c:	f7fe fc10 	bl	800d480 <_malloc_r>
 800ec60:	4606      	mov	r6, r0
 800ec62:	b360      	cbz	r0, 800ecbe <__ssputs_r+0xa2>
 800ec64:	464a      	mov	r2, r9
 800ec66:	6921      	ldr	r1, [r4, #16]
 800ec68:	f000 fbee 	bl	800f448 <memcpy>
 800ec6c:	89a3      	ldrh	r3, [r4, #12]
 800ec6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ec72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec76:	81a3      	strh	r3, [r4, #12]
 800ec78:	6126      	str	r6, [r4, #16]
 800ec7a:	444e      	add	r6, r9
 800ec7c:	6165      	str	r5, [r4, #20]
 800ec7e:	eba5 0509 	sub.w	r5, r5, r9
 800ec82:	6026      	str	r6, [r4, #0]
 800ec84:	463e      	mov	r6, r7
 800ec86:	60a5      	str	r5, [r4, #8]
 800ec88:	42be      	cmp	r6, r7
 800ec8a:	d900      	bls.n	800ec8e <__ssputs_r+0x72>
 800ec8c:	463e      	mov	r6, r7
 800ec8e:	4632      	mov	r2, r6
 800ec90:	4641      	mov	r1, r8
 800ec92:	6820      	ldr	r0, [r4, #0]
 800ec94:	f000 fb9c 	bl	800f3d0 <memmove>
 800ec98:	68a3      	ldr	r3, [r4, #8]
 800ec9a:	2000      	movs	r0, #0
 800ec9c:	1b9b      	subs	r3, r3, r6
 800ec9e:	60a3      	str	r3, [r4, #8]
 800eca0:	6823      	ldr	r3, [r4, #0]
 800eca2:	4433      	add	r3, r6
 800eca4:	6023      	str	r3, [r4, #0]
 800eca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecaa:	462a      	mov	r2, r5
 800ecac:	f000 ff5d 	bl	800fb6a <_realloc_r>
 800ecb0:	4606      	mov	r6, r0
 800ecb2:	2800      	cmp	r0, #0
 800ecb4:	d1e0      	bne.n	800ec78 <__ssputs_r+0x5c>
 800ecb6:	6921      	ldr	r1, [r4, #16]
 800ecb8:	4650      	mov	r0, sl
 800ecba:	f7fe fb6d 	bl	800d398 <_free_r>
 800ecbe:	230c      	movs	r3, #12
 800ecc0:	f04f 30ff 	mov.w	r0, #4294967295
 800ecc4:	f8ca 3000 	str.w	r3, [sl]
 800ecc8:	89a3      	ldrh	r3, [r4, #12]
 800ecca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ecce:	81a3      	strh	r3, [r4, #12]
 800ecd0:	e7e9      	b.n	800eca6 <__ssputs_r+0x8a>
	...

0800ecd4 <_svfiprintf_r>:
 800ecd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecd8:	4698      	mov	r8, r3
 800ecda:	898b      	ldrh	r3, [r1, #12]
 800ecdc:	b09d      	sub	sp, #116	@ 0x74
 800ecde:	4607      	mov	r7, r0
 800ece0:	061b      	lsls	r3, r3, #24
 800ece2:	460d      	mov	r5, r1
 800ece4:	4614      	mov	r4, r2
 800ece6:	d510      	bpl.n	800ed0a <_svfiprintf_r+0x36>
 800ece8:	690b      	ldr	r3, [r1, #16]
 800ecea:	b973      	cbnz	r3, 800ed0a <_svfiprintf_r+0x36>
 800ecec:	2140      	movs	r1, #64	@ 0x40
 800ecee:	f7fe fbc7 	bl	800d480 <_malloc_r>
 800ecf2:	6028      	str	r0, [r5, #0]
 800ecf4:	6128      	str	r0, [r5, #16]
 800ecf6:	b930      	cbnz	r0, 800ed06 <_svfiprintf_r+0x32>
 800ecf8:	230c      	movs	r3, #12
 800ecfa:	603b      	str	r3, [r7, #0]
 800ecfc:	f04f 30ff 	mov.w	r0, #4294967295
 800ed00:	b01d      	add	sp, #116	@ 0x74
 800ed02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed06:	2340      	movs	r3, #64	@ 0x40
 800ed08:	616b      	str	r3, [r5, #20]
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ed10:	f04f 0901 	mov.w	r9, #1
 800ed14:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800eeb8 <_svfiprintf_r+0x1e4>
 800ed18:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed1a:	2320      	movs	r3, #32
 800ed1c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ed20:	2330      	movs	r3, #48	@ 0x30
 800ed22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ed26:	4623      	mov	r3, r4
 800ed28:	469a      	mov	sl, r3
 800ed2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed2e:	b10a      	cbz	r2, 800ed34 <_svfiprintf_r+0x60>
 800ed30:	2a25      	cmp	r2, #37	@ 0x25
 800ed32:	d1f9      	bne.n	800ed28 <_svfiprintf_r+0x54>
 800ed34:	ebba 0b04 	subs.w	fp, sl, r4
 800ed38:	d00b      	beq.n	800ed52 <_svfiprintf_r+0x7e>
 800ed3a:	465b      	mov	r3, fp
 800ed3c:	4622      	mov	r2, r4
 800ed3e:	4629      	mov	r1, r5
 800ed40:	4638      	mov	r0, r7
 800ed42:	f7ff ff6b 	bl	800ec1c <__ssputs_r>
 800ed46:	3001      	adds	r0, #1
 800ed48:	f000 80a7 	beq.w	800ee9a <_svfiprintf_r+0x1c6>
 800ed4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ed4e:	445a      	add	r2, fp
 800ed50:	9209      	str	r2, [sp, #36]	@ 0x24
 800ed52:	f89a 3000 	ldrb.w	r3, [sl]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	f000 809f 	beq.w	800ee9a <_svfiprintf_r+0x1c6>
 800ed5c:	2300      	movs	r3, #0
 800ed5e:	f04f 32ff 	mov.w	r2, #4294967295
 800ed62:	f10a 0a01 	add.w	sl, sl, #1
 800ed66:	9304      	str	r3, [sp, #16]
 800ed68:	9307      	str	r3, [sp, #28]
 800ed6a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ed6e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ed70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed74:	4654      	mov	r4, sl
 800ed76:	2205      	movs	r2, #5
 800ed78:	484f      	ldr	r0, [pc, #316]	@ (800eeb8 <_svfiprintf_r+0x1e4>)
 800ed7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed7e:	f7fd fca4 	bl	800c6ca <memchr>
 800ed82:	9a04      	ldr	r2, [sp, #16]
 800ed84:	b9d8      	cbnz	r0, 800edbe <_svfiprintf_r+0xea>
 800ed86:	06d0      	lsls	r0, r2, #27
 800ed88:	bf44      	itt	mi
 800ed8a:	2320      	movmi	r3, #32
 800ed8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed90:	0711      	lsls	r1, r2, #28
 800ed92:	bf44      	itt	mi
 800ed94:	232b      	movmi	r3, #43	@ 0x2b
 800ed96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed9a:	f89a 3000 	ldrb.w	r3, [sl]
 800ed9e:	2b2a      	cmp	r3, #42	@ 0x2a
 800eda0:	d015      	beq.n	800edce <_svfiprintf_r+0xfa>
 800eda2:	9a07      	ldr	r2, [sp, #28]
 800eda4:	4654      	mov	r4, sl
 800eda6:	2000      	movs	r0, #0
 800eda8:	f04f 0c0a 	mov.w	ip, #10
 800edac:	4621      	mov	r1, r4
 800edae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800edb2:	3b30      	subs	r3, #48	@ 0x30
 800edb4:	2b09      	cmp	r3, #9
 800edb6:	d94b      	bls.n	800ee50 <_svfiprintf_r+0x17c>
 800edb8:	b1b0      	cbz	r0, 800ede8 <_svfiprintf_r+0x114>
 800edba:	9207      	str	r2, [sp, #28]
 800edbc:	e014      	b.n	800ede8 <_svfiprintf_r+0x114>
 800edbe:	eba0 0308 	sub.w	r3, r0, r8
 800edc2:	46a2      	mov	sl, r4
 800edc4:	fa09 f303 	lsl.w	r3, r9, r3
 800edc8:	4313      	orrs	r3, r2
 800edca:	9304      	str	r3, [sp, #16]
 800edcc:	e7d2      	b.n	800ed74 <_svfiprintf_r+0xa0>
 800edce:	9b03      	ldr	r3, [sp, #12]
 800edd0:	1d19      	adds	r1, r3, #4
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	9103      	str	r1, [sp, #12]
 800edd8:	bfbb      	ittet	lt
 800edda:	425b      	neglt	r3, r3
 800eddc:	f042 0202 	orrlt.w	r2, r2, #2
 800ede0:	9307      	strge	r3, [sp, #28]
 800ede2:	9307      	strlt	r3, [sp, #28]
 800ede4:	bfb8      	it	lt
 800ede6:	9204      	strlt	r2, [sp, #16]
 800ede8:	7823      	ldrb	r3, [r4, #0]
 800edea:	2b2e      	cmp	r3, #46	@ 0x2e
 800edec:	d10a      	bne.n	800ee04 <_svfiprintf_r+0x130>
 800edee:	7863      	ldrb	r3, [r4, #1]
 800edf0:	2b2a      	cmp	r3, #42	@ 0x2a
 800edf2:	d132      	bne.n	800ee5a <_svfiprintf_r+0x186>
 800edf4:	9b03      	ldr	r3, [sp, #12]
 800edf6:	3402      	adds	r4, #2
 800edf8:	1d1a      	adds	r2, r3, #4
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ee00:	9203      	str	r2, [sp, #12]
 800ee02:	9305      	str	r3, [sp, #20]
 800ee04:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800eec8 <_svfiprintf_r+0x1f4>
 800ee08:	2203      	movs	r2, #3
 800ee0a:	7821      	ldrb	r1, [r4, #0]
 800ee0c:	4650      	mov	r0, sl
 800ee0e:	f7fd fc5c 	bl	800c6ca <memchr>
 800ee12:	b138      	cbz	r0, 800ee24 <_svfiprintf_r+0x150>
 800ee14:	eba0 000a 	sub.w	r0, r0, sl
 800ee18:	2240      	movs	r2, #64	@ 0x40
 800ee1a:	9b04      	ldr	r3, [sp, #16]
 800ee1c:	3401      	adds	r4, #1
 800ee1e:	4082      	lsls	r2, r0
 800ee20:	4313      	orrs	r3, r2
 800ee22:	9304      	str	r3, [sp, #16]
 800ee24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee28:	2206      	movs	r2, #6
 800ee2a:	4824      	ldr	r0, [pc, #144]	@ (800eebc <_svfiprintf_r+0x1e8>)
 800ee2c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ee30:	f7fd fc4b 	bl	800c6ca <memchr>
 800ee34:	2800      	cmp	r0, #0
 800ee36:	d036      	beq.n	800eea6 <_svfiprintf_r+0x1d2>
 800ee38:	4b21      	ldr	r3, [pc, #132]	@ (800eec0 <_svfiprintf_r+0x1ec>)
 800ee3a:	bb1b      	cbnz	r3, 800ee84 <_svfiprintf_r+0x1b0>
 800ee3c:	9b03      	ldr	r3, [sp, #12]
 800ee3e:	3307      	adds	r3, #7
 800ee40:	f023 0307 	bic.w	r3, r3, #7
 800ee44:	3308      	adds	r3, #8
 800ee46:	9303      	str	r3, [sp, #12]
 800ee48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee4a:	4433      	add	r3, r6
 800ee4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee4e:	e76a      	b.n	800ed26 <_svfiprintf_r+0x52>
 800ee50:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee54:	460c      	mov	r4, r1
 800ee56:	2001      	movs	r0, #1
 800ee58:	e7a8      	b.n	800edac <_svfiprintf_r+0xd8>
 800ee5a:	2300      	movs	r3, #0
 800ee5c:	3401      	adds	r4, #1
 800ee5e:	f04f 0c0a 	mov.w	ip, #10
 800ee62:	4619      	mov	r1, r3
 800ee64:	9305      	str	r3, [sp, #20]
 800ee66:	4620      	mov	r0, r4
 800ee68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee6c:	3a30      	subs	r2, #48	@ 0x30
 800ee6e:	2a09      	cmp	r2, #9
 800ee70:	d903      	bls.n	800ee7a <_svfiprintf_r+0x1a6>
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d0c6      	beq.n	800ee04 <_svfiprintf_r+0x130>
 800ee76:	9105      	str	r1, [sp, #20]
 800ee78:	e7c4      	b.n	800ee04 <_svfiprintf_r+0x130>
 800ee7a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee7e:	4604      	mov	r4, r0
 800ee80:	2301      	movs	r3, #1
 800ee82:	e7f0      	b.n	800ee66 <_svfiprintf_r+0x192>
 800ee84:	ab03      	add	r3, sp, #12
 800ee86:	462a      	mov	r2, r5
 800ee88:	a904      	add	r1, sp, #16
 800ee8a:	4638      	mov	r0, r7
 800ee8c:	9300      	str	r3, [sp, #0]
 800ee8e:	4b0d      	ldr	r3, [pc, #52]	@ (800eec4 <_svfiprintf_r+0x1f0>)
 800ee90:	f7fc fc96 	bl	800b7c0 <_printf_float>
 800ee94:	1c42      	adds	r2, r0, #1
 800ee96:	4606      	mov	r6, r0
 800ee98:	d1d6      	bne.n	800ee48 <_svfiprintf_r+0x174>
 800ee9a:	89ab      	ldrh	r3, [r5, #12]
 800ee9c:	065b      	lsls	r3, r3, #25
 800ee9e:	f53f af2d 	bmi.w	800ecfc <_svfiprintf_r+0x28>
 800eea2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eea4:	e72c      	b.n	800ed00 <_svfiprintf_r+0x2c>
 800eea6:	ab03      	add	r3, sp, #12
 800eea8:	462a      	mov	r2, r5
 800eeaa:	a904      	add	r1, sp, #16
 800eeac:	4638      	mov	r0, r7
 800eeae:	9300      	str	r3, [sp, #0]
 800eeb0:	4b04      	ldr	r3, [pc, #16]	@ (800eec4 <_svfiprintf_r+0x1f0>)
 800eeb2:	f7fc ff21 	bl	800bcf8 <_printf_i>
 800eeb6:	e7ed      	b.n	800ee94 <_svfiprintf_r+0x1c0>
 800eeb8:	08010221 	.word	0x08010221
 800eebc:	0801022b 	.word	0x0801022b
 800eec0:	0800b7c1 	.word	0x0800b7c1
 800eec4:	0800ec1d 	.word	0x0800ec1d
 800eec8:	08010227 	.word	0x08010227

0800eecc <__sfputc_r>:
 800eecc:	6893      	ldr	r3, [r2, #8]
 800eece:	3b01      	subs	r3, #1
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	6093      	str	r3, [r2, #8]
 800eed4:	b410      	push	{r4}
 800eed6:	da08      	bge.n	800eeea <__sfputc_r+0x1e>
 800eed8:	6994      	ldr	r4, [r2, #24]
 800eeda:	42a3      	cmp	r3, r4
 800eedc:	db01      	blt.n	800eee2 <__sfputc_r+0x16>
 800eede:	290a      	cmp	r1, #10
 800eee0:	d103      	bne.n	800eeea <__sfputc_r+0x1e>
 800eee2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eee6:	f000 b9df 	b.w	800f2a8 <__swbuf_r>
 800eeea:	6813      	ldr	r3, [r2, #0]
 800eeec:	1c58      	adds	r0, r3, #1
 800eeee:	6010      	str	r0, [r2, #0]
 800eef0:	4608      	mov	r0, r1
 800eef2:	7019      	strb	r1, [r3, #0]
 800eef4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eef8:	4770      	bx	lr

0800eefa <__sfputs_r>:
 800eefa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eefc:	4606      	mov	r6, r0
 800eefe:	460f      	mov	r7, r1
 800ef00:	4614      	mov	r4, r2
 800ef02:	18d5      	adds	r5, r2, r3
 800ef04:	42ac      	cmp	r4, r5
 800ef06:	d101      	bne.n	800ef0c <__sfputs_r+0x12>
 800ef08:	2000      	movs	r0, #0
 800ef0a:	e007      	b.n	800ef1c <__sfputs_r+0x22>
 800ef0c:	463a      	mov	r2, r7
 800ef0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef12:	4630      	mov	r0, r6
 800ef14:	f7ff ffda 	bl	800eecc <__sfputc_r>
 800ef18:	1c43      	adds	r3, r0, #1
 800ef1a:	d1f3      	bne.n	800ef04 <__sfputs_r+0xa>
 800ef1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ef20 <_vfiprintf_r>:
 800ef20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef24:	460d      	mov	r5, r1
 800ef26:	b09d      	sub	sp, #116	@ 0x74
 800ef28:	4614      	mov	r4, r2
 800ef2a:	4698      	mov	r8, r3
 800ef2c:	4606      	mov	r6, r0
 800ef2e:	b118      	cbz	r0, 800ef38 <_vfiprintf_r+0x18>
 800ef30:	6a03      	ldr	r3, [r0, #32]
 800ef32:	b90b      	cbnz	r3, 800ef38 <_vfiprintf_r+0x18>
 800ef34:	f7fd fa9e 	bl	800c474 <__sinit>
 800ef38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef3a:	07d9      	lsls	r1, r3, #31
 800ef3c:	d405      	bmi.n	800ef4a <_vfiprintf_r+0x2a>
 800ef3e:	89ab      	ldrh	r3, [r5, #12]
 800ef40:	059a      	lsls	r2, r3, #22
 800ef42:	d402      	bmi.n	800ef4a <_vfiprintf_r+0x2a>
 800ef44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef46:	f7fd fbbe 	bl	800c6c6 <__retarget_lock_acquire_recursive>
 800ef4a:	89ab      	ldrh	r3, [r5, #12]
 800ef4c:	071b      	lsls	r3, r3, #28
 800ef4e:	d501      	bpl.n	800ef54 <_vfiprintf_r+0x34>
 800ef50:	692b      	ldr	r3, [r5, #16]
 800ef52:	b99b      	cbnz	r3, 800ef7c <_vfiprintf_r+0x5c>
 800ef54:	4629      	mov	r1, r5
 800ef56:	4630      	mov	r0, r6
 800ef58:	f000 f9e4 	bl	800f324 <__swsetup_r>
 800ef5c:	b170      	cbz	r0, 800ef7c <_vfiprintf_r+0x5c>
 800ef5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef60:	07dc      	lsls	r4, r3, #31
 800ef62:	d504      	bpl.n	800ef6e <_vfiprintf_r+0x4e>
 800ef64:	f04f 30ff 	mov.w	r0, #4294967295
 800ef68:	b01d      	add	sp, #116	@ 0x74
 800ef6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef6e:	89ab      	ldrh	r3, [r5, #12]
 800ef70:	0598      	lsls	r0, r3, #22
 800ef72:	d4f7      	bmi.n	800ef64 <_vfiprintf_r+0x44>
 800ef74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef76:	f7fd fba7 	bl	800c6c8 <__retarget_lock_release_recursive>
 800ef7a:	e7f3      	b.n	800ef64 <_vfiprintf_r+0x44>
 800ef7c:	2300      	movs	r3, #0
 800ef7e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef82:	f04f 0901 	mov.w	r9, #1
 800ef86:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800f13c <_vfiprintf_r+0x21c>
 800ef8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef8c:	2320      	movs	r3, #32
 800ef8e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ef92:	2330      	movs	r3, #48	@ 0x30
 800ef94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ef98:	4623      	mov	r3, r4
 800ef9a:	469a      	mov	sl, r3
 800ef9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800efa0:	b10a      	cbz	r2, 800efa6 <_vfiprintf_r+0x86>
 800efa2:	2a25      	cmp	r2, #37	@ 0x25
 800efa4:	d1f9      	bne.n	800ef9a <_vfiprintf_r+0x7a>
 800efa6:	ebba 0b04 	subs.w	fp, sl, r4
 800efaa:	d00b      	beq.n	800efc4 <_vfiprintf_r+0xa4>
 800efac:	465b      	mov	r3, fp
 800efae:	4622      	mov	r2, r4
 800efb0:	4629      	mov	r1, r5
 800efb2:	4630      	mov	r0, r6
 800efb4:	f7ff ffa1 	bl	800eefa <__sfputs_r>
 800efb8:	3001      	adds	r0, #1
 800efba:	f000 80a7 	beq.w	800f10c <_vfiprintf_r+0x1ec>
 800efbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800efc0:	445a      	add	r2, fp
 800efc2:	9209      	str	r2, [sp, #36]	@ 0x24
 800efc4:	f89a 3000 	ldrb.w	r3, [sl]
 800efc8:	2b00      	cmp	r3, #0
 800efca:	f000 809f 	beq.w	800f10c <_vfiprintf_r+0x1ec>
 800efce:	2300      	movs	r3, #0
 800efd0:	f04f 32ff 	mov.w	r2, #4294967295
 800efd4:	f10a 0a01 	add.w	sl, sl, #1
 800efd8:	9304      	str	r3, [sp, #16]
 800efda:	9307      	str	r3, [sp, #28]
 800efdc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800efe0:	931a      	str	r3, [sp, #104]	@ 0x68
 800efe2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800efe6:	4654      	mov	r4, sl
 800efe8:	2205      	movs	r2, #5
 800efea:	4854      	ldr	r0, [pc, #336]	@ (800f13c <_vfiprintf_r+0x21c>)
 800efec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eff0:	f7fd fb6b 	bl	800c6ca <memchr>
 800eff4:	9a04      	ldr	r2, [sp, #16]
 800eff6:	b9d8      	cbnz	r0, 800f030 <_vfiprintf_r+0x110>
 800eff8:	06d1      	lsls	r1, r2, #27
 800effa:	bf44      	itt	mi
 800effc:	2320      	movmi	r3, #32
 800effe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f002:	0713      	lsls	r3, r2, #28
 800f004:	bf44      	itt	mi
 800f006:	232b      	movmi	r3, #43	@ 0x2b
 800f008:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f00c:	f89a 3000 	ldrb.w	r3, [sl]
 800f010:	2b2a      	cmp	r3, #42	@ 0x2a
 800f012:	d015      	beq.n	800f040 <_vfiprintf_r+0x120>
 800f014:	9a07      	ldr	r2, [sp, #28]
 800f016:	4654      	mov	r4, sl
 800f018:	2000      	movs	r0, #0
 800f01a:	f04f 0c0a 	mov.w	ip, #10
 800f01e:	4621      	mov	r1, r4
 800f020:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f024:	3b30      	subs	r3, #48	@ 0x30
 800f026:	2b09      	cmp	r3, #9
 800f028:	d94b      	bls.n	800f0c2 <_vfiprintf_r+0x1a2>
 800f02a:	b1b0      	cbz	r0, 800f05a <_vfiprintf_r+0x13a>
 800f02c:	9207      	str	r2, [sp, #28]
 800f02e:	e014      	b.n	800f05a <_vfiprintf_r+0x13a>
 800f030:	eba0 0308 	sub.w	r3, r0, r8
 800f034:	46a2      	mov	sl, r4
 800f036:	fa09 f303 	lsl.w	r3, r9, r3
 800f03a:	4313      	orrs	r3, r2
 800f03c:	9304      	str	r3, [sp, #16]
 800f03e:	e7d2      	b.n	800efe6 <_vfiprintf_r+0xc6>
 800f040:	9b03      	ldr	r3, [sp, #12]
 800f042:	1d19      	adds	r1, r3, #4
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	2b00      	cmp	r3, #0
 800f048:	9103      	str	r1, [sp, #12]
 800f04a:	bfbb      	ittet	lt
 800f04c:	425b      	neglt	r3, r3
 800f04e:	f042 0202 	orrlt.w	r2, r2, #2
 800f052:	9307      	strge	r3, [sp, #28]
 800f054:	9307      	strlt	r3, [sp, #28]
 800f056:	bfb8      	it	lt
 800f058:	9204      	strlt	r2, [sp, #16]
 800f05a:	7823      	ldrb	r3, [r4, #0]
 800f05c:	2b2e      	cmp	r3, #46	@ 0x2e
 800f05e:	d10a      	bne.n	800f076 <_vfiprintf_r+0x156>
 800f060:	7863      	ldrb	r3, [r4, #1]
 800f062:	2b2a      	cmp	r3, #42	@ 0x2a
 800f064:	d132      	bne.n	800f0cc <_vfiprintf_r+0x1ac>
 800f066:	9b03      	ldr	r3, [sp, #12]
 800f068:	3402      	adds	r4, #2
 800f06a:	1d1a      	adds	r2, r3, #4
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f072:	9203      	str	r2, [sp, #12]
 800f074:	9305      	str	r3, [sp, #20]
 800f076:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f14c <_vfiprintf_r+0x22c>
 800f07a:	2203      	movs	r2, #3
 800f07c:	7821      	ldrb	r1, [r4, #0]
 800f07e:	4650      	mov	r0, sl
 800f080:	f7fd fb23 	bl	800c6ca <memchr>
 800f084:	b138      	cbz	r0, 800f096 <_vfiprintf_r+0x176>
 800f086:	eba0 000a 	sub.w	r0, r0, sl
 800f08a:	2240      	movs	r2, #64	@ 0x40
 800f08c:	9b04      	ldr	r3, [sp, #16]
 800f08e:	3401      	adds	r4, #1
 800f090:	4082      	lsls	r2, r0
 800f092:	4313      	orrs	r3, r2
 800f094:	9304      	str	r3, [sp, #16]
 800f096:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f09a:	2206      	movs	r2, #6
 800f09c:	4828      	ldr	r0, [pc, #160]	@ (800f140 <_vfiprintf_r+0x220>)
 800f09e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f0a2:	f7fd fb12 	bl	800c6ca <memchr>
 800f0a6:	2800      	cmp	r0, #0
 800f0a8:	d03f      	beq.n	800f12a <_vfiprintf_r+0x20a>
 800f0aa:	4b26      	ldr	r3, [pc, #152]	@ (800f144 <_vfiprintf_r+0x224>)
 800f0ac:	bb1b      	cbnz	r3, 800f0f6 <_vfiprintf_r+0x1d6>
 800f0ae:	9b03      	ldr	r3, [sp, #12]
 800f0b0:	3307      	adds	r3, #7
 800f0b2:	f023 0307 	bic.w	r3, r3, #7
 800f0b6:	3308      	adds	r3, #8
 800f0b8:	9303      	str	r3, [sp, #12]
 800f0ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0bc:	443b      	add	r3, r7
 800f0be:	9309      	str	r3, [sp, #36]	@ 0x24
 800f0c0:	e76a      	b.n	800ef98 <_vfiprintf_r+0x78>
 800f0c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800f0c6:	460c      	mov	r4, r1
 800f0c8:	2001      	movs	r0, #1
 800f0ca:	e7a8      	b.n	800f01e <_vfiprintf_r+0xfe>
 800f0cc:	2300      	movs	r3, #0
 800f0ce:	3401      	adds	r4, #1
 800f0d0:	f04f 0c0a 	mov.w	ip, #10
 800f0d4:	4619      	mov	r1, r3
 800f0d6:	9305      	str	r3, [sp, #20]
 800f0d8:	4620      	mov	r0, r4
 800f0da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f0de:	3a30      	subs	r2, #48	@ 0x30
 800f0e0:	2a09      	cmp	r2, #9
 800f0e2:	d903      	bls.n	800f0ec <_vfiprintf_r+0x1cc>
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d0c6      	beq.n	800f076 <_vfiprintf_r+0x156>
 800f0e8:	9105      	str	r1, [sp, #20]
 800f0ea:	e7c4      	b.n	800f076 <_vfiprintf_r+0x156>
 800f0ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800f0f0:	4604      	mov	r4, r0
 800f0f2:	2301      	movs	r3, #1
 800f0f4:	e7f0      	b.n	800f0d8 <_vfiprintf_r+0x1b8>
 800f0f6:	ab03      	add	r3, sp, #12
 800f0f8:	462a      	mov	r2, r5
 800f0fa:	a904      	add	r1, sp, #16
 800f0fc:	4630      	mov	r0, r6
 800f0fe:	9300      	str	r3, [sp, #0]
 800f100:	4b11      	ldr	r3, [pc, #68]	@ (800f148 <_vfiprintf_r+0x228>)
 800f102:	f7fc fb5d 	bl	800b7c0 <_printf_float>
 800f106:	4607      	mov	r7, r0
 800f108:	1c78      	adds	r0, r7, #1
 800f10a:	d1d6      	bne.n	800f0ba <_vfiprintf_r+0x19a>
 800f10c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f10e:	07d9      	lsls	r1, r3, #31
 800f110:	d405      	bmi.n	800f11e <_vfiprintf_r+0x1fe>
 800f112:	89ab      	ldrh	r3, [r5, #12]
 800f114:	059a      	lsls	r2, r3, #22
 800f116:	d402      	bmi.n	800f11e <_vfiprintf_r+0x1fe>
 800f118:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f11a:	f7fd fad5 	bl	800c6c8 <__retarget_lock_release_recursive>
 800f11e:	89ab      	ldrh	r3, [r5, #12]
 800f120:	065b      	lsls	r3, r3, #25
 800f122:	f53f af1f 	bmi.w	800ef64 <_vfiprintf_r+0x44>
 800f126:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f128:	e71e      	b.n	800ef68 <_vfiprintf_r+0x48>
 800f12a:	ab03      	add	r3, sp, #12
 800f12c:	462a      	mov	r2, r5
 800f12e:	a904      	add	r1, sp, #16
 800f130:	4630      	mov	r0, r6
 800f132:	9300      	str	r3, [sp, #0]
 800f134:	4b04      	ldr	r3, [pc, #16]	@ (800f148 <_vfiprintf_r+0x228>)
 800f136:	f7fc fddf 	bl	800bcf8 <_printf_i>
 800f13a:	e7e4      	b.n	800f106 <_vfiprintf_r+0x1e6>
 800f13c:	08010221 	.word	0x08010221
 800f140:	0801022b 	.word	0x0801022b
 800f144:	0800b7c1 	.word	0x0800b7c1
 800f148:	0800eefb 	.word	0x0800eefb
 800f14c:	08010227 	.word	0x08010227

0800f150 <__sflush_r>:
 800f150:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f158:	0716      	lsls	r6, r2, #28
 800f15a:	4605      	mov	r5, r0
 800f15c:	460c      	mov	r4, r1
 800f15e:	d454      	bmi.n	800f20a <__sflush_r+0xba>
 800f160:	684b      	ldr	r3, [r1, #4]
 800f162:	2b00      	cmp	r3, #0
 800f164:	dc02      	bgt.n	800f16c <__sflush_r+0x1c>
 800f166:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f168:	2b00      	cmp	r3, #0
 800f16a:	dd48      	ble.n	800f1fe <__sflush_r+0xae>
 800f16c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f16e:	2e00      	cmp	r6, #0
 800f170:	d045      	beq.n	800f1fe <__sflush_r+0xae>
 800f172:	2300      	movs	r3, #0
 800f174:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f178:	682f      	ldr	r7, [r5, #0]
 800f17a:	6a21      	ldr	r1, [r4, #32]
 800f17c:	602b      	str	r3, [r5, #0]
 800f17e:	d030      	beq.n	800f1e2 <__sflush_r+0x92>
 800f180:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f182:	89a3      	ldrh	r3, [r4, #12]
 800f184:	0759      	lsls	r1, r3, #29
 800f186:	d505      	bpl.n	800f194 <__sflush_r+0x44>
 800f188:	6863      	ldr	r3, [r4, #4]
 800f18a:	1ad2      	subs	r2, r2, r3
 800f18c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f18e:	b10b      	cbz	r3, 800f194 <__sflush_r+0x44>
 800f190:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f192:	1ad2      	subs	r2, r2, r3
 800f194:	2300      	movs	r3, #0
 800f196:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f198:	6a21      	ldr	r1, [r4, #32]
 800f19a:	4628      	mov	r0, r5
 800f19c:	47b0      	blx	r6
 800f19e:	1c43      	adds	r3, r0, #1
 800f1a0:	89a3      	ldrh	r3, [r4, #12]
 800f1a2:	d106      	bne.n	800f1b2 <__sflush_r+0x62>
 800f1a4:	6829      	ldr	r1, [r5, #0]
 800f1a6:	291d      	cmp	r1, #29
 800f1a8:	d82b      	bhi.n	800f202 <__sflush_r+0xb2>
 800f1aa:	4a2a      	ldr	r2, [pc, #168]	@ (800f254 <__sflush_r+0x104>)
 800f1ac:	410a      	asrs	r2, r1
 800f1ae:	07d6      	lsls	r6, r2, #31
 800f1b0:	d427      	bmi.n	800f202 <__sflush_r+0xb2>
 800f1b2:	2200      	movs	r2, #0
 800f1b4:	04d9      	lsls	r1, r3, #19
 800f1b6:	6062      	str	r2, [r4, #4]
 800f1b8:	6922      	ldr	r2, [r4, #16]
 800f1ba:	6022      	str	r2, [r4, #0]
 800f1bc:	d504      	bpl.n	800f1c8 <__sflush_r+0x78>
 800f1be:	1c42      	adds	r2, r0, #1
 800f1c0:	d101      	bne.n	800f1c6 <__sflush_r+0x76>
 800f1c2:	682b      	ldr	r3, [r5, #0]
 800f1c4:	b903      	cbnz	r3, 800f1c8 <__sflush_r+0x78>
 800f1c6:	6560      	str	r0, [r4, #84]	@ 0x54
 800f1c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f1ca:	602f      	str	r7, [r5, #0]
 800f1cc:	b1b9      	cbz	r1, 800f1fe <__sflush_r+0xae>
 800f1ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f1d2:	4299      	cmp	r1, r3
 800f1d4:	d002      	beq.n	800f1dc <__sflush_r+0x8c>
 800f1d6:	4628      	mov	r0, r5
 800f1d8:	f7fe f8de 	bl	800d398 <_free_r>
 800f1dc:	2300      	movs	r3, #0
 800f1de:	6363      	str	r3, [r4, #52]	@ 0x34
 800f1e0:	e00d      	b.n	800f1fe <__sflush_r+0xae>
 800f1e2:	2301      	movs	r3, #1
 800f1e4:	4628      	mov	r0, r5
 800f1e6:	47b0      	blx	r6
 800f1e8:	4602      	mov	r2, r0
 800f1ea:	1c50      	adds	r0, r2, #1
 800f1ec:	d1c9      	bne.n	800f182 <__sflush_r+0x32>
 800f1ee:	682b      	ldr	r3, [r5, #0]
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d0c6      	beq.n	800f182 <__sflush_r+0x32>
 800f1f4:	2b1d      	cmp	r3, #29
 800f1f6:	d001      	beq.n	800f1fc <__sflush_r+0xac>
 800f1f8:	2b16      	cmp	r3, #22
 800f1fa:	d11d      	bne.n	800f238 <__sflush_r+0xe8>
 800f1fc:	602f      	str	r7, [r5, #0]
 800f1fe:	2000      	movs	r0, #0
 800f200:	e021      	b.n	800f246 <__sflush_r+0xf6>
 800f202:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f206:	b21b      	sxth	r3, r3
 800f208:	e01a      	b.n	800f240 <__sflush_r+0xf0>
 800f20a:	690f      	ldr	r7, [r1, #16]
 800f20c:	2f00      	cmp	r7, #0
 800f20e:	d0f6      	beq.n	800f1fe <__sflush_r+0xae>
 800f210:	0793      	lsls	r3, r2, #30
 800f212:	680e      	ldr	r6, [r1, #0]
 800f214:	600f      	str	r7, [r1, #0]
 800f216:	bf0c      	ite	eq
 800f218:	694b      	ldreq	r3, [r1, #20]
 800f21a:	2300      	movne	r3, #0
 800f21c:	eba6 0807 	sub.w	r8, r6, r7
 800f220:	608b      	str	r3, [r1, #8]
 800f222:	f1b8 0f00 	cmp.w	r8, #0
 800f226:	ddea      	ble.n	800f1fe <__sflush_r+0xae>
 800f228:	4643      	mov	r3, r8
 800f22a:	463a      	mov	r2, r7
 800f22c:	6a21      	ldr	r1, [r4, #32]
 800f22e:	4628      	mov	r0, r5
 800f230:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f232:	47b0      	blx	r6
 800f234:	2800      	cmp	r0, #0
 800f236:	dc08      	bgt.n	800f24a <__sflush_r+0xfa>
 800f238:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f23c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f240:	f04f 30ff 	mov.w	r0, #4294967295
 800f244:	81a3      	strh	r3, [r4, #12]
 800f246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f24a:	4407      	add	r7, r0
 800f24c:	eba8 0800 	sub.w	r8, r8, r0
 800f250:	e7e7      	b.n	800f222 <__sflush_r+0xd2>
 800f252:	bf00      	nop
 800f254:	dfbffffe 	.word	0xdfbffffe

0800f258 <_fflush_r>:
 800f258:	b538      	push	{r3, r4, r5, lr}
 800f25a:	690b      	ldr	r3, [r1, #16]
 800f25c:	4605      	mov	r5, r0
 800f25e:	460c      	mov	r4, r1
 800f260:	b913      	cbnz	r3, 800f268 <_fflush_r+0x10>
 800f262:	2500      	movs	r5, #0
 800f264:	4628      	mov	r0, r5
 800f266:	bd38      	pop	{r3, r4, r5, pc}
 800f268:	b118      	cbz	r0, 800f272 <_fflush_r+0x1a>
 800f26a:	6a03      	ldr	r3, [r0, #32]
 800f26c:	b90b      	cbnz	r3, 800f272 <_fflush_r+0x1a>
 800f26e:	f7fd f901 	bl	800c474 <__sinit>
 800f272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f276:	2b00      	cmp	r3, #0
 800f278:	d0f3      	beq.n	800f262 <_fflush_r+0xa>
 800f27a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f27c:	07d0      	lsls	r0, r2, #31
 800f27e:	d404      	bmi.n	800f28a <_fflush_r+0x32>
 800f280:	0599      	lsls	r1, r3, #22
 800f282:	d402      	bmi.n	800f28a <_fflush_r+0x32>
 800f284:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f286:	f7fd fa1e 	bl	800c6c6 <__retarget_lock_acquire_recursive>
 800f28a:	4628      	mov	r0, r5
 800f28c:	4621      	mov	r1, r4
 800f28e:	f7ff ff5f 	bl	800f150 <__sflush_r>
 800f292:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f294:	4605      	mov	r5, r0
 800f296:	07da      	lsls	r2, r3, #31
 800f298:	d4e4      	bmi.n	800f264 <_fflush_r+0xc>
 800f29a:	89a3      	ldrh	r3, [r4, #12]
 800f29c:	059b      	lsls	r3, r3, #22
 800f29e:	d4e1      	bmi.n	800f264 <_fflush_r+0xc>
 800f2a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f2a2:	f7fd fa11 	bl	800c6c8 <__retarget_lock_release_recursive>
 800f2a6:	e7dd      	b.n	800f264 <_fflush_r+0xc>

0800f2a8 <__swbuf_r>:
 800f2a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2aa:	460e      	mov	r6, r1
 800f2ac:	4614      	mov	r4, r2
 800f2ae:	4605      	mov	r5, r0
 800f2b0:	b118      	cbz	r0, 800f2ba <__swbuf_r+0x12>
 800f2b2:	6a03      	ldr	r3, [r0, #32]
 800f2b4:	b90b      	cbnz	r3, 800f2ba <__swbuf_r+0x12>
 800f2b6:	f7fd f8dd 	bl	800c474 <__sinit>
 800f2ba:	69a3      	ldr	r3, [r4, #24]
 800f2bc:	60a3      	str	r3, [r4, #8]
 800f2be:	89a3      	ldrh	r3, [r4, #12]
 800f2c0:	071a      	lsls	r2, r3, #28
 800f2c2:	d501      	bpl.n	800f2c8 <__swbuf_r+0x20>
 800f2c4:	6923      	ldr	r3, [r4, #16]
 800f2c6:	b943      	cbnz	r3, 800f2da <__swbuf_r+0x32>
 800f2c8:	4621      	mov	r1, r4
 800f2ca:	4628      	mov	r0, r5
 800f2cc:	f000 f82a 	bl	800f324 <__swsetup_r>
 800f2d0:	b118      	cbz	r0, 800f2da <__swbuf_r+0x32>
 800f2d2:	f04f 37ff 	mov.w	r7, #4294967295
 800f2d6:	4638      	mov	r0, r7
 800f2d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f2da:	6823      	ldr	r3, [r4, #0]
 800f2dc:	b2f6      	uxtb	r6, r6
 800f2de:	6922      	ldr	r2, [r4, #16]
 800f2e0:	4637      	mov	r7, r6
 800f2e2:	1a98      	subs	r0, r3, r2
 800f2e4:	6963      	ldr	r3, [r4, #20]
 800f2e6:	4283      	cmp	r3, r0
 800f2e8:	dc05      	bgt.n	800f2f6 <__swbuf_r+0x4e>
 800f2ea:	4621      	mov	r1, r4
 800f2ec:	4628      	mov	r0, r5
 800f2ee:	f7ff ffb3 	bl	800f258 <_fflush_r>
 800f2f2:	2800      	cmp	r0, #0
 800f2f4:	d1ed      	bne.n	800f2d2 <__swbuf_r+0x2a>
 800f2f6:	68a3      	ldr	r3, [r4, #8]
 800f2f8:	3b01      	subs	r3, #1
 800f2fa:	60a3      	str	r3, [r4, #8]
 800f2fc:	6823      	ldr	r3, [r4, #0]
 800f2fe:	1c5a      	adds	r2, r3, #1
 800f300:	6022      	str	r2, [r4, #0]
 800f302:	701e      	strb	r6, [r3, #0]
 800f304:	1c43      	adds	r3, r0, #1
 800f306:	6962      	ldr	r2, [r4, #20]
 800f308:	429a      	cmp	r2, r3
 800f30a:	d004      	beq.n	800f316 <__swbuf_r+0x6e>
 800f30c:	89a3      	ldrh	r3, [r4, #12]
 800f30e:	07db      	lsls	r3, r3, #31
 800f310:	d5e1      	bpl.n	800f2d6 <__swbuf_r+0x2e>
 800f312:	2e0a      	cmp	r6, #10
 800f314:	d1df      	bne.n	800f2d6 <__swbuf_r+0x2e>
 800f316:	4621      	mov	r1, r4
 800f318:	4628      	mov	r0, r5
 800f31a:	f7ff ff9d 	bl	800f258 <_fflush_r>
 800f31e:	2800      	cmp	r0, #0
 800f320:	d0d9      	beq.n	800f2d6 <__swbuf_r+0x2e>
 800f322:	e7d6      	b.n	800f2d2 <__swbuf_r+0x2a>

0800f324 <__swsetup_r>:
 800f324:	b538      	push	{r3, r4, r5, lr}
 800f326:	4b29      	ldr	r3, [pc, #164]	@ (800f3cc <__swsetup_r+0xa8>)
 800f328:	4605      	mov	r5, r0
 800f32a:	460c      	mov	r4, r1
 800f32c:	6818      	ldr	r0, [r3, #0]
 800f32e:	b118      	cbz	r0, 800f338 <__swsetup_r+0x14>
 800f330:	6a03      	ldr	r3, [r0, #32]
 800f332:	b90b      	cbnz	r3, 800f338 <__swsetup_r+0x14>
 800f334:	f7fd f89e 	bl	800c474 <__sinit>
 800f338:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f33c:	0719      	lsls	r1, r3, #28
 800f33e:	d422      	bmi.n	800f386 <__swsetup_r+0x62>
 800f340:	06da      	lsls	r2, r3, #27
 800f342:	d407      	bmi.n	800f354 <__swsetup_r+0x30>
 800f344:	2209      	movs	r2, #9
 800f346:	602a      	str	r2, [r5, #0]
 800f348:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f34c:	f04f 30ff 	mov.w	r0, #4294967295
 800f350:	81a3      	strh	r3, [r4, #12]
 800f352:	e033      	b.n	800f3bc <__swsetup_r+0x98>
 800f354:	0758      	lsls	r0, r3, #29
 800f356:	d512      	bpl.n	800f37e <__swsetup_r+0x5a>
 800f358:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f35a:	b141      	cbz	r1, 800f36e <__swsetup_r+0x4a>
 800f35c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f360:	4299      	cmp	r1, r3
 800f362:	d002      	beq.n	800f36a <__swsetup_r+0x46>
 800f364:	4628      	mov	r0, r5
 800f366:	f7fe f817 	bl	800d398 <_free_r>
 800f36a:	2300      	movs	r3, #0
 800f36c:	6363      	str	r3, [r4, #52]	@ 0x34
 800f36e:	89a3      	ldrh	r3, [r4, #12]
 800f370:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f374:	81a3      	strh	r3, [r4, #12]
 800f376:	2300      	movs	r3, #0
 800f378:	6063      	str	r3, [r4, #4]
 800f37a:	6923      	ldr	r3, [r4, #16]
 800f37c:	6023      	str	r3, [r4, #0]
 800f37e:	89a3      	ldrh	r3, [r4, #12]
 800f380:	f043 0308 	orr.w	r3, r3, #8
 800f384:	81a3      	strh	r3, [r4, #12]
 800f386:	6923      	ldr	r3, [r4, #16]
 800f388:	b94b      	cbnz	r3, 800f39e <__swsetup_r+0x7a>
 800f38a:	89a3      	ldrh	r3, [r4, #12]
 800f38c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f390:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f394:	d003      	beq.n	800f39e <__swsetup_r+0x7a>
 800f396:	4621      	mov	r1, r4
 800f398:	4628      	mov	r0, r5
 800f39a:	f000 fc58 	bl	800fc4e <__smakebuf_r>
 800f39e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3a2:	f013 0201 	ands.w	r2, r3, #1
 800f3a6:	d00a      	beq.n	800f3be <__swsetup_r+0x9a>
 800f3a8:	2200      	movs	r2, #0
 800f3aa:	60a2      	str	r2, [r4, #8]
 800f3ac:	6962      	ldr	r2, [r4, #20]
 800f3ae:	4252      	negs	r2, r2
 800f3b0:	61a2      	str	r2, [r4, #24]
 800f3b2:	6922      	ldr	r2, [r4, #16]
 800f3b4:	b942      	cbnz	r2, 800f3c8 <__swsetup_r+0xa4>
 800f3b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f3ba:	d1c5      	bne.n	800f348 <__swsetup_r+0x24>
 800f3bc:	bd38      	pop	{r3, r4, r5, pc}
 800f3be:	0799      	lsls	r1, r3, #30
 800f3c0:	bf58      	it	pl
 800f3c2:	6962      	ldrpl	r2, [r4, #20]
 800f3c4:	60a2      	str	r2, [r4, #8]
 800f3c6:	e7f4      	b.n	800f3b2 <__swsetup_r+0x8e>
 800f3c8:	2000      	movs	r0, #0
 800f3ca:	e7f7      	b.n	800f3bc <__swsetup_r+0x98>
 800f3cc:	2000001c 	.word	0x2000001c

0800f3d0 <memmove>:
 800f3d0:	4288      	cmp	r0, r1
 800f3d2:	b510      	push	{r4, lr}
 800f3d4:	eb01 0402 	add.w	r4, r1, r2
 800f3d8:	d902      	bls.n	800f3e0 <memmove+0x10>
 800f3da:	4284      	cmp	r4, r0
 800f3dc:	4623      	mov	r3, r4
 800f3de:	d807      	bhi.n	800f3f0 <memmove+0x20>
 800f3e0:	1e43      	subs	r3, r0, #1
 800f3e2:	42a1      	cmp	r1, r4
 800f3e4:	d008      	beq.n	800f3f8 <memmove+0x28>
 800f3e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f3ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f3ee:	e7f8      	b.n	800f3e2 <memmove+0x12>
 800f3f0:	4402      	add	r2, r0
 800f3f2:	4601      	mov	r1, r0
 800f3f4:	428a      	cmp	r2, r1
 800f3f6:	d100      	bne.n	800f3fa <memmove+0x2a>
 800f3f8:	bd10      	pop	{r4, pc}
 800f3fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f3fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f402:	e7f7      	b.n	800f3f4 <memmove+0x24>

0800f404 <strncmp>:
 800f404:	b510      	push	{r4, lr}
 800f406:	b16a      	cbz	r2, 800f424 <strncmp+0x20>
 800f408:	3901      	subs	r1, #1
 800f40a:	1884      	adds	r4, r0, r2
 800f40c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f410:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f414:	429a      	cmp	r2, r3
 800f416:	d103      	bne.n	800f420 <strncmp+0x1c>
 800f418:	42a0      	cmp	r0, r4
 800f41a:	d001      	beq.n	800f420 <strncmp+0x1c>
 800f41c:	2a00      	cmp	r2, #0
 800f41e:	d1f5      	bne.n	800f40c <strncmp+0x8>
 800f420:	1ad0      	subs	r0, r2, r3
 800f422:	bd10      	pop	{r4, pc}
 800f424:	4610      	mov	r0, r2
 800f426:	e7fc      	b.n	800f422 <strncmp+0x1e>

0800f428 <_sbrk_r>:
 800f428:	b538      	push	{r3, r4, r5, lr}
 800f42a:	2300      	movs	r3, #0
 800f42c:	4d05      	ldr	r5, [pc, #20]	@ (800f444 <_sbrk_r+0x1c>)
 800f42e:	4604      	mov	r4, r0
 800f430:	4608      	mov	r0, r1
 800f432:	602b      	str	r3, [r5, #0]
 800f434:	f7f2 ff7c 	bl	8002330 <_sbrk>
 800f438:	1c43      	adds	r3, r0, #1
 800f43a:	d102      	bne.n	800f442 <_sbrk_r+0x1a>
 800f43c:	682b      	ldr	r3, [r5, #0]
 800f43e:	b103      	cbz	r3, 800f442 <_sbrk_r+0x1a>
 800f440:	6023      	str	r3, [r4, #0]
 800f442:	bd38      	pop	{r3, r4, r5, pc}
 800f444:	20001de8 	.word	0x20001de8

0800f448 <memcpy>:
 800f448:	440a      	add	r2, r1
 800f44a:	1e43      	subs	r3, r0, #1
 800f44c:	4291      	cmp	r1, r2
 800f44e:	d100      	bne.n	800f452 <memcpy+0xa>
 800f450:	4770      	bx	lr
 800f452:	b510      	push	{r4, lr}
 800f454:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f458:	4291      	cmp	r1, r2
 800f45a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f45e:	d1f9      	bne.n	800f454 <memcpy+0xc>
 800f460:	bd10      	pop	{r4, pc}
 800f462:	0000      	movs	r0, r0
 800f464:	0000      	movs	r0, r0
	...

0800f468 <nan>:
 800f468:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f470 <nan+0x8>
 800f46c:	4770      	bx	lr
 800f46e:	bf00      	nop
 800f470:	00000000 	.word	0x00000000
 800f474:	7ff80000 	.word	0x7ff80000

0800f478 <__assert_func>:
 800f478:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f47a:	4614      	mov	r4, r2
 800f47c:	461a      	mov	r2, r3
 800f47e:	4b09      	ldr	r3, [pc, #36]	@ (800f4a4 <__assert_func+0x2c>)
 800f480:	4605      	mov	r5, r0
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	68d8      	ldr	r0, [r3, #12]
 800f486:	b954      	cbnz	r4, 800f49e <__assert_func+0x26>
 800f488:	4b07      	ldr	r3, [pc, #28]	@ (800f4a8 <__assert_func+0x30>)
 800f48a:	461c      	mov	r4, r3
 800f48c:	9100      	str	r1, [sp, #0]
 800f48e:	4907      	ldr	r1, [pc, #28]	@ (800f4ac <__assert_func+0x34>)
 800f490:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f494:	462b      	mov	r3, r5
 800f496:	f000 fba3 	bl	800fbe0 <fiprintf>
 800f49a:	f000 fc37 	bl	800fd0c <abort>
 800f49e:	4b04      	ldr	r3, [pc, #16]	@ (800f4b0 <__assert_func+0x38>)
 800f4a0:	e7f4      	b.n	800f48c <__assert_func+0x14>
 800f4a2:	bf00      	nop
 800f4a4:	2000001c 	.word	0x2000001c
 800f4a8:	08010275 	.word	0x08010275
 800f4ac:	08010247 	.word	0x08010247
 800f4b0:	0801023a 	.word	0x0801023a

0800f4b4 <_calloc_r>:
 800f4b4:	b570      	push	{r4, r5, r6, lr}
 800f4b6:	fba1 5402 	umull	r5, r4, r1, r2
 800f4ba:	b93c      	cbnz	r4, 800f4cc <_calloc_r+0x18>
 800f4bc:	4629      	mov	r1, r5
 800f4be:	f7fd ffdf 	bl	800d480 <_malloc_r>
 800f4c2:	4606      	mov	r6, r0
 800f4c4:	b928      	cbnz	r0, 800f4d2 <_calloc_r+0x1e>
 800f4c6:	2600      	movs	r6, #0
 800f4c8:	4630      	mov	r0, r6
 800f4ca:	bd70      	pop	{r4, r5, r6, pc}
 800f4cc:	220c      	movs	r2, #12
 800f4ce:	6002      	str	r2, [r0, #0]
 800f4d0:	e7f9      	b.n	800f4c6 <_calloc_r+0x12>
 800f4d2:	462a      	mov	r2, r5
 800f4d4:	4621      	mov	r1, r4
 800f4d6:	f7fd f878 	bl	800c5ca <memset>
 800f4da:	e7f5      	b.n	800f4c8 <_calloc_r+0x14>

0800f4dc <rshift>:
 800f4dc:	6903      	ldr	r3, [r0, #16]
 800f4de:	114a      	asrs	r2, r1, #5
 800f4e0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f4e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f4e8:	f100 0414 	add.w	r4, r0, #20
 800f4ec:	dd45      	ble.n	800f57a <rshift+0x9e>
 800f4ee:	f011 011f 	ands.w	r1, r1, #31
 800f4f2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f4f6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f4fa:	d10c      	bne.n	800f516 <rshift+0x3a>
 800f4fc:	f100 0710 	add.w	r7, r0, #16
 800f500:	4629      	mov	r1, r5
 800f502:	42b1      	cmp	r1, r6
 800f504:	d334      	bcc.n	800f570 <rshift+0x94>
 800f506:	1a9b      	subs	r3, r3, r2
 800f508:	1eea      	subs	r2, r5, #3
 800f50a:	009b      	lsls	r3, r3, #2
 800f50c:	4296      	cmp	r6, r2
 800f50e:	bf38      	it	cc
 800f510:	2300      	movcc	r3, #0
 800f512:	4423      	add	r3, r4
 800f514:	e015      	b.n	800f542 <rshift+0x66>
 800f516:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f51a:	f1c1 0820 	rsb	r8, r1, #32
 800f51e:	f105 0e04 	add.w	lr, r5, #4
 800f522:	46a1      	mov	r9, r4
 800f524:	40cf      	lsrs	r7, r1
 800f526:	4576      	cmp	r6, lr
 800f528:	46f4      	mov	ip, lr
 800f52a:	d815      	bhi.n	800f558 <rshift+0x7c>
 800f52c:	1a9a      	subs	r2, r3, r2
 800f52e:	3501      	adds	r5, #1
 800f530:	0092      	lsls	r2, r2, #2
 800f532:	3a04      	subs	r2, #4
 800f534:	42ae      	cmp	r6, r5
 800f536:	bf38      	it	cc
 800f538:	2200      	movcc	r2, #0
 800f53a:	18a3      	adds	r3, r4, r2
 800f53c:	50a7      	str	r7, [r4, r2]
 800f53e:	b107      	cbz	r7, 800f542 <rshift+0x66>
 800f540:	3304      	adds	r3, #4
 800f542:	1b1a      	subs	r2, r3, r4
 800f544:	42a3      	cmp	r3, r4
 800f546:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f54a:	bf08      	it	eq
 800f54c:	2300      	moveq	r3, #0
 800f54e:	6102      	str	r2, [r0, #16]
 800f550:	bf08      	it	eq
 800f552:	6143      	streq	r3, [r0, #20]
 800f554:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f558:	f8dc c000 	ldr.w	ip, [ip]
 800f55c:	fa0c fc08 	lsl.w	ip, ip, r8
 800f560:	ea4c 0707 	orr.w	r7, ip, r7
 800f564:	f849 7b04 	str.w	r7, [r9], #4
 800f568:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f56c:	40cf      	lsrs	r7, r1
 800f56e:	e7da      	b.n	800f526 <rshift+0x4a>
 800f570:	f851 cb04 	ldr.w	ip, [r1], #4
 800f574:	f847 cf04 	str.w	ip, [r7, #4]!
 800f578:	e7c3      	b.n	800f502 <rshift+0x26>
 800f57a:	4623      	mov	r3, r4
 800f57c:	e7e1      	b.n	800f542 <rshift+0x66>

0800f57e <__hexdig_fun>:
 800f57e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f582:	2b09      	cmp	r3, #9
 800f584:	d802      	bhi.n	800f58c <__hexdig_fun+0xe>
 800f586:	3820      	subs	r0, #32
 800f588:	b2c0      	uxtb	r0, r0
 800f58a:	4770      	bx	lr
 800f58c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f590:	2b05      	cmp	r3, #5
 800f592:	d801      	bhi.n	800f598 <__hexdig_fun+0x1a>
 800f594:	3847      	subs	r0, #71	@ 0x47
 800f596:	e7f7      	b.n	800f588 <__hexdig_fun+0xa>
 800f598:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f59c:	2b05      	cmp	r3, #5
 800f59e:	d801      	bhi.n	800f5a4 <__hexdig_fun+0x26>
 800f5a0:	3827      	subs	r0, #39	@ 0x27
 800f5a2:	e7f1      	b.n	800f588 <__hexdig_fun+0xa>
 800f5a4:	2000      	movs	r0, #0
 800f5a6:	4770      	bx	lr

0800f5a8 <__gethex>:
 800f5a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5ac:	b085      	sub	sp, #20
 800f5ae:	468a      	mov	sl, r1
 800f5b0:	4690      	mov	r8, r2
 800f5b2:	9302      	str	r3, [sp, #8]
 800f5b4:	680b      	ldr	r3, [r1, #0]
 800f5b6:	9001      	str	r0, [sp, #4]
 800f5b8:	1c9c      	adds	r4, r3, #2
 800f5ba:	46a1      	mov	r9, r4
 800f5bc:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f5c0:	2830      	cmp	r0, #48	@ 0x30
 800f5c2:	d0fa      	beq.n	800f5ba <__gethex+0x12>
 800f5c4:	eba9 0303 	sub.w	r3, r9, r3
 800f5c8:	f1a3 0b02 	sub.w	fp, r3, #2
 800f5cc:	f7ff ffd7 	bl	800f57e <__hexdig_fun>
 800f5d0:	4605      	mov	r5, r0
 800f5d2:	2800      	cmp	r0, #0
 800f5d4:	d166      	bne.n	800f6a4 <__gethex+0xfc>
 800f5d6:	2201      	movs	r2, #1
 800f5d8:	499e      	ldr	r1, [pc, #632]	@ (800f854 <__gethex+0x2ac>)
 800f5da:	4648      	mov	r0, r9
 800f5dc:	f7ff ff12 	bl	800f404 <strncmp>
 800f5e0:	4607      	mov	r7, r0
 800f5e2:	2800      	cmp	r0, #0
 800f5e4:	d165      	bne.n	800f6b2 <__gethex+0x10a>
 800f5e6:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f5ea:	4626      	mov	r6, r4
 800f5ec:	f7ff ffc7 	bl	800f57e <__hexdig_fun>
 800f5f0:	2800      	cmp	r0, #0
 800f5f2:	d060      	beq.n	800f6b6 <__gethex+0x10e>
 800f5f4:	4623      	mov	r3, r4
 800f5f6:	7818      	ldrb	r0, [r3, #0]
 800f5f8:	4699      	mov	r9, r3
 800f5fa:	3301      	adds	r3, #1
 800f5fc:	2830      	cmp	r0, #48	@ 0x30
 800f5fe:	d0fa      	beq.n	800f5f6 <__gethex+0x4e>
 800f600:	f7ff ffbd 	bl	800f57e <__hexdig_fun>
 800f604:	fab0 f580 	clz	r5, r0
 800f608:	f04f 0b01 	mov.w	fp, #1
 800f60c:	096d      	lsrs	r5, r5, #5
 800f60e:	464a      	mov	r2, r9
 800f610:	4616      	mov	r6, r2
 800f612:	3201      	adds	r2, #1
 800f614:	7830      	ldrb	r0, [r6, #0]
 800f616:	f7ff ffb2 	bl	800f57e <__hexdig_fun>
 800f61a:	2800      	cmp	r0, #0
 800f61c:	d1f8      	bne.n	800f610 <__gethex+0x68>
 800f61e:	2201      	movs	r2, #1
 800f620:	498c      	ldr	r1, [pc, #560]	@ (800f854 <__gethex+0x2ac>)
 800f622:	4630      	mov	r0, r6
 800f624:	f7ff feee 	bl	800f404 <strncmp>
 800f628:	2800      	cmp	r0, #0
 800f62a:	d13e      	bne.n	800f6aa <__gethex+0x102>
 800f62c:	b944      	cbnz	r4, 800f640 <__gethex+0x98>
 800f62e:	1c74      	adds	r4, r6, #1
 800f630:	4622      	mov	r2, r4
 800f632:	4616      	mov	r6, r2
 800f634:	3201      	adds	r2, #1
 800f636:	7830      	ldrb	r0, [r6, #0]
 800f638:	f7ff ffa1 	bl	800f57e <__hexdig_fun>
 800f63c:	2800      	cmp	r0, #0
 800f63e:	d1f8      	bne.n	800f632 <__gethex+0x8a>
 800f640:	1ba4      	subs	r4, r4, r6
 800f642:	00a7      	lsls	r7, r4, #2
 800f644:	7833      	ldrb	r3, [r6, #0]
 800f646:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f64a:	2b50      	cmp	r3, #80	@ 0x50
 800f64c:	d13d      	bne.n	800f6ca <__gethex+0x122>
 800f64e:	7873      	ldrb	r3, [r6, #1]
 800f650:	2b2b      	cmp	r3, #43	@ 0x2b
 800f652:	d032      	beq.n	800f6ba <__gethex+0x112>
 800f654:	2b2d      	cmp	r3, #45	@ 0x2d
 800f656:	d033      	beq.n	800f6c0 <__gethex+0x118>
 800f658:	1c71      	adds	r1, r6, #1
 800f65a:	2400      	movs	r4, #0
 800f65c:	7808      	ldrb	r0, [r1, #0]
 800f65e:	f7ff ff8e 	bl	800f57e <__hexdig_fun>
 800f662:	1e43      	subs	r3, r0, #1
 800f664:	b2db      	uxtb	r3, r3
 800f666:	2b18      	cmp	r3, #24
 800f668:	d82f      	bhi.n	800f6ca <__gethex+0x122>
 800f66a:	f1a0 0210 	sub.w	r2, r0, #16
 800f66e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f672:	f7ff ff84 	bl	800f57e <__hexdig_fun>
 800f676:	f100 3cff 	add.w	ip, r0, #4294967295
 800f67a:	230a      	movs	r3, #10
 800f67c:	fa5f fc8c 	uxtb.w	ip, ip
 800f680:	f1bc 0f18 	cmp.w	ip, #24
 800f684:	d91e      	bls.n	800f6c4 <__gethex+0x11c>
 800f686:	b104      	cbz	r4, 800f68a <__gethex+0xe2>
 800f688:	4252      	negs	r2, r2
 800f68a:	4417      	add	r7, r2
 800f68c:	f8ca 1000 	str.w	r1, [sl]
 800f690:	b1ed      	cbz	r5, 800f6ce <__gethex+0x126>
 800f692:	f1bb 0f00 	cmp.w	fp, #0
 800f696:	bf0c      	ite	eq
 800f698:	2506      	moveq	r5, #6
 800f69a:	2500      	movne	r5, #0
 800f69c:	4628      	mov	r0, r5
 800f69e:	b005      	add	sp, #20
 800f6a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6a4:	2500      	movs	r5, #0
 800f6a6:	462c      	mov	r4, r5
 800f6a8:	e7b1      	b.n	800f60e <__gethex+0x66>
 800f6aa:	2c00      	cmp	r4, #0
 800f6ac:	d1c8      	bne.n	800f640 <__gethex+0x98>
 800f6ae:	4627      	mov	r7, r4
 800f6b0:	e7c8      	b.n	800f644 <__gethex+0x9c>
 800f6b2:	464e      	mov	r6, r9
 800f6b4:	462f      	mov	r7, r5
 800f6b6:	2501      	movs	r5, #1
 800f6b8:	e7c4      	b.n	800f644 <__gethex+0x9c>
 800f6ba:	2400      	movs	r4, #0
 800f6bc:	1cb1      	adds	r1, r6, #2
 800f6be:	e7cd      	b.n	800f65c <__gethex+0xb4>
 800f6c0:	2401      	movs	r4, #1
 800f6c2:	e7fb      	b.n	800f6bc <__gethex+0x114>
 800f6c4:	fb03 0002 	mla	r0, r3, r2, r0
 800f6c8:	e7cf      	b.n	800f66a <__gethex+0xc2>
 800f6ca:	4631      	mov	r1, r6
 800f6cc:	e7de      	b.n	800f68c <__gethex+0xe4>
 800f6ce:	eba6 0309 	sub.w	r3, r6, r9
 800f6d2:	4629      	mov	r1, r5
 800f6d4:	3b01      	subs	r3, #1
 800f6d6:	2b07      	cmp	r3, #7
 800f6d8:	dc0a      	bgt.n	800f6f0 <__gethex+0x148>
 800f6da:	9801      	ldr	r0, [sp, #4]
 800f6dc:	f7fd ff5c 	bl	800d598 <_Balloc>
 800f6e0:	4604      	mov	r4, r0
 800f6e2:	b940      	cbnz	r0, 800f6f6 <__gethex+0x14e>
 800f6e4:	4b5c      	ldr	r3, [pc, #368]	@ (800f858 <__gethex+0x2b0>)
 800f6e6:	4602      	mov	r2, r0
 800f6e8:	21e4      	movs	r1, #228	@ 0xe4
 800f6ea:	485c      	ldr	r0, [pc, #368]	@ (800f85c <__gethex+0x2b4>)
 800f6ec:	f7ff fec4 	bl	800f478 <__assert_func>
 800f6f0:	3101      	adds	r1, #1
 800f6f2:	105b      	asrs	r3, r3, #1
 800f6f4:	e7ef      	b.n	800f6d6 <__gethex+0x12e>
 800f6f6:	f100 0a14 	add.w	sl, r0, #20
 800f6fa:	2300      	movs	r3, #0
 800f6fc:	4655      	mov	r5, sl
 800f6fe:	469b      	mov	fp, r3
 800f700:	45b1      	cmp	r9, r6
 800f702:	d337      	bcc.n	800f774 <__gethex+0x1cc>
 800f704:	f845 bb04 	str.w	fp, [r5], #4
 800f708:	eba5 050a 	sub.w	r5, r5, sl
 800f70c:	4658      	mov	r0, fp
 800f70e:	10ad      	asrs	r5, r5, #2
 800f710:	6125      	str	r5, [r4, #16]
 800f712:	016d      	lsls	r5, r5, #5
 800f714:	f7fe f834 	bl	800d780 <__hi0bits>
 800f718:	f8d8 6000 	ldr.w	r6, [r8]
 800f71c:	1a2d      	subs	r5, r5, r0
 800f71e:	42b5      	cmp	r5, r6
 800f720:	dd54      	ble.n	800f7cc <__gethex+0x224>
 800f722:	1bad      	subs	r5, r5, r6
 800f724:	4620      	mov	r0, r4
 800f726:	4629      	mov	r1, r5
 800f728:	f7fe fbd1 	bl	800dece <__any_on>
 800f72c:	4681      	mov	r9, r0
 800f72e:	b178      	cbz	r0, 800f750 <__gethex+0x1a8>
 800f730:	1e6b      	subs	r3, r5, #1
 800f732:	f04f 0901 	mov.w	r9, #1
 800f736:	1159      	asrs	r1, r3, #5
 800f738:	f003 021f 	and.w	r2, r3, #31
 800f73c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f740:	fa09 f202 	lsl.w	r2, r9, r2
 800f744:	420a      	tst	r2, r1
 800f746:	d003      	beq.n	800f750 <__gethex+0x1a8>
 800f748:	454b      	cmp	r3, r9
 800f74a:	dc36      	bgt.n	800f7ba <__gethex+0x212>
 800f74c:	f04f 0902 	mov.w	r9, #2
 800f750:	442f      	add	r7, r5
 800f752:	4629      	mov	r1, r5
 800f754:	4620      	mov	r0, r4
 800f756:	f7ff fec1 	bl	800f4dc <rshift>
 800f75a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f75e:	42bb      	cmp	r3, r7
 800f760:	da42      	bge.n	800f7e8 <__gethex+0x240>
 800f762:	4621      	mov	r1, r4
 800f764:	9801      	ldr	r0, [sp, #4]
 800f766:	f7fd ff57 	bl	800d618 <_Bfree>
 800f76a:	2300      	movs	r3, #0
 800f76c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f76e:	25a3      	movs	r5, #163	@ 0xa3
 800f770:	6013      	str	r3, [r2, #0]
 800f772:	e793      	b.n	800f69c <__gethex+0xf4>
 800f774:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f778:	2a2e      	cmp	r2, #46	@ 0x2e
 800f77a:	d012      	beq.n	800f7a2 <__gethex+0x1fa>
 800f77c:	2b20      	cmp	r3, #32
 800f77e:	d104      	bne.n	800f78a <__gethex+0x1e2>
 800f780:	f845 bb04 	str.w	fp, [r5], #4
 800f784:	f04f 0b00 	mov.w	fp, #0
 800f788:	465b      	mov	r3, fp
 800f78a:	7830      	ldrb	r0, [r6, #0]
 800f78c:	9303      	str	r3, [sp, #12]
 800f78e:	f7ff fef6 	bl	800f57e <__hexdig_fun>
 800f792:	9b03      	ldr	r3, [sp, #12]
 800f794:	f000 000f 	and.w	r0, r0, #15
 800f798:	4098      	lsls	r0, r3
 800f79a:	3304      	adds	r3, #4
 800f79c:	ea4b 0b00 	orr.w	fp, fp, r0
 800f7a0:	e7ae      	b.n	800f700 <__gethex+0x158>
 800f7a2:	45b1      	cmp	r9, r6
 800f7a4:	d8ea      	bhi.n	800f77c <__gethex+0x1d4>
 800f7a6:	2201      	movs	r2, #1
 800f7a8:	492a      	ldr	r1, [pc, #168]	@ (800f854 <__gethex+0x2ac>)
 800f7aa:	4630      	mov	r0, r6
 800f7ac:	9303      	str	r3, [sp, #12]
 800f7ae:	f7ff fe29 	bl	800f404 <strncmp>
 800f7b2:	9b03      	ldr	r3, [sp, #12]
 800f7b4:	2800      	cmp	r0, #0
 800f7b6:	d1e1      	bne.n	800f77c <__gethex+0x1d4>
 800f7b8:	e7a2      	b.n	800f700 <__gethex+0x158>
 800f7ba:	1ea9      	subs	r1, r5, #2
 800f7bc:	4620      	mov	r0, r4
 800f7be:	f7fe fb86 	bl	800dece <__any_on>
 800f7c2:	2800      	cmp	r0, #0
 800f7c4:	d0c2      	beq.n	800f74c <__gethex+0x1a4>
 800f7c6:	f04f 0903 	mov.w	r9, #3
 800f7ca:	e7c1      	b.n	800f750 <__gethex+0x1a8>
 800f7cc:	da09      	bge.n	800f7e2 <__gethex+0x23a>
 800f7ce:	1b75      	subs	r5, r6, r5
 800f7d0:	4621      	mov	r1, r4
 800f7d2:	9801      	ldr	r0, [sp, #4]
 800f7d4:	462a      	mov	r2, r5
 800f7d6:	1b7f      	subs	r7, r7, r5
 800f7d8:	f7fe f938 	bl	800da4c <__lshift>
 800f7dc:	4604      	mov	r4, r0
 800f7de:	f100 0a14 	add.w	sl, r0, #20
 800f7e2:	f04f 0900 	mov.w	r9, #0
 800f7e6:	e7b8      	b.n	800f75a <__gethex+0x1b2>
 800f7e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f7ec:	42bd      	cmp	r5, r7
 800f7ee:	dd6f      	ble.n	800f8d0 <__gethex+0x328>
 800f7f0:	1bed      	subs	r5, r5, r7
 800f7f2:	42ae      	cmp	r6, r5
 800f7f4:	dc34      	bgt.n	800f860 <__gethex+0x2b8>
 800f7f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f7fa:	2b02      	cmp	r3, #2
 800f7fc:	d022      	beq.n	800f844 <__gethex+0x29c>
 800f7fe:	2b03      	cmp	r3, #3
 800f800:	d024      	beq.n	800f84c <__gethex+0x2a4>
 800f802:	2b01      	cmp	r3, #1
 800f804:	d115      	bne.n	800f832 <__gethex+0x28a>
 800f806:	42ae      	cmp	r6, r5
 800f808:	d113      	bne.n	800f832 <__gethex+0x28a>
 800f80a:	2e01      	cmp	r6, #1
 800f80c:	d10b      	bne.n	800f826 <__gethex+0x27e>
 800f80e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f812:	2562      	movs	r5, #98	@ 0x62
 800f814:	9a02      	ldr	r2, [sp, #8]
 800f816:	6013      	str	r3, [r2, #0]
 800f818:	2301      	movs	r3, #1
 800f81a:	6123      	str	r3, [r4, #16]
 800f81c:	f8ca 3000 	str.w	r3, [sl]
 800f820:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f822:	601c      	str	r4, [r3, #0]
 800f824:	e73a      	b.n	800f69c <__gethex+0xf4>
 800f826:	1e71      	subs	r1, r6, #1
 800f828:	4620      	mov	r0, r4
 800f82a:	f7fe fb50 	bl	800dece <__any_on>
 800f82e:	2800      	cmp	r0, #0
 800f830:	d1ed      	bne.n	800f80e <__gethex+0x266>
 800f832:	4621      	mov	r1, r4
 800f834:	9801      	ldr	r0, [sp, #4]
 800f836:	f7fd feef 	bl	800d618 <_Bfree>
 800f83a:	2300      	movs	r3, #0
 800f83c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f83e:	2550      	movs	r5, #80	@ 0x50
 800f840:	6013      	str	r3, [r2, #0]
 800f842:	e72b      	b.n	800f69c <__gethex+0xf4>
 800f844:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f846:	2b00      	cmp	r3, #0
 800f848:	d1f3      	bne.n	800f832 <__gethex+0x28a>
 800f84a:	e7e0      	b.n	800f80e <__gethex+0x266>
 800f84c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d1dd      	bne.n	800f80e <__gethex+0x266>
 800f852:	e7ee      	b.n	800f832 <__gethex+0x28a>
 800f854:	080100c8 	.word	0x080100c8
 800f858:	0800ff61 	.word	0x0800ff61
 800f85c:	08010276 	.word	0x08010276
 800f860:	1e6f      	subs	r7, r5, #1
 800f862:	f1b9 0f00 	cmp.w	r9, #0
 800f866:	d130      	bne.n	800f8ca <__gethex+0x322>
 800f868:	b127      	cbz	r7, 800f874 <__gethex+0x2cc>
 800f86a:	4639      	mov	r1, r7
 800f86c:	4620      	mov	r0, r4
 800f86e:	f7fe fb2e 	bl	800dece <__any_on>
 800f872:	4681      	mov	r9, r0
 800f874:	117a      	asrs	r2, r7, #5
 800f876:	2301      	movs	r3, #1
 800f878:	f007 071f 	and.w	r7, r7, #31
 800f87c:	4629      	mov	r1, r5
 800f87e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f882:	4620      	mov	r0, r4
 800f884:	40bb      	lsls	r3, r7
 800f886:	1b76      	subs	r6, r6, r5
 800f888:	2502      	movs	r5, #2
 800f88a:	4213      	tst	r3, r2
 800f88c:	bf18      	it	ne
 800f88e:	f049 0902 	orrne.w	r9, r9, #2
 800f892:	f7ff fe23 	bl	800f4dc <rshift>
 800f896:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f89a:	f1b9 0f00 	cmp.w	r9, #0
 800f89e:	d047      	beq.n	800f930 <__gethex+0x388>
 800f8a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f8a4:	2b02      	cmp	r3, #2
 800f8a6:	d015      	beq.n	800f8d4 <__gethex+0x32c>
 800f8a8:	2b03      	cmp	r3, #3
 800f8aa:	d017      	beq.n	800f8dc <__gethex+0x334>
 800f8ac:	2b01      	cmp	r3, #1
 800f8ae:	d109      	bne.n	800f8c4 <__gethex+0x31c>
 800f8b0:	f019 0f02 	tst.w	r9, #2
 800f8b4:	d006      	beq.n	800f8c4 <__gethex+0x31c>
 800f8b6:	f8da 3000 	ldr.w	r3, [sl]
 800f8ba:	ea49 0903 	orr.w	r9, r9, r3
 800f8be:	f019 0f01 	tst.w	r9, #1
 800f8c2:	d10e      	bne.n	800f8e2 <__gethex+0x33a>
 800f8c4:	f045 0510 	orr.w	r5, r5, #16
 800f8c8:	e032      	b.n	800f930 <__gethex+0x388>
 800f8ca:	f04f 0901 	mov.w	r9, #1
 800f8ce:	e7d1      	b.n	800f874 <__gethex+0x2cc>
 800f8d0:	2501      	movs	r5, #1
 800f8d2:	e7e2      	b.n	800f89a <__gethex+0x2f2>
 800f8d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f8d6:	f1c3 0301 	rsb	r3, r3, #1
 800f8da:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f8dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d0f0      	beq.n	800f8c4 <__gethex+0x31c>
 800f8e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f8e6:	f104 0314 	add.w	r3, r4, #20
 800f8ea:	f04f 0c00 	mov.w	ip, #0
 800f8ee:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f8f2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f8f6:	4618      	mov	r0, r3
 800f8f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f8fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f900:	d01b      	beq.n	800f93a <__gethex+0x392>
 800f902:	3201      	adds	r2, #1
 800f904:	6002      	str	r2, [r0, #0]
 800f906:	2d02      	cmp	r5, #2
 800f908:	f104 0314 	add.w	r3, r4, #20
 800f90c:	d13c      	bne.n	800f988 <__gethex+0x3e0>
 800f90e:	f8d8 2000 	ldr.w	r2, [r8]
 800f912:	3a01      	subs	r2, #1
 800f914:	42b2      	cmp	r2, r6
 800f916:	d109      	bne.n	800f92c <__gethex+0x384>
 800f918:	1171      	asrs	r1, r6, #5
 800f91a:	2201      	movs	r2, #1
 800f91c:	f006 061f 	and.w	r6, r6, #31
 800f920:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f924:	fa02 f606 	lsl.w	r6, r2, r6
 800f928:	421e      	tst	r6, r3
 800f92a:	d13a      	bne.n	800f9a2 <__gethex+0x3fa>
 800f92c:	f045 0520 	orr.w	r5, r5, #32
 800f930:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f932:	601c      	str	r4, [r3, #0]
 800f934:	9b02      	ldr	r3, [sp, #8]
 800f936:	601f      	str	r7, [r3, #0]
 800f938:	e6b0      	b.n	800f69c <__gethex+0xf4>
 800f93a:	4299      	cmp	r1, r3
 800f93c:	f843 cc04 	str.w	ip, [r3, #-4]
 800f940:	d8d9      	bhi.n	800f8f6 <__gethex+0x34e>
 800f942:	68a3      	ldr	r3, [r4, #8]
 800f944:	459b      	cmp	fp, r3
 800f946:	db17      	blt.n	800f978 <__gethex+0x3d0>
 800f948:	6861      	ldr	r1, [r4, #4]
 800f94a:	9801      	ldr	r0, [sp, #4]
 800f94c:	3101      	adds	r1, #1
 800f94e:	f7fd fe23 	bl	800d598 <_Balloc>
 800f952:	4681      	mov	r9, r0
 800f954:	b918      	cbnz	r0, 800f95e <__gethex+0x3b6>
 800f956:	4b1a      	ldr	r3, [pc, #104]	@ (800f9c0 <__gethex+0x418>)
 800f958:	4602      	mov	r2, r0
 800f95a:	2184      	movs	r1, #132	@ 0x84
 800f95c:	e6c5      	b.n	800f6ea <__gethex+0x142>
 800f95e:	6922      	ldr	r2, [r4, #16]
 800f960:	f104 010c 	add.w	r1, r4, #12
 800f964:	300c      	adds	r0, #12
 800f966:	3202      	adds	r2, #2
 800f968:	0092      	lsls	r2, r2, #2
 800f96a:	f7ff fd6d 	bl	800f448 <memcpy>
 800f96e:	4621      	mov	r1, r4
 800f970:	464c      	mov	r4, r9
 800f972:	9801      	ldr	r0, [sp, #4]
 800f974:	f7fd fe50 	bl	800d618 <_Bfree>
 800f978:	6923      	ldr	r3, [r4, #16]
 800f97a:	1c5a      	adds	r2, r3, #1
 800f97c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f980:	6122      	str	r2, [r4, #16]
 800f982:	2201      	movs	r2, #1
 800f984:	615a      	str	r2, [r3, #20]
 800f986:	e7be      	b.n	800f906 <__gethex+0x35e>
 800f988:	6922      	ldr	r2, [r4, #16]
 800f98a:	455a      	cmp	r2, fp
 800f98c:	dd0b      	ble.n	800f9a6 <__gethex+0x3fe>
 800f98e:	2101      	movs	r1, #1
 800f990:	4620      	mov	r0, r4
 800f992:	f7ff fda3 	bl	800f4dc <rshift>
 800f996:	3701      	adds	r7, #1
 800f998:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f99c:	42bb      	cmp	r3, r7
 800f99e:	f6ff aee0 	blt.w	800f762 <__gethex+0x1ba>
 800f9a2:	2501      	movs	r5, #1
 800f9a4:	e7c2      	b.n	800f92c <__gethex+0x384>
 800f9a6:	f016 061f 	ands.w	r6, r6, #31
 800f9aa:	d0fa      	beq.n	800f9a2 <__gethex+0x3fa>
 800f9ac:	4453      	add	r3, sl
 800f9ae:	f1c6 0620 	rsb	r6, r6, #32
 800f9b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f9b6:	f7fd fee3 	bl	800d780 <__hi0bits>
 800f9ba:	42b0      	cmp	r0, r6
 800f9bc:	dbe7      	blt.n	800f98e <__gethex+0x3e6>
 800f9be:	e7f0      	b.n	800f9a2 <__gethex+0x3fa>
 800f9c0:	0800ff61 	.word	0x0800ff61

0800f9c4 <L_shift>:
 800f9c4:	f1c2 0208 	rsb	r2, r2, #8
 800f9c8:	0092      	lsls	r2, r2, #2
 800f9ca:	b570      	push	{r4, r5, r6, lr}
 800f9cc:	f1c2 0620 	rsb	r6, r2, #32
 800f9d0:	6843      	ldr	r3, [r0, #4]
 800f9d2:	6804      	ldr	r4, [r0, #0]
 800f9d4:	fa03 f506 	lsl.w	r5, r3, r6
 800f9d8:	40d3      	lsrs	r3, r2
 800f9da:	432c      	orrs	r4, r5
 800f9dc:	6004      	str	r4, [r0, #0]
 800f9de:	f840 3f04 	str.w	r3, [r0, #4]!
 800f9e2:	4288      	cmp	r0, r1
 800f9e4:	d3f4      	bcc.n	800f9d0 <L_shift+0xc>
 800f9e6:	bd70      	pop	{r4, r5, r6, pc}

0800f9e8 <__match>:
 800f9e8:	6803      	ldr	r3, [r0, #0]
 800f9ea:	3301      	adds	r3, #1
 800f9ec:	b530      	push	{r4, r5, lr}
 800f9ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f9f2:	b914      	cbnz	r4, 800f9fa <__match+0x12>
 800f9f4:	6003      	str	r3, [r0, #0]
 800f9f6:	2001      	movs	r0, #1
 800f9f8:	bd30      	pop	{r4, r5, pc}
 800f9fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f9fe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800fa02:	2d19      	cmp	r5, #25
 800fa04:	bf98      	it	ls
 800fa06:	3220      	addls	r2, #32
 800fa08:	42a2      	cmp	r2, r4
 800fa0a:	d0f0      	beq.n	800f9ee <__match+0x6>
 800fa0c:	2000      	movs	r0, #0
 800fa0e:	e7f3      	b.n	800f9f8 <__match+0x10>

0800fa10 <__hexnan>:
 800fa10:	680b      	ldr	r3, [r1, #0]
 800fa12:	6801      	ldr	r1, [r0, #0]
 800fa14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa18:	115e      	asrs	r6, r3, #5
 800fa1a:	f013 031f 	ands.w	r3, r3, #31
 800fa1e:	f04f 0500 	mov.w	r5, #0
 800fa22:	b087      	sub	sp, #28
 800fa24:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fa28:	4682      	mov	sl, r0
 800fa2a:	4690      	mov	r8, r2
 800fa2c:	46ab      	mov	fp, r5
 800fa2e:	bf18      	it	ne
 800fa30:	3604      	addne	r6, #4
 800fa32:	9301      	str	r3, [sp, #4]
 800fa34:	9502      	str	r5, [sp, #8]
 800fa36:	1f37      	subs	r7, r6, #4
 800fa38:	f846 5c04 	str.w	r5, [r6, #-4]
 800fa3c:	46b9      	mov	r9, r7
 800fa3e:	463c      	mov	r4, r7
 800fa40:	1c4b      	adds	r3, r1, #1
 800fa42:	784a      	ldrb	r2, [r1, #1]
 800fa44:	9303      	str	r3, [sp, #12]
 800fa46:	b342      	cbz	r2, 800fa9a <__hexnan+0x8a>
 800fa48:	4610      	mov	r0, r2
 800fa4a:	9105      	str	r1, [sp, #20]
 800fa4c:	9204      	str	r2, [sp, #16]
 800fa4e:	f7ff fd96 	bl	800f57e <__hexdig_fun>
 800fa52:	2800      	cmp	r0, #0
 800fa54:	d151      	bne.n	800fafa <__hexnan+0xea>
 800fa56:	9a04      	ldr	r2, [sp, #16]
 800fa58:	9905      	ldr	r1, [sp, #20]
 800fa5a:	2a20      	cmp	r2, #32
 800fa5c:	d818      	bhi.n	800fa90 <__hexnan+0x80>
 800fa5e:	9b02      	ldr	r3, [sp, #8]
 800fa60:	459b      	cmp	fp, r3
 800fa62:	dd13      	ble.n	800fa8c <__hexnan+0x7c>
 800fa64:	454c      	cmp	r4, r9
 800fa66:	d206      	bcs.n	800fa76 <__hexnan+0x66>
 800fa68:	2d07      	cmp	r5, #7
 800fa6a:	dc04      	bgt.n	800fa76 <__hexnan+0x66>
 800fa6c:	462a      	mov	r2, r5
 800fa6e:	4649      	mov	r1, r9
 800fa70:	4620      	mov	r0, r4
 800fa72:	f7ff ffa7 	bl	800f9c4 <L_shift>
 800fa76:	4544      	cmp	r4, r8
 800fa78:	d951      	bls.n	800fb1e <__hexnan+0x10e>
 800fa7a:	2300      	movs	r3, #0
 800fa7c:	f1a4 0904 	sub.w	r9, r4, #4
 800fa80:	f8cd b008 	str.w	fp, [sp, #8]
 800fa84:	f844 3c04 	str.w	r3, [r4, #-4]
 800fa88:	461d      	mov	r5, r3
 800fa8a:	464c      	mov	r4, r9
 800fa8c:	9903      	ldr	r1, [sp, #12]
 800fa8e:	e7d7      	b.n	800fa40 <__hexnan+0x30>
 800fa90:	2a29      	cmp	r2, #41	@ 0x29
 800fa92:	d156      	bne.n	800fb42 <__hexnan+0x132>
 800fa94:	3102      	adds	r1, #2
 800fa96:	f8ca 1000 	str.w	r1, [sl]
 800fa9a:	f1bb 0f00 	cmp.w	fp, #0
 800fa9e:	d050      	beq.n	800fb42 <__hexnan+0x132>
 800faa0:	454c      	cmp	r4, r9
 800faa2:	d206      	bcs.n	800fab2 <__hexnan+0xa2>
 800faa4:	2d07      	cmp	r5, #7
 800faa6:	dc04      	bgt.n	800fab2 <__hexnan+0xa2>
 800faa8:	462a      	mov	r2, r5
 800faaa:	4649      	mov	r1, r9
 800faac:	4620      	mov	r0, r4
 800faae:	f7ff ff89 	bl	800f9c4 <L_shift>
 800fab2:	4544      	cmp	r4, r8
 800fab4:	d935      	bls.n	800fb22 <__hexnan+0x112>
 800fab6:	f1a8 0204 	sub.w	r2, r8, #4
 800faba:	4623      	mov	r3, r4
 800fabc:	f853 1b04 	ldr.w	r1, [r3], #4
 800fac0:	429f      	cmp	r7, r3
 800fac2:	f842 1f04 	str.w	r1, [r2, #4]!
 800fac6:	d2f9      	bcs.n	800fabc <__hexnan+0xac>
 800fac8:	1b3b      	subs	r3, r7, r4
 800faca:	3e03      	subs	r6, #3
 800facc:	3401      	adds	r4, #1
 800face:	2200      	movs	r2, #0
 800fad0:	f023 0303 	bic.w	r3, r3, #3
 800fad4:	3304      	adds	r3, #4
 800fad6:	42b4      	cmp	r4, r6
 800fad8:	bf88      	it	hi
 800fada:	2304      	movhi	r3, #4
 800fadc:	4443      	add	r3, r8
 800fade:	f843 2b04 	str.w	r2, [r3], #4
 800fae2:	429f      	cmp	r7, r3
 800fae4:	d2fb      	bcs.n	800fade <__hexnan+0xce>
 800fae6:	683b      	ldr	r3, [r7, #0]
 800fae8:	b91b      	cbnz	r3, 800faf2 <__hexnan+0xe2>
 800faea:	4547      	cmp	r7, r8
 800faec:	d127      	bne.n	800fb3e <__hexnan+0x12e>
 800faee:	2301      	movs	r3, #1
 800faf0:	603b      	str	r3, [r7, #0]
 800faf2:	2005      	movs	r0, #5
 800faf4:	b007      	add	sp, #28
 800faf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fafa:	3501      	adds	r5, #1
 800fafc:	f10b 0b01 	add.w	fp, fp, #1
 800fb00:	2d08      	cmp	r5, #8
 800fb02:	dd05      	ble.n	800fb10 <__hexnan+0x100>
 800fb04:	4544      	cmp	r4, r8
 800fb06:	d9c1      	bls.n	800fa8c <__hexnan+0x7c>
 800fb08:	2300      	movs	r3, #0
 800fb0a:	3c04      	subs	r4, #4
 800fb0c:	2501      	movs	r5, #1
 800fb0e:	6023      	str	r3, [r4, #0]
 800fb10:	6822      	ldr	r2, [r4, #0]
 800fb12:	f000 000f 	and.w	r0, r0, #15
 800fb16:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800fb1a:	6020      	str	r0, [r4, #0]
 800fb1c:	e7b6      	b.n	800fa8c <__hexnan+0x7c>
 800fb1e:	2508      	movs	r5, #8
 800fb20:	e7b4      	b.n	800fa8c <__hexnan+0x7c>
 800fb22:	9b01      	ldr	r3, [sp, #4]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d0de      	beq.n	800fae6 <__hexnan+0xd6>
 800fb28:	f1c3 0320 	rsb	r3, r3, #32
 800fb2c:	f04f 32ff 	mov.w	r2, #4294967295
 800fb30:	40da      	lsrs	r2, r3
 800fb32:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800fb36:	4013      	ands	r3, r2
 800fb38:	f846 3c04 	str.w	r3, [r6, #-4]
 800fb3c:	e7d3      	b.n	800fae6 <__hexnan+0xd6>
 800fb3e:	3f04      	subs	r7, #4
 800fb40:	e7d1      	b.n	800fae6 <__hexnan+0xd6>
 800fb42:	2004      	movs	r0, #4
 800fb44:	e7d6      	b.n	800faf4 <__hexnan+0xe4>

0800fb46 <__ascii_mbtowc>:
 800fb46:	b082      	sub	sp, #8
 800fb48:	b901      	cbnz	r1, 800fb4c <__ascii_mbtowc+0x6>
 800fb4a:	a901      	add	r1, sp, #4
 800fb4c:	b142      	cbz	r2, 800fb60 <__ascii_mbtowc+0x1a>
 800fb4e:	b14b      	cbz	r3, 800fb64 <__ascii_mbtowc+0x1e>
 800fb50:	7813      	ldrb	r3, [r2, #0]
 800fb52:	600b      	str	r3, [r1, #0]
 800fb54:	7812      	ldrb	r2, [r2, #0]
 800fb56:	1e10      	subs	r0, r2, #0
 800fb58:	bf18      	it	ne
 800fb5a:	2001      	movne	r0, #1
 800fb5c:	b002      	add	sp, #8
 800fb5e:	4770      	bx	lr
 800fb60:	4610      	mov	r0, r2
 800fb62:	e7fb      	b.n	800fb5c <__ascii_mbtowc+0x16>
 800fb64:	f06f 0001 	mvn.w	r0, #1
 800fb68:	e7f8      	b.n	800fb5c <__ascii_mbtowc+0x16>

0800fb6a <_realloc_r>:
 800fb6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb6e:	4680      	mov	r8, r0
 800fb70:	4615      	mov	r5, r2
 800fb72:	460c      	mov	r4, r1
 800fb74:	b921      	cbnz	r1, 800fb80 <_realloc_r+0x16>
 800fb76:	4611      	mov	r1, r2
 800fb78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb7c:	f7fd bc80 	b.w	800d480 <_malloc_r>
 800fb80:	b92a      	cbnz	r2, 800fb8e <_realloc_r+0x24>
 800fb82:	f7fd fc09 	bl	800d398 <_free_r>
 800fb86:	2400      	movs	r4, #0
 800fb88:	4620      	mov	r0, r4
 800fb8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb8e:	f000 f8c4 	bl	800fd1a <_malloc_usable_size_r>
 800fb92:	4285      	cmp	r5, r0
 800fb94:	4606      	mov	r6, r0
 800fb96:	d802      	bhi.n	800fb9e <_realloc_r+0x34>
 800fb98:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800fb9c:	d8f4      	bhi.n	800fb88 <_realloc_r+0x1e>
 800fb9e:	4629      	mov	r1, r5
 800fba0:	4640      	mov	r0, r8
 800fba2:	f7fd fc6d 	bl	800d480 <_malloc_r>
 800fba6:	4607      	mov	r7, r0
 800fba8:	2800      	cmp	r0, #0
 800fbaa:	d0ec      	beq.n	800fb86 <_realloc_r+0x1c>
 800fbac:	42b5      	cmp	r5, r6
 800fbae:	462a      	mov	r2, r5
 800fbb0:	4621      	mov	r1, r4
 800fbb2:	bf28      	it	cs
 800fbb4:	4632      	movcs	r2, r6
 800fbb6:	f7ff fc47 	bl	800f448 <memcpy>
 800fbba:	4621      	mov	r1, r4
 800fbbc:	4640      	mov	r0, r8
 800fbbe:	463c      	mov	r4, r7
 800fbc0:	f7fd fbea 	bl	800d398 <_free_r>
 800fbc4:	e7e0      	b.n	800fb88 <_realloc_r+0x1e>

0800fbc6 <__ascii_wctomb>:
 800fbc6:	4603      	mov	r3, r0
 800fbc8:	4608      	mov	r0, r1
 800fbca:	b141      	cbz	r1, 800fbde <__ascii_wctomb+0x18>
 800fbcc:	2aff      	cmp	r2, #255	@ 0xff
 800fbce:	d904      	bls.n	800fbda <__ascii_wctomb+0x14>
 800fbd0:	228a      	movs	r2, #138	@ 0x8a
 800fbd2:	f04f 30ff 	mov.w	r0, #4294967295
 800fbd6:	601a      	str	r2, [r3, #0]
 800fbd8:	4770      	bx	lr
 800fbda:	2001      	movs	r0, #1
 800fbdc:	700a      	strb	r2, [r1, #0]
 800fbde:	4770      	bx	lr

0800fbe0 <fiprintf>:
 800fbe0:	b40e      	push	{r1, r2, r3}
 800fbe2:	b503      	push	{r0, r1, lr}
 800fbe4:	ab03      	add	r3, sp, #12
 800fbe6:	4601      	mov	r1, r0
 800fbe8:	4805      	ldr	r0, [pc, #20]	@ (800fc00 <fiprintf+0x20>)
 800fbea:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbee:	6800      	ldr	r0, [r0, #0]
 800fbf0:	9301      	str	r3, [sp, #4]
 800fbf2:	f7ff f995 	bl	800ef20 <_vfiprintf_r>
 800fbf6:	b002      	add	sp, #8
 800fbf8:	f85d eb04 	ldr.w	lr, [sp], #4
 800fbfc:	b003      	add	sp, #12
 800fbfe:	4770      	bx	lr
 800fc00:	2000001c 	.word	0x2000001c

0800fc04 <__swhatbuf_r>:
 800fc04:	b570      	push	{r4, r5, r6, lr}
 800fc06:	460c      	mov	r4, r1
 800fc08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc0c:	b096      	sub	sp, #88	@ 0x58
 800fc0e:	4615      	mov	r5, r2
 800fc10:	2900      	cmp	r1, #0
 800fc12:	461e      	mov	r6, r3
 800fc14:	da0c      	bge.n	800fc30 <__swhatbuf_r+0x2c>
 800fc16:	89a3      	ldrh	r3, [r4, #12]
 800fc18:	2100      	movs	r1, #0
 800fc1a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fc1e:	bf14      	ite	ne
 800fc20:	2340      	movne	r3, #64	@ 0x40
 800fc22:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fc26:	2000      	movs	r0, #0
 800fc28:	6031      	str	r1, [r6, #0]
 800fc2a:	602b      	str	r3, [r5, #0]
 800fc2c:	b016      	add	sp, #88	@ 0x58
 800fc2e:	bd70      	pop	{r4, r5, r6, pc}
 800fc30:	466a      	mov	r2, sp
 800fc32:	f000 f849 	bl	800fcc8 <_fstat_r>
 800fc36:	2800      	cmp	r0, #0
 800fc38:	dbed      	blt.n	800fc16 <__swhatbuf_r+0x12>
 800fc3a:	9901      	ldr	r1, [sp, #4]
 800fc3c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fc40:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fc44:	4259      	negs	r1, r3
 800fc46:	4159      	adcs	r1, r3
 800fc48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fc4c:	e7eb      	b.n	800fc26 <__swhatbuf_r+0x22>

0800fc4e <__smakebuf_r>:
 800fc4e:	898b      	ldrh	r3, [r1, #12]
 800fc50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc52:	079d      	lsls	r5, r3, #30
 800fc54:	4606      	mov	r6, r0
 800fc56:	460c      	mov	r4, r1
 800fc58:	d507      	bpl.n	800fc6a <__smakebuf_r+0x1c>
 800fc5a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fc5e:	6023      	str	r3, [r4, #0]
 800fc60:	6123      	str	r3, [r4, #16]
 800fc62:	2301      	movs	r3, #1
 800fc64:	6163      	str	r3, [r4, #20]
 800fc66:	b003      	add	sp, #12
 800fc68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc6a:	ab01      	add	r3, sp, #4
 800fc6c:	466a      	mov	r2, sp
 800fc6e:	f7ff ffc9 	bl	800fc04 <__swhatbuf_r>
 800fc72:	9f00      	ldr	r7, [sp, #0]
 800fc74:	4605      	mov	r5, r0
 800fc76:	4630      	mov	r0, r6
 800fc78:	4639      	mov	r1, r7
 800fc7a:	f7fd fc01 	bl	800d480 <_malloc_r>
 800fc7e:	b948      	cbnz	r0, 800fc94 <__smakebuf_r+0x46>
 800fc80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc84:	059a      	lsls	r2, r3, #22
 800fc86:	d4ee      	bmi.n	800fc66 <__smakebuf_r+0x18>
 800fc88:	f023 0303 	bic.w	r3, r3, #3
 800fc8c:	f043 0302 	orr.w	r3, r3, #2
 800fc90:	81a3      	strh	r3, [r4, #12]
 800fc92:	e7e2      	b.n	800fc5a <__smakebuf_r+0xc>
 800fc94:	89a3      	ldrh	r3, [r4, #12]
 800fc96:	6020      	str	r0, [r4, #0]
 800fc98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc9c:	81a3      	strh	r3, [r4, #12]
 800fc9e:	9b01      	ldr	r3, [sp, #4]
 800fca0:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fca4:	b15b      	cbz	r3, 800fcbe <__smakebuf_r+0x70>
 800fca6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fcaa:	4630      	mov	r0, r6
 800fcac:	f000 f81e 	bl	800fcec <_isatty_r>
 800fcb0:	b128      	cbz	r0, 800fcbe <__smakebuf_r+0x70>
 800fcb2:	89a3      	ldrh	r3, [r4, #12]
 800fcb4:	f023 0303 	bic.w	r3, r3, #3
 800fcb8:	f043 0301 	orr.w	r3, r3, #1
 800fcbc:	81a3      	strh	r3, [r4, #12]
 800fcbe:	89a3      	ldrh	r3, [r4, #12]
 800fcc0:	431d      	orrs	r5, r3
 800fcc2:	81a5      	strh	r5, [r4, #12]
 800fcc4:	e7cf      	b.n	800fc66 <__smakebuf_r+0x18>
	...

0800fcc8 <_fstat_r>:
 800fcc8:	b538      	push	{r3, r4, r5, lr}
 800fcca:	2300      	movs	r3, #0
 800fccc:	4d06      	ldr	r5, [pc, #24]	@ (800fce8 <_fstat_r+0x20>)
 800fcce:	4604      	mov	r4, r0
 800fcd0:	4608      	mov	r0, r1
 800fcd2:	4611      	mov	r1, r2
 800fcd4:	602b      	str	r3, [r5, #0]
 800fcd6:	f7f2 fb03 	bl	80022e0 <_fstat>
 800fcda:	1c43      	adds	r3, r0, #1
 800fcdc:	d102      	bne.n	800fce4 <_fstat_r+0x1c>
 800fcde:	682b      	ldr	r3, [r5, #0]
 800fce0:	b103      	cbz	r3, 800fce4 <_fstat_r+0x1c>
 800fce2:	6023      	str	r3, [r4, #0]
 800fce4:	bd38      	pop	{r3, r4, r5, pc}
 800fce6:	bf00      	nop
 800fce8:	20001de8 	.word	0x20001de8

0800fcec <_isatty_r>:
 800fcec:	b538      	push	{r3, r4, r5, lr}
 800fcee:	2300      	movs	r3, #0
 800fcf0:	4d05      	ldr	r5, [pc, #20]	@ (800fd08 <_isatty_r+0x1c>)
 800fcf2:	4604      	mov	r4, r0
 800fcf4:	4608      	mov	r0, r1
 800fcf6:	602b      	str	r3, [r5, #0]
 800fcf8:	f7f2 fb02 	bl	8002300 <_isatty>
 800fcfc:	1c43      	adds	r3, r0, #1
 800fcfe:	d102      	bne.n	800fd06 <_isatty_r+0x1a>
 800fd00:	682b      	ldr	r3, [r5, #0]
 800fd02:	b103      	cbz	r3, 800fd06 <_isatty_r+0x1a>
 800fd04:	6023      	str	r3, [r4, #0]
 800fd06:	bd38      	pop	{r3, r4, r5, pc}
 800fd08:	20001de8 	.word	0x20001de8

0800fd0c <abort>:
 800fd0c:	2006      	movs	r0, #6
 800fd0e:	b508      	push	{r3, lr}
 800fd10:	f000 f834 	bl	800fd7c <raise>
 800fd14:	2001      	movs	r0, #1
 800fd16:	f7f2 fa93 	bl	8002240 <_exit>

0800fd1a <_malloc_usable_size_r>:
 800fd1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fd1e:	1f18      	subs	r0, r3, #4
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	bfbc      	itt	lt
 800fd24:	580b      	ldrlt	r3, [r1, r0]
 800fd26:	18c0      	addlt	r0, r0, r3
 800fd28:	4770      	bx	lr

0800fd2a <_raise_r>:
 800fd2a:	291f      	cmp	r1, #31
 800fd2c:	b538      	push	{r3, r4, r5, lr}
 800fd2e:	4605      	mov	r5, r0
 800fd30:	460c      	mov	r4, r1
 800fd32:	d904      	bls.n	800fd3e <_raise_r+0x14>
 800fd34:	2316      	movs	r3, #22
 800fd36:	6003      	str	r3, [r0, #0]
 800fd38:	f04f 30ff 	mov.w	r0, #4294967295
 800fd3c:	bd38      	pop	{r3, r4, r5, pc}
 800fd3e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fd40:	b112      	cbz	r2, 800fd48 <_raise_r+0x1e>
 800fd42:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fd46:	b94b      	cbnz	r3, 800fd5c <_raise_r+0x32>
 800fd48:	4628      	mov	r0, r5
 800fd4a:	f000 f831 	bl	800fdb0 <_getpid_r>
 800fd4e:	4622      	mov	r2, r4
 800fd50:	4601      	mov	r1, r0
 800fd52:	4628      	mov	r0, r5
 800fd54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd58:	f000 b818 	b.w	800fd8c <_kill_r>
 800fd5c:	2b01      	cmp	r3, #1
 800fd5e:	d00a      	beq.n	800fd76 <_raise_r+0x4c>
 800fd60:	1c59      	adds	r1, r3, #1
 800fd62:	d103      	bne.n	800fd6c <_raise_r+0x42>
 800fd64:	2316      	movs	r3, #22
 800fd66:	6003      	str	r3, [r0, #0]
 800fd68:	2001      	movs	r0, #1
 800fd6a:	e7e7      	b.n	800fd3c <_raise_r+0x12>
 800fd6c:	2100      	movs	r1, #0
 800fd6e:	4620      	mov	r0, r4
 800fd70:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fd74:	4798      	blx	r3
 800fd76:	2000      	movs	r0, #0
 800fd78:	e7e0      	b.n	800fd3c <_raise_r+0x12>
	...

0800fd7c <raise>:
 800fd7c:	4b02      	ldr	r3, [pc, #8]	@ (800fd88 <raise+0xc>)
 800fd7e:	4601      	mov	r1, r0
 800fd80:	6818      	ldr	r0, [r3, #0]
 800fd82:	f7ff bfd2 	b.w	800fd2a <_raise_r>
 800fd86:	bf00      	nop
 800fd88:	2000001c 	.word	0x2000001c

0800fd8c <_kill_r>:
 800fd8c:	b538      	push	{r3, r4, r5, lr}
 800fd8e:	2300      	movs	r3, #0
 800fd90:	4d06      	ldr	r5, [pc, #24]	@ (800fdac <_kill_r+0x20>)
 800fd92:	4604      	mov	r4, r0
 800fd94:	4608      	mov	r0, r1
 800fd96:	4611      	mov	r1, r2
 800fd98:	602b      	str	r3, [r5, #0]
 800fd9a:	f7f2 fa41 	bl	8002220 <_kill>
 800fd9e:	1c43      	adds	r3, r0, #1
 800fda0:	d102      	bne.n	800fda8 <_kill_r+0x1c>
 800fda2:	682b      	ldr	r3, [r5, #0]
 800fda4:	b103      	cbz	r3, 800fda8 <_kill_r+0x1c>
 800fda6:	6023      	str	r3, [r4, #0]
 800fda8:	bd38      	pop	{r3, r4, r5, pc}
 800fdaa:	bf00      	nop
 800fdac:	20001de8 	.word	0x20001de8

0800fdb0 <_getpid_r>:
 800fdb0:	f7f2 ba2e 	b.w	8002210 <_getpid>

0800fdb4 <_init>:
 800fdb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdb6:	bf00      	nop
 800fdb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fdba:	bc08      	pop	{r3}
 800fdbc:	469e      	mov	lr, r3
 800fdbe:	4770      	bx	lr

0800fdc0 <_fini>:
 800fdc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdc2:	bf00      	nop
 800fdc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fdc6:	bc08      	pop	{r3}
 800fdc8:	469e      	mov	lr, r3
 800fdca:	4770      	bx	lr
