Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat May 19 17:36:20 2018
| Host         : DESKTOP-0KG3I12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_controller_timing_summary_routed.rpt -pb hdmi_controller_timing_summary_routed.pb -rpx hdmi_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 128 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.156        0.000                      0                  253        0.094        0.000                      0                  253        1.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk_sys                    {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_hdmi    {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_hdmi    {0.000 2.000}        4.000           250.000         
  clkfbout_clk_wiz_hdmi    {0.000 4.000}        8.000           125.000         
sys_clk_pin                {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_hdmi_1  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_hdmi_1  {0.000 2.000}        4.000           250.000         
  clkfbout_clk_wiz_hdmi_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out1_clk_wiz_hdmi         32.810        0.000                      0                  206        0.184        0.000                      0                  206       19.500        0.000                       0                    99  
  clk_out2_clk_wiz_hdmi          1.593        0.000                      0                   31        0.256        0.000                      0                   31        1.500        0.000                       0                    33  
  clkfbout_clk_wiz_hdmi                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_clk_wiz_hdmi_1       32.812        0.000                      0                  206        0.184        0.000                      0                  206       19.500        0.000                       0                    99  
  clk_out2_clk_wiz_hdmi_1        1.593        0.000                      0                   31        0.256        0.000                      0                   31        1.500        0.000                       0                    33  
  clkfbout_clk_wiz_hdmi_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_hdmi_1  clk_out1_clk_wiz_hdmi         32.810        0.000                      0                  206        0.094        0.000                      0                  206  
clk_out1_clk_wiz_hdmi    clk_out2_clk_wiz_hdmi          1.156        0.000                      0                   16        0.171        0.000                      0                   16  
clk_out1_clk_wiz_hdmi_1  clk_out2_clk_wiz_hdmi          1.158        0.000                      0                   16        0.173        0.000                      0                   16  
clk_out2_clk_wiz_hdmi_1  clk_out2_clk_wiz_hdmi          1.593        0.000                      0                   31        0.193        0.000                      0                   31  
clk_out1_clk_wiz_hdmi    clk_out1_clk_wiz_hdmi_1       32.810        0.000                      0                  206        0.094        0.000                      0                  206  
clk_out1_clk_wiz_hdmi    clk_out2_clk_wiz_hdmi_1        1.156        0.000                      0                   16        0.171        0.000                      0                   16  
clk_out2_clk_wiz_hdmi    clk_out2_clk_wiz_hdmi_1        1.593        0.000                      0                   31        0.193        0.000                      0                   31  
clk_out1_clk_wiz_hdmi_1  clk_out2_clk_wiz_hdmi_1        1.158        0.000                      0                   16        0.173        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_hdmi
  To Clock:  clk_out1_clk_wiz_hdmi

Setup :            0  Failing Endpoints,  Worst Slack       32.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.810ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bvx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 1.468ns (21.828%)  route 5.257ns (78.172%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.866    -2.358    clk
    SLICE_X112Y99        FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518    -1.840 r  y_reg[5]/Q
                         net (fo=20, routed)          1.820    -0.020    y_reg__0[5]
    SLICE_X107Y101       LUT3 (Prop_lut3_I0_O)        0.124     0.104 r  leds[0]_i_11/O
                         net (fo=1, routed)           0.000     0.104    leds[0]_i_11_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.654 r  leds_reg[0]_i_4/CO[3]
                         net (fo=5, routed)           1.708     2.362    leds2
    SLICE_X108Y98        LUT6 (Prop_lut6_I0_O)        0.124     2.486 r  bvx[3]_i_2/O
                         net (fo=2, routed)           1.346     3.833    bvx
    SLICE_X105Y97        LUT2 (Prop_lut2_I0_O)        0.152     3.985 r  bvx[3]_i_1/O
                         net (fo=1, routed)           0.382     4.367    bvx[3]_i_1_n_0
    SLICE_X104Y97        FDRE                                         r  bvx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.610    37.923    clk
    SLICE_X104Y97        FDRE                                         r  bvx_reg[3]/C
                         clock pessimism             -0.423    37.500    
                         clock uncertainty           -0.090    37.410    
    SLICE_X104Y97        FDRE (Setup_fdre_C_D)       -0.233    37.177    bvx_reg[3]
  -------------------------------------------------------------------
                         required time                         37.177    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                 32.810    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bvy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 1.564ns (24.103%)  route 4.925ns (75.897%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 37.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.866    -2.358    clk
    SLICE_X112Y99        FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518    -1.840 r  y_reg[5]/Q
                         net (fo=20, routed)          1.820    -0.020    y_reg__0[5]
    SLICE_X107Y101       LUT3 (Prop_lut3_I0_O)        0.124     0.104 r  leds[0]_i_11/O
                         net (fo=1, routed)           0.000     0.104    leds[0]_i_11_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.654 r  leds_reg[0]_i_4/CO[3]
                         net (fo=5, routed)           1.430     2.084    leds2
    SLICE_X108Y98        LUT4 (Prop_lut4_I3_O)        0.124     2.208 r  bposy[9]_i_2/O
                         net (fo=21, routed)          1.018     3.227    p_4_in
    SLICE_X110Y96        LUT6 (Prop_lut6_I0_O)        0.124     3.351 r  bvy[3]_i_2/O
                         net (fo=2, routed)           0.656     4.006    bvy
    SLICE_X111Y96        LUT2 (Prop_lut2_I0_O)        0.124     4.130 r  bvy[2]_i_1/O
                         net (fo=1, routed)           0.000     4.130    bvy[2]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  bvy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.686    37.999    clk
    SLICE_X111Y96        FDRE                                         r  bvy_reg[2]/C
                         clock pessimism             -0.383    37.616    
                         clock uncertainty           -0.090    37.526    
    SLICE_X111Y96        FDRE (Setup_fdre_C_D)        0.029    37.555    bvy_reg[2]
  -------------------------------------------------------------------
                         required time                         37.555    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.442ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bvy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 1.592ns (24.429%)  route 4.925ns (75.571%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 37.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.866    -2.358    clk
    SLICE_X112Y99        FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518    -1.840 r  y_reg[5]/Q
                         net (fo=20, routed)          1.820    -0.020    y_reg__0[5]
    SLICE_X107Y101       LUT3 (Prop_lut3_I0_O)        0.124     0.104 r  leds[0]_i_11/O
                         net (fo=1, routed)           0.000     0.104    leds[0]_i_11_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.654 r  leds_reg[0]_i_4/CO[3]
                         net (fo=5, routed)           1.430     2.084    leds2
    SLICE_X108Y98        LUT4 (Prop_lut4_I3_O)        0.124     2.208 r  bposy[9]_i_2/O
                         net (fo=21, routed)          1.018     3.227    p_4_in
    SLICE_X110Y96        LUT6 (Prop_lut6_I0_O)        0.124     3.351 r  bvy[3]_i_2/O
                         net (fo=2, routed)           0.656     4.006    bvy
    SLICE_X111Y96        LUT2 (Prop_lut2_I0_O)        0.152     4.158 r  bvy[3]_i_1/O
                         net (fo=1, routed)           0.000     4.158    bvy[3]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  bvy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.686    37.999    clk
    SLICE_X111Y96        FDRE                                         r  bvy_reg[3]/C
                         clock pessimism             -0.383    37.616    
                         clock uncertainty           -0.090    37.526    
    SLICE_X111Y96        FDRE (Setup_fdre_C_D)        0.075    37.601    bvy_reg[3]
  -------------------------------------------------------------------
                         required time                         37.601    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                 33.442    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposx_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposx_reg[1]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposx_reg[1]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDRE                                         r  bposx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDRE                                         r  bposx_reg[2]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDRE (Setup_fdre_C_R)       -0.429    36.953    bposx_reg[2]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposx_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposx_reg[3]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposx_reg[3]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposx_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposx_reg[5]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposx_reg[5]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposy_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposy_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposy_reg[3]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposy_reg[3]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposy_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposy_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposy_reg[5]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposy_reg[5]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposy_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposy_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposy_reg[6]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposy_reg[6]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/data_to_serializer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X107Y105       FDRE                                         r  tdms_tx/tmds_enc0/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/total_disp_reg[2]/Q
                         net (fo=7, routed)           0.103    -0.218    tdms_tx/tmds_enc0/total_disp_reg_n_0_[2]
    SLICE_X106Y105       LUT6 (Prop_lut6_I2_O)        0.045    -0.173 r  tdms_tx/tmds_enc0/data_to_serializer[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    tdms_tx/tmds_enc0/data_out[7]
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.991    -0.228    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/C
                         clock pessimism             -0.221    -0.449    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.092    -0.357    tdms_tx/tmds_enc0/data_to_serializer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/total_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/data_to_serializer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X107Y105       FDRE                                         r  tdms_tx/tmds_enc0/total_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/total_disp_reg[1]/Q
                         net (fo=7, routed)           0.142    -0.179    tdms_tx/tmds_enc0/total_disp_reg_n_0_[1]
    SLICE_X106Y105       LUT6 (Prop_lut6_I4_O)        0.045    -0.134 r  tdms_tx/tmds_enc0/data_to_serializer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    tdms_tx/tmds_enc0/data_out[6]
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.991    -0.228    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/C
                         clock pessimism             -0.221    -0.449    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.092    -0.357    tdms_tx/tmds_enc0/data_to_serializer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/total_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/data_to_serializer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X107Y105       FDRE                                         r  tdms_tx/tmds_enc0/total_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/total_disp_reg[1]/Q
                         net (fo=7, routed)           0.141    -0.180    tdms_tx/tmds_enc0/total_disp_reg_n_0_[1]
    SLICE_X106Y105       LUT6 (Prop_lut6_I4_O)        0.045    -0.135 r  tdms_tx/tmds_enc0/data_to_serializer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    tdms_tx/tmds_enc0/data_out[0]
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.991    -0.228    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/C
                         clock pessimism             -0.221    -0.449    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.091    -0.358    tdms_tx/tmds_enc0/data_to_serializer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/total_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.208ns (58.427%)  route 0.148ns (41.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  tdms_tx/tmds_enc1/total_disp_reg[2]/Q
                         net (fo=6, routed)           0.148    -0.151    tdms_tx/tmds_enc1/total_disp_reg_n_0_[2]
    SLICE_X108Y108       LUT4 (Prop_lut4_I0_O)        0.044    -0.107 r  tdms_tx/tmds_enc1/total_disp[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.107    tdms_tx/tmds_enc1/total_disp[3]_i_1__0_n_0
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.990    -0.229    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[3]/C
                         clock pessimism             -0.234    -0.463    
    SLICE_X108Y108       FDRE (Hold_fdre_C_D)         0.131    -0.332    tdms_tx/tmds_enc1/total_disp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/total_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.543%)  route 0.148ns (41.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  tdms_tx/tmds_enc1/total_disp_reg[2]/Q
                         net (fo=6, routed)           0.148    -0.151    tdms_tx/tmds_enc1/total_disp_reg_n_0_[2]
    SLICE_X108Y108       LUT4 (Prop_lut4_I0_O)        0.045    -0.106 r  tdms_tx/tmds_enc1/total_disp[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.106    tdms_tx/tmds_enc1/total_disp[2]_i_1__0_n_0
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.990    -0.229    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/C
                         clock pessimism             -0.234    -0.463    
    SLICE_X108Y108       FDRE (Hold_fdre_C_D)         0.121    -0.342    tdms_tx/tmds_enc1/total_disp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 x_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.595%)  route 0.464ns (71.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.609    -0.570    clk
    SLICE_X103Y99        FDSE                                         r  x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  x_reg[10]/Q
                         net (fo=13, routed)          0.259    -0.171    x_reg__0[10]
    SLICE_X104Y99        LUT2 (Prop_lut2_I0_O)        0.045    -0.126 r  mode[2]_i_1/O
                         net (fo=1, routed)           0.206     0.080    mode[2]_i_1_n_0
    SLICE_X104Y102       FDRE                                         r  mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.966    -0.253    clk
    SLICE_X104Y102       FDRE                                         r  mode_reg[2]/C
                         clock pessimism              0.035    -0.218    
    SLICE_X104Y102       FDRE (Hold_fdre_C_D)         0.052    -0.166    mode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/total_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/total_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.230ns (63.999%)  route 0.129ns (36.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.333 r  tdms_tx/tmds_enc2/total_disp_reg[3]/Q
                         net (fo=6, routed)           0.129    -0.204    tdms_tx/tmds_enc2/total_disp_reg_n_0_[3]
    SLICE_X110Y105       LUT4 (Prop_lut4_I2_O)        0.102    -0.102 r  tdms_tx/tmds_enc2/total_disp[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    tdms_tx/tmds_enc2/total_disp[2]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.994    -0.225    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[2]/C
                         clock pessimism             -0.236    -0.461    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.107    -0.354    tdms_tx/tmds_enc2/total_disp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pos2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pos2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.719    -0.460    clk
    SLICE_X111Y101       FDRE                                         r  pos2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  pos2_reg[2]/Q
                         net (fo=16, routed)          0.091    -0.228    pos2_reg__0[2]
    SLICE_X111Y101       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.101 r  pos2_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.101    pos2_reg[3]_i_1_n_4
    SLICE_X111Y101       FDRE                                         r  pos2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.224    clk
    SLICE_X111Y101       FDRE                                         r  pos2_reg[3]/C
                         clock pessimism             -0.236    -0.460    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105    -0.355    pos2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/total_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.333 r  tdms_tx/tmds_enc2/total_disp_reg[2]/Q
                         net (fo=6, routed)           0.136    -0.197    tdms_tx/tmds_enc2/total_disp_reg_n_0_[2]
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.104    -0.093 r  tdms_tx/tmds_enc2/total_disp[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    tdms_tx/tmds_enc2/total_disp[3]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.994    -0.225    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[3]/C
                         clock pessimism             -0.236    -0.461    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.107    -0.354    tdms_tx/tmds_enc2/total_disp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            x_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.713%)  route 0.173ns (45.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.609    -0.570    clk
    SLICE_X104Y98        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  x_reg[1]/Q
                         net (fo=15, routed)          0.173    -0.233    x_reg__0[1]
    SLICE_X104Y98        LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    x[5]_i_1_n_0
    SLICE_X104Y98        FDSE                                         r  x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.880    -0.339    clk
    SLICE_X104Y98        FDSE                                         r  x_reg[5]/C
                         clock pessimism             -0.232    -0.570    
    SLICE_X104Y98        FDSE (Hold_fdse_C_D)         0.121    -0.449    x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_hdmi
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  clk_wiz_hdmi_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X109Y97   bposx_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X109Y97   bposx_reg[9]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X108Y98   bposy_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X109Y98   bposy_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X107Y96   bposy_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X109Y97   bposy_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X107Y96   bposy_reg[5]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X107Y96   bposy_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X107Y96   bposy_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X107Y96   bposy_reg[5]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X107Y96   bposy_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X107Y96   bposy_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X107Y95   bvx_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X113Y99   led_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X113Y98   leds_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X113Y99   led_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X113Y98   leds_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X111Y97   y_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[5]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X111Y97   y_reg[6]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X111Y97   y_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_hdmi
  To Clock:  clk_out2_clk_wiz_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        1.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.897ns (38.200%)  route 1.451ns (61.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 2.170 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.478    -1.691 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/Q
                         net (fo=6, routed)           1.018    -0.673    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[2]
    SLICE_X107Y106       LUT6 (Prop_lut6_I0_O)        0.295    -0.378 r  tdms_tx/tmds_enc0/serializer_inst/dout_i_2/O
                         net (fo=1, routed)           0.433     0.055    tdms_tx/tmds_enc0/serializer_inst/dout_i_2_n_0
    SLICE_X107Y106       LUT5 (Prop_lut5_I0_O)        0.124     0.179 r  tdms_tx/tmds_enc0/serializer_inst/dout_i_1/O
                         net (fo=1, routed)           0.000     0.179    tdms_tx/tmds_enc0/serializer_inst/dout_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.857     2.170    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X107Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/dout_reg/C
                         clock pessimism             -0.365     1.806    
                         clock uncertainty           -0.063     1.742    
    SLICE_X107Y106       FDRE (Setup_fdre_C_D)        0.029     1.771    tdms_tx/tmds_enc0/serializer_inst/dout_reg
  -------------------------------------------------------------------
                         required time                          1.771    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.842ns (36.668%)  route 1.454ns (63.332%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.057    -2.167    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.748 r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/Q
                         net (fo=1, routed)           1.000    -0.748    tdms_tx/tmds_enc2/serializer_inst/internal[9]
    SLICE_X110Y106       LUT6 (Prop_lut6_I3_O)        0.299    -0.449 r  tdms_tx/tmds_enc2/serializer_inst/dout_i_2__1/O
                         net (fo=1, routed)           0.454     0.005    tdms_tx/tmds_enc2/serializer_inst/dout_i_2__1_n_0
    SLICE_X111Y106       LUT5 (Prop_lut5_I0_O)        0.124     0.129 r  tdms_tx/tmds_enc2/serializer_inst/dout_i_1__1/O
                         net (fo=1, routed)           0.000     0.129    tdms_tx/tmds_enc2/serializer_inst/dout_i_1__1_n_0
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/dout_reg/C
                         clock pessimism             -0.363     1.811    
                         clock uncertainty           -0.063     1.747    
    SLICE_X111Y106       FDRE (Setup_fdre_C_D)        0.031     1.778    tdms_tx/tmds_enc2/serializer_inst/dout_reg
  -------------------------------------------------------------------
                         required time                          1.778    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.704ns (32.582%)  route 1.457ns (67.418%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 2.171 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.056    -2.168    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456    -1.712 r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/Q
                         net (fo=2, routed)           1.013    -0.700    tdms_tx/tmds_enc1/serializer_inst/internal[6]
    SLICE_X110Y109       LUT5 (Prop_lut5_I2_O)        0.124    -0.576 r  tdms_tx/tmds_enc1/serializer_inst/dout_i_4__0/O
                         net (fo=1, routed)           0.444    -0.132    tdms_tx/tmds_enc1/serializer_inst/dout_i_4__0_n_0
    SLICE_X110Y109       LUT5 (Prop_lut5_I4_O)        0.124    -0.008 r  tdms_tx/tmds_enc1/serializer_inst/dout_i_1__0/O
                         net (fo=1, routed)           0.000    -0.008    tdms_tx/tmds_enc1/serializer_inst/dout_i_1__0_n_0
    SLICE_X110Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.858     2.171    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/dout_reg/C
                         clock pessimism             -0.366     1.806    
                         clock uncertainty           -0.063     1.742    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.029     1.771    tdms_tx/tmds_enc1/serializer_inst/dout_reg
  -------------------------------------------------------------------
                         required time                          1.771    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.580ns (31.067%)  route 1.287ns (68.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/Q
                         net (fo=6, routed)           0.730    -0.984    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[2]
    SLICE_X111Y109       LUT4 (Prop_lut4_I0_O)        0.124    -0.860 r  tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0/O
                         net (fo=6, routed)           0.557    -0.302    tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0_n_0
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.366     1.807    
                         clock uncertainty           -0.063     1.743    
    SLICE_X111Y108       FDRE (Setup_fdre_C_CE)      -0.205     1.538    tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.538    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.580ns (31.067%)  route 1.287ns (68.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/Q
                         net (fo=6, routed)           0.730    -0.984    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[2]
    SLICE_X111Y109       LUT4 (Prop_lut4_I0_O)        0.124    -0.860 r  tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0/O
                         net (fo=6, routed)           0.557    -0.302    tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0_n_0
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/C
                         clock pessimism             -0.366     1.807    
                         clock uncertainty           -0.063     1.743    
    SLICE_X111Y108       FDRE (Setup_fdre_C_CE)      -0.205     1.538    tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                          1.538    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  1.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.141    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X109Y106       LUT4 (Prop_lut4_I1_O)        0.042    -0.099 r  tdms_tx/tmds_enc2/serializer_inst/count[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.099    tdms_tx/tmds_enc2/serializer_inst/count[3]_i_1__1_n_0
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[3]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.107    -0.355    tdms_tx/tmds_enc2/serializer_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.190    -0.131    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[1]
    SLICE_X111Y109       LUT4 (Prop_lut4_I1_O)        0.042    -0.089 r  tdms_tx/tmds_enc1/serializer_inst/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.089    tdms_tx/tmds_enc1/serializer_inst/count[3]_i_1__0_n_0
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/C
                         clock pessimism             -0.236    -0.462    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.107    -0.355    tdms_tx/tmds_enc1/serializer_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT3 (Prop_lut3_I2_O)        0.043    -0.057 r  tdms_tx/tmds_enc0/serializer_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    tdms_tx/tmds_enc0/serializer_inst/count[2]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.131    -0.331    tdms_tx/tmds_enc0/serializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT4 (Prop_lut4_I2_O)        0.043    -0.057 r  tdms_tx/tmds_enc0/serializer_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    tdms_tx/tmds_enc0/serializer_inst/count[3]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.131    -0.331    tdms_tx/tmds_enc0/serializer_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.141    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X109Y106       LUT4 (Prop_lut4_I2_O)        0.045    -0.096 r  tdms_tx/tmds_enc2/serializer_inst/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.096    tdms_tx/tmds_enc2/serializer_inst/count[1]_i_1__1_n_0
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.091    -0.371    tdms_tx/tmds_enc2/serializer_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.718    -0.461    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.203    -0.117    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[0]
    SLICE_X111Y106       LUT3 (Prop_lut3_I2_O)        0.042    -0.075 r  tdms_tx/tmds_enc2/serializer_inst/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.075    tdms_tx/tmds_enc2/serializer_inst/count[2]_i_1__1_n_0
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.994    -0.225    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[2]/C
                         clock pessimism             -0.236    -0.461    
    SLICE_X111Y106       FDRE (Hold_fdre_C_D)         0.107    -0.354    tdms_tx/tmds_enc2/serializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.190    -0.131    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[1]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.045    -0.086 r  tdms_tx/tmds_enc1/serializer_inst/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.086    tdms_tx/tmds_enc1/serializer_inst/count[1]_i_1__0_n_0
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                         clock pessimism             -0.236    -0.462    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.091    -0.371    tdms_tx/tmds_enc1/serializer_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.192    -0.129    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[1]
    SLICE_X111Y109       LUT3 (Prop_lut3_I1_O)        0.045    -0.084 r  tdms_tx/tmds_enc1/serializer_inst/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.084    tdms_tx/tmds_enc1/serializer_inst/count[2]_i_1__0_n_0
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
                         clock pessimism             -0.236    -0.462    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.092    -0.370    tdms_tx/tmds_enc1/serializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT4 (Prop_lut4_I3_O)        0.045    -0.055 r  tdms_tx/tmds_enc0/serializer_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    tdms_tx/tmds_enc0/serializer_inst/count[1]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.121    -0.341    tdms_tx/tmds_enc0/serializer_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 f  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  tdms_tx/tmds_enc0/serializer_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    tdms_tx/tmds_enc0/serializer_inst/count[0]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.120    -0.342    tdms_tx/tmds_enc0/serializer_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_hdmi
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17  clk_wiz_hdmi_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X107Y106  tdms_tx/tmds_enc0/serializer_inst/dout_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X106Y106  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X106Y106  tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X106Y106  tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X106Y106  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X107Y106  tdms_tx/tmds_enc0/serializer_inst/dout_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X107Y106  tdms_tx/tmds_enc0/serializer_inst/dout_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X106Y106  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X106Y106  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X110Y109  tdms_tx/tmds_enc1/serializer_inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X111Y109  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X111Y109  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X111Y109  tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X110Y109  tdms_tx/tmds_enc1/serializer_inst/dout_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X111Y108  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X111Y108  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X110Y108  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X110Y108  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X110Y108  tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_hdmi
  To Clock:  clkfbout_clk_wiz_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_hdmi
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  clk_wiz_hdmi_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_hdmi_1
  To Clock:  clk_out1_clk_wiz_hdmi_1

Setup :            0  Failing Endpoints,  Worst Slack       32.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.812ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bvx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 1.468ns (21.828%)  route 5.257ns (78.172%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.866    -2.358    clk
    SLICE_X112Y99        FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518    -1.840 r  y_reg[5]/Q
                         net (fo=20, routed)          1.820    -0.020    y_reg__0[5]
    SLICE_X107Y101       LUT3 (Prop_lut3_I0_O)        0.124     0.104 r  leds[0]_i_11/O
                         net (fo=1, routed)           0.000     0.104    leds[0]_i_11_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.654 r  leds_reg[0]_i_4/CO[3]
                         net (fo=5, routed)           1.708     2.362    leds2
    SLICE_X108Y98        LUT6 (Prop_lut6_I0_O)        0.124     2.486 r  bvx[3]_i_2/O
                         net (fo=2, routed)           1.346     3.833    bvx
    SLICE_X105Y97        LUT2 (Prop_lut2_I0_O)        0.152     3.985 r  bvx[3]_i_1/O
                         net (fo=1, routed)           0.382     4.367    bvx[3]_i_1_n_0
    SLICE_X104Y97        FDRE                                         r  bvx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.610    37.923    clk
    SLICE_X104Y97        FDRE                                         r  bvx_reg[3]/C
                         clock pessimism             -0.423    37.500    
                         clock uncertainty           -0.088    37.412    
    SLICE_X104Y97        FDRE (Setup_fdre_C_D)       -0.233    37.179    bvx_reg[3]
  -------------------------------------------------------------------
                         required time                         37.179    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                 32.812    

Slack (MET) :             33.426ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bvy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 1.564ns (24.103%)  route 4.925ns (75.897%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 37.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.866    -2.358    clk
    SLICE_X112Y99        FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518    -1.840 r  y_reg[5]/Q
                         net (fo=20, routed)          1.820    -0.020    y_reg__0[5]
    SLICE_X107Y101       LUT3 (Prop_lut3_I0_O)        0.124     0.104 r  leds[0]_i_11/O
                         net (fo=1, routed)           0.000     0.104    leds[0]_i_11_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.654 r  leds_reg[0]_i_4/CO[3]
                         net (fo=5, routed)           1.430     2.084    leds2
    SLICE_X108Y98        LUT4 (Prop_lut4_I3_O)        0.124     2.208 r  bposy[9]_i_2/O
                         net (fo=21, routed)          1.018     3.227    p_4_in
    SLICE_X110Y96        LUT6 (Prop_lut6_I0_O)        0.124     3.351 r  bvy[3]_i_2/O
                         net (fo=2, routed)           0.656     4.006    bvy
    SLICE_X111Y96        LUT2 (Prop_lut2_I0_O)        0.124     4.130 r  bvy[2]_i_1/O
                         net (fo=1, routed)           0.000     4.130    bvy[2]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  bvy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.686    37.999    clk
    SLICE_X111Y96        FDRE                                         r  bvy_reg[2]/C
                         clock pessimism             -0.383    37.616    
                         clock uncertainty           -0.088    37.528    
    SLICE_X111Y96        FDRE (Setup_fdre_C_D)        0.029    37.557    bvy_reg[2]
  -------------------------------------------------------------------
                         required time                         37.557    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                 33.426    

Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bvy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 1.592ns (24.429%)  route 4.925ns (75.571%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 37.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.866    -2.358    clk
    SLICE_X112Y99        FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518    -1.840 r  y_reg[5]/Q
                         net (fo=20, routed)          1.820    -0.020    y_reg__0[5]
    SLICE_X107Y101       LUT3 (Prop_lut3_I0_O)        0.124     0.104 r  leds[0]_i_11/O
                         net (fo=1, routed)           0.000     0.104    leds[0]_i_11_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.654 r  leds_reg[0]_i_4/CO[3]
                         net (fo=5, routed)           1.430     2.084    leds2
    SLICE_X108Y98        LUT4 (Prop_lut4_I3_O)        0.124     2.208 r  bposy[9]_i_2/O
                         net (fo=21, routed)          1.018     3.227    p_4_in
    SLICE_X110Y96        LUT6 (Prop_lut6_I0_O)        0.124     3.351 r  bvy[3]_i_2/O
                         net (fo=2, routed)           0.656     4.006    bvy
    SLICE_X111Y96        LUT2 (Prop_lut2_I0_O)        0.152     4.158 r  bvy[3]_i_1/O
                         net (fo=1, routed)           0.000     4.158    bvy[3]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  bvy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.686    37.999    clk
    SLICE_X111Y96        FDRE                                         r  bvy_reg[3]/C
                         clock pessimism             -0.383    37.616    
                         clock uncertainty           -0.088    37.528    
    SLICE_X111Y96        FDRE (Setup_fdre_C_D)        0.075    37.603    bvy_reg[3]
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                 33.444    

Slack (MET) :             33.635ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposx_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposx_reg[1]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.088    37.384    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.955    bposx_reg[1]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.635    

Slack (MET) :             33.635ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDRE                                         r  bposx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDRE                                         r  bposx_reg[2]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.088    37.384    
    SLICE_X107Y96        FDRE (Setup_fdre_C_R)       -0.429    36.955    bposx_reg[2]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.635    

Slack (MET) :             33.635ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposx_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposx_reg[3]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.088    37.384    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.955    bposx_reg[3]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.635    

Slack (MET) :             33.635ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposx_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposx_reg[5]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.088    37.384    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.955    bposx_reg[5]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.635    

Slack (MET) :             33.635ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposy_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposy_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposy_reg[3]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.088    37.384    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.955    bposy_reg[3]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.635    

Slack (MET) :             33.635ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposy_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposy_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposy_reg[5]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.088    37.384    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.955    bposy_reg[5]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.635    

Slack (MET) :             33.635ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposy_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposy_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposy_reg[6]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.088    37.384    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.955    bposy_reg[6]
  -------------------------------------------------------------------
                         required time                         36.955    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/data_to_serializer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X107Y105       FDRE                                         r  tdms_tx/tmds_enc0/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/total_disp_reg[2]/Q
                         net (fo=7, routed)           0.103    -0.218    tdms_tx/tmds_enc0/total_disp_reg_n_0_[2]
    SLICE_X106Y105       LUT6 (Prop_lut6_I2_O)        0.045    -0.173 r  tdms_tx/tmds_enc0/data_to_serializer[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    tdms_tx/tmds_enc0/data_out[7]
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.991    -0.228    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/C
                         clock pessimism             -0.221    -0.449    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.092    -0.357    tdms_tx/tmds_enc0/data_to_serializer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/total_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/data_to_serializer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X107Y105       FDRE                                         r  tdms_tx/tmds_enc0/total_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/total_disp_reg[1]/Q
                         net (fo=7, routed)           0.142    -0.179    tdms_tx/tmds_enc0/total_disp_reg_n_0_[1]
    SLICE_X106Y105       LUT6 (Prop_lut6_I4_O)        0.045    -0.134 r  tdms_tx/tmds_enc0/data_to_serializer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    tdms_tx/tmds_enc0/data_out[6]
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.991    -0.228    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/C
                         clock pessimism             -0.221    -0.449    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.092    -0.357    tdms_tx/tmds_enc0/data_to_serializer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/total_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/data_to_serializer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X107Y105       FDRE                                         r  tdms_tx/tmds_enc0/total_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/total_disp_reg[1]/Q
                         net (fo=7, routed)           0.141    -0.180    tdms_tx/tmds_enc0/total_disp_reg_n_0_[1]
    SLICE_X106Y105       LUT6 (Prop_lut6_I4_O)        0.045    -0.135 r  tdms_tx/tmds_enc0/data_to_serializer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    tdms_tx/tmds_enc0/data_out[0]
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.991    -0.228    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/C
                         clock pessimism             -0.221    -0.449    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.091    -0.358    tdms_tx/tmds_enc0/data_to_serializer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/total_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.208ns (58.427%)  route 0.148ns (41.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  tdms_tx/tmds_enc1/total_disp_reg[2]/Q
                         net (fo=6, routed)           0.148    -0.151    tdms_tx/tmds_enc1/total_disp_reg_n_0_[2]
    SLICE_X108Y108       LUT4 (Prop_lut4_I0_O)        0.044    -0.107 r  tdms_tx/tmds_enc1/total_disp[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.107    tdms_tx/tmds_enc1/total_disp[3]_i_1__0_n_0
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.990    -0.229    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[3]/C
                         clock pessimism             -0.234    -0.463    
    SLICE_X108Y108       FDRE (Hold_fdre_C_D)         0.131    -0.332    tdms_tx/tmds_enc1/total_disp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/total_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.543%)  route 0.148ns (41.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  tdms_tx/tmds_enc1/total_disp_reg[2]/Q
                         net (fo=6, routed)           0.148    -0.151    tdms_tx/tmds_enc1/total_disp_reg_n_0_[2]
    SLICE_X108Y108       LUT4 (Prop_lut4_I0_O)        0.045    -0.106 r  tdms_tx/tmds_enc1/total_disp[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.106    tdms_tx/tmds_enc1/total_disp[2]_i_1__0_n_0
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.990    -0.229    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/C
                         clock pessimism             -0.234    -0.463    
    SLICE_X108Y108       FDRE (Hold_fdre_C_D)         0.121    -0.342    tdms_tx/tmds_enc1/total_disp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 x_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.595%)  route 0.464ns (71.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.609    -0.570    clk
    SLICE_X103Y99        FDSE                                         r  x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  x_reg[10]/Q
                         net (fo=13, routed)          0.259    -0.171    x_reg__0[10]
    SLICE_X104Y99        LUT2 (Prop_lut2_I0_O)        0.045    -0.126 r  mode[2]_i_1/O
                         net (fo=1, routed)           0.206     0.080    mode[2]_i_1_n_0
    SLICE_X104Y102       FDRE                                         r  mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.966    -0.253    clk
    SLICE_X104Y102       FDRE                                         r  mode_reg[2]/C
                         clock pessimism              0.035    -0.218    
    SLICE_X104Y102       FDRE (Hold_fdre_C_D)         0.052    -0.166    mode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/total_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/total_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.230ns (63.999%)  route 0.129ns (36.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.333 r  tdms_tx/tmds_enc2/total_disp_reg[3]/Q
                         net (fo=6, routed)           0.129    -0.204    tdms_tx/tmds_enc2/total_disp_reg_n_0_[3]
    SLICE_X110Y105       LUT4 (Prop_lut4_I2_O)        0.102    -0.102 r  tdms_tx/tmds_enc2/total_disp[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    tdms_tx/tmds_enc2/total_disp[2]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.994    -0.225    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[2]/C
                         clock pessimism             -0.236    -0.461    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.107    -0.354    tdms_tx/tmds_enc2/total_disp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pos2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pos2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.719    -0.460    clk
    SLICE_X111Y101       FDRE                                         r  pos2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  pos2_reg[2]/Q
                         net (fo=16, routed)          0.091    -0.228    pos2_reg__0[2]
    SLICE_X111Y101       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.101 r  pos2_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.101    pos2_reg[3]_i_1_n_4
    SLICE_X111Y101       FDRE                                         r  pos2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.224    clk
    SLICE_X111Y101       FDRE                                         r  pos2_reg[3]/C
                         clock pessimism             -0.236    -0.460    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105    -0.355    pos2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/total_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.333 r  tdms_tx/tmds_enc2/total_disp_reg[2]/Q
                         net (fo=6, routed)           0.136    -0.197    tdms_tx/tmds_enc2/total_disp_reg_n_0_[2]
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.104    -0.093 r  tdms_tx/tmds_enc2/total_disp[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    tdms_tx/tmds_enc2/total_disp[3]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.994    -0.225    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[3]/C
                         clock pessimism             -0.236    -0.461    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.107    -0.354    tdms_tx/tmds_enc2/total_disp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            x_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.713%)  route 0.173ns (45.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.609    -0.570    clk
    SLICE_X104Y98        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  x_reg[1]/Q
                         net (fo=15, routed)          0.173    -0.233    x_reg__0[1]
    SLICE_X104Y98        LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    x[5]_i_1_n_0
    SLICE_X104Y98        FDSE                                         r  x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.880    -0.339    clk
    SLICE_X104Y98        FDSE                                         r  x_reg[5]/C
                         clock pessimism             -0.232    -0.570    
    SLICE_X104Y98        FDSE (Hold_fdse_C_D)         0.121    -0.449    x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_hdmi_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  clk_wiz_hdmi_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X109Y97   bposx_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X109Y97   bposx_reg[9]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X108Y98   bposy_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X109Y98   bposy_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X107Y96   bposy_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X109Y97   bposy_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X107Y96   bposy_reg[5]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X107Y96   bposy_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X107Y96   bposy_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X107Y96   bposy_reg[5]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X107Y96   bposy_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X107Y96   bposy_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X107Y95   bvx_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X113Y99   led_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X113Y98   leds_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X113Y99   led_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X113Y98   leds_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X111Y97   y_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X112Y99   y_reg[5]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X111Y97   y_reg[6]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X111Y97   y_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_hdmi_1
  To Clock:  clk_out2_clk_wiz_hdmi_1

Setup :            0  Failing Endpoints,  Worst Slack        1.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.897ns (38.200%)  route 1.451ns (61.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 2.170 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.478    -1.691 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/Q
                         net (fo=6, routed)           1.018    -0.673    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[2]
    SLICE_X107Y106       LUT6 (Prop_lut6_I0_O)        0.295    -0.378 r  tdms_tx/tmds_enc0/serializer_inst/dout_i_2/O
                         net (fo=1, routed)           0.433     0.055    tdms_tx/tmds_enc0/serializer_inst/dout_i_2_n_0
    SLICE_X107Y106       LUT5 (Prop_lut5_I0_O)        0.124     0.179 r  tdms_tx/tmds_enc0/serializer_inst/dout_i_1/O
                         net (fo=1, routed)           0.000     0.179    tdms_tx/tmds_enc0/serializer_inst/dout_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.857     2.170    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X107Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/dout_reg/C
                         clock pessimism             -0.365     1.806    
                         clock uncertainty           -0.063     1.743    
    SLICE_X107Y106       FDRE (Setup_fdre_C_D)        0.029     1.772    tdms_tx/tmds_enc0/serializer_inst/dout_reg
  -------------------------------------------------------------------
                         required time                          1.772    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.842ns (36.668%)  route 1.454ns (63.332%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.057    -2.167    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.748 r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/Q
                         net (fo=1, routed)           1.000    -0.748    tdms_tx/tmds_enc2/serializer_inst/internal[9]
    SLICE_X110Y106       LUT6 (Prop_lut6_I3_O)        0.299    -0.449 r  tdms_tx/tmds_enc2/serializer_inst/dout_i_2__1/O
                         net (fo=1, routed)           0.454     0.005    tdms_tx/tmds_enc2/serializer_inst/dout_i_2__1_n_0
    SLICE_X111Y106       LUT5 (Prop_lut5_I0_O)        0.124     0.129 r  tdms_tx/tmds_enc2/serializer_inst/dout_i_1__1/O
                         net (fo=1, routed)           0.000     0.129    tdms_tx/tmds_enc2/serializer_inst/dout_i_1__1_n_0
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/dout_reg/C
                         clock pessimism             -0.363     1.811    
                         clock uncertainty           -0.063     1.748    
    SLICE_X111Y106       FDRE (Setup_fdre_C_D)        0.031     1.779    tdms_tx/tmds_enc2/serializer_inst/dout_reg
  -------------------------------------------------------------------
                         required time                          1.779    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.705    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.500    tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.500    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.705    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.500    tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                          1.500    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.705    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.500    tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                          1.500    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.705    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.500    tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.500    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.705    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.500    tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                          1.500    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.704ns (32.582%)  route 1.457ns (67.418%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 2.171 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.056    -2.168    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456    -1.712 r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/Q
                         net (fo=2, routed)           1.013    -0.700    tdms_tx/tmds_enc1/serializer_inst/internal[6]
    SLICE_X110Y109       LUT5 (Prop_lut5_I2_O)        0.124    -0.576 r  tdms_tx/tmds_enc1/serializer_inst/dout_i_4__0/O
                         net (fo=1, routed)           0.444    -0.132    tdms_tx/tmds_enc1/serializer_inst/dout_i_4__0_n_0
    SLICE_X110Y109       LUT5 (Prop_lut5_I4_O)        0.124    -0.008 r  tdms_tx/tmds_enc1/serializer_inst/dout_i_1__0/O
                         net (fo=1, routed)           0.000    -0.008    tdms_tx/tmds_enc1/serializer_inst/dout_i_1__0_n_0
    SLICE_X110Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.858     2.171    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/dout_reg/C
                         clock pessimism             -0.366     1.806    
                         clock uncertainty           -0.063     1.743    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.029     1.772    tdms_tx/tmds_enc1/serializer_inst/dout_reg
  -------------------------------------------------------------------
                         required time                          1.772    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.580ns (31.067%)  route 1.287ns (68.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/Q
                         net (fo=6, routed)           0.730    -0.984    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[2]
    SLICE_X111Y109       LUT4 (Prop_lut4_I0_O)        0.124    -0.860 r  tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0/O
                         net (fo=6, routed)           0.557    -0.302    tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0_n_0
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.366     1.807    
                         clock uncertainty           -0.063     1.744    
    SLICE_X111Y108       FDRE (Setup_fdre_C_CE)      -0.205     1.539    tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.539    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.580ns (31.067%)  route 1.287ns (68.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/Q
                         net (fo=6, routed)           0.730    -0.984    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[2]
    SLICE_X111Y109       LUT4 (Prop_lut4_I0_O)        0.124    -0.860 r  tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0/O
                         net (fo=6, routed)           0.557    -0.302    tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0_n_0
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/C
                         clock pessimism             -0.366     1.807    
                         clock uncertainty           -0.063     1.744    
    SLICE_X111Y108       FDRE (Setup_fdre_C_CE)      -0.205     1.539    tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                          1.539    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  1.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.141    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X109Y106       LUT4 (Prop_lut4_I1_O)        0.042    -0.099 r  tdms_tx/tmds_enc2/serializer_inst/count[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.099    tdms_tx/tmds_enc2/serializer_inst/count[3]_i_1__1_n_0
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[3]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.107    -0.355    tdms_tx/tmds_enc2/serializer_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.190    -0.131    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[1]
    SLICE_X111Y109       LUT4 (Prop_lut4_I1_O)        0.042    -0.089 r  tdms_tx/tmds_enc1/serializer_inst/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.089    tdms_tx/tmds_enc1/serializer_inst/count[3]_i_1__0_n_0
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/C
                         clock pessimism             -0.236    -0.462    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.107    -0.355    tdms_tx/tmds_enc1/serializer_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT3 (Prop_lut3_I2_O)        0.043    -0.057 r  tdms_tx/tmds_enc0/serializer_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    tdms_tx/tmds_enc0/serializer_inst/count[2]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.131    -0.331    tdms_tx/tmds_enc0/serializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT4 (Prop_lut4_I2_O)        0.043    -0.057 r  tdms_tx/tmds_enc0/serializer_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    tdms_tx/tmds_enc0/serializer_inst/count[3]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.131    -0.331    tdms_tx/tmds_enc0/serializer_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.141    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X109Y106       LUT4 (Prop_lut4_I2_O)        0.045    -0.096 r  tdms_tx/tmds_enc2/serializer_inst/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.096    tdms_tx/tmds_enc2/serializer_inst/count[1]_i_1__1_n_0
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.091    -0.371    tdms_tx/tmds_enc2/serializer_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.718    -0.461    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.203    -0.117    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[0]
    SLICE_X111Y106       LUT3 (Prop_lut3_I2_O)        0.042    -0.075 r  tdms_tx/tmds_enc2/serializer_inst/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.075    tdms_tx/tmds_enc2/serializer_inst/count[2]_i_1__1_n_0
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.994    -0.225    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[2]/C
                         clock pessimism             -0.236    -0.461    
    SLICE_X111Y106       FDRE (Hold_fdre_C_D)         0.107    -0.354    tdms_tx/tmds_enc2/serializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.190    -0.131    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[1]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.045    -0.086 r  tdms_tx/tmds_enc1/serializer_inst/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.086    tdms_tx/tmds_enc1/serializer_inst/count[1]_i_1__0_n_0
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                         clock pessimism             -0.236    -0.462    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.091    -0.371    tdms_tx/tmds_enc1/serializer_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.192    -0.129    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[1]
    SLICE_X111Y109       LUT3 (Prop_lut3_I1_O)        0.045    -0.084 r  tdms_tx/tmds_enc1/serializer_inst/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.084    tdms_tx/tmds_enc1/serializer_inst/count[2]_i_1__0_n_0
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
                         clock pessimism             -0.236    -0.462    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.092    -0.370    tdms_tx/tmds_enc1/serializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT4 (Prop_lut4_I3_O)        0.045    -0.055 r  tdms_tx/tmds_enc0/serializer_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    tdms_tx/tmds_enc0/serializer_inst/count[1]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.121    -0.341    tdms_tx/tmds_enc0/serializer_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 f  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  tdms_tx/tmds_enc0/serializer_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    tdms_tx/tmds_enc0/serializer_inst/count[0]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.120    -0.342    tdms_tx/tmds_enc0/serializer_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_hdmi_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17  clk_wiz_hdmi_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X107Y106  tdms_tx/tmds_enc0/serializer_inst/dout_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X106Y106  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X106Y106  tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X106Y106  tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X106Y106  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y106  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X107Y106  tdms_tx/tmds_enc0/serializer_inst/dout_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X107Y106  tdms_tx/tmds_enc0/serializer_inst/dout_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X106Y106  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X106Y106  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X110Y109  tdms_tx/tmds_enc1/serializer_inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X111Y109  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X111Y109  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X111Y109  tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X110Y109  tdms_tx/tmds_enc1/serializer_inst/dout_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X111Y108  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X111Y108  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X110Y108  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X110Y108  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X110Y108  tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_hdmi_1
  To Clock:  clkfbout_clk_wiz_hdmi_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_hdmi_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  clk_wiz_hdmi_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_hdmi_1
  To Clock:  clk_out1_clk_wiz_hdmi

Setup :            0  Failing Endpoints,  Worst Slack       32.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.810ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bvx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 1.468ns (21.828%)  route 5.257ns (78.172%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.866    -2.358    clk
    SLICE_X112Y99        FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518    -1.840 r  y_reg[5]/Q
                         net (fo=20, routed)          1.820    -0.020    y_reg__0[5]
    SLICE_X107Y101       LUT3 (Prop_lut3_I0_O)        0.124     0.104 r  leds[0]_i_11/O
                         net (fo=1, routed)           0.000     0.104    leds[0]_i_11_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.654 r  leds_reg[0]_i_4/CO[3]
                         net (fo=5, routed)           1.708     2.362    leds2
    SLICE_X108Y98        LUT6 (Prop_lut6_I0_O)        0.124     2.486 r  bvx[3]_i_2/O
                         net (fo=2, routed)           1.346     3.833    bvx
    SLICE_X105Y97        LUT2 (Prop_lut2_I0_O)        0.152     3.985 r  bvx[3]_i_1/O
                         net (fo=1, routed)           0.382     4.367    bvx[3]_i_1_n_0
    SLICE_X104Y97        FDRE                                         r  bvx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.610    37.923    clk
    SLICE_X104Y97        FDRE                                         r  bvx_reg[3]/C
                         clock pessimism             -0.423    37.500    
                         clock uncertainty           -0.090    37.410    
    SLICE_X104Y97        FDRE (Setup_fdre_C_D)       -0.233    37.177    bvx_reg[3]
  -------------------------------------------------------------------
                         required time                         37.177    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                 32.810    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bvy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 1.564ns (24.103%)  route 4.925ns (75.897%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 37.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.866    -2.358    clk
    SLICE_X112Y99        FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518    -1.840 r  y_reg[5]/Q
                         net (fo=20, routed)          1.820    -0.020    y_reg__0[5]
    SLICE_X107Y101       LUT3 (Prop_lut3_I0_O)        0.124     0.104 r  leds[0]_i_11/O
                         net (fo=1, routed)           0.000     0.104    leds[0]_i_11_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.654 r  leds_reg[0]_i_4/CO[3]
                         net (fo=5, routed)           1.430     2.084    leds2
    SLICE_X108Y98        LUT4 (Prop_lut4_I3_O)        0.124     2.208 r  bposy[9]_i_2/O
                         net (fo=21, routed)          1.018     3.227    p_4_in
    SLICE_X110Y96        LUT6 (Prop_lut6_I0_O)        0.124     3.351 r  bvy[3]_i_2/O
                         net (fo=2, routed)           0.656     4.006    bvy
    SLICE_X111Y96        LUT2 (Prop_lut2_I0_O)        0.124     4.130 r  bvy[2]_i_1/O
                         net (fo=1, routed)           0.000     4.130    bvy[2]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  bvy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.686    37.999    clk
    SLICE_X111Y96        FDRE                                         r  bvy_reg[2]/C
                         clock pessimism             -0.383    37.616    
                         clock uncertainty           -0.090    37.526    
    SLICE_X111Y96        FDRE (Setup_fdre_C_D)        0.029    37.555    bvy_reg[2]
  -------------------------------------------------------------------
                         required time                         37.555    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.442ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bvy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 1.592ns (24.429%)  route 4.925ns (75.571%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 37.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.866    -2.358    clk
    SLICE_X112Y99        FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518    -1.840 r  y_reg[5]/Q
                         net (fo=20, routed)          1.820    -0.020    y_reg__0[5]
    SLICE_X107Y101       LUT3 (Prop_lut3_I0_O)        0.124     0.104 r  leds[0]_i_11/O
                         net (fo=1, routed)           0.000     0.104    leds[0]_i_11_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.654 r  leds_reg[0]_i_4/CO[3]
                         net (fo=5, routed)           1.430     2.084    leds2
    SLICE_X108Y98        LUT4 (Prop_lut4_I3_O)        0.124     2.208 r  bposy[9]_i_2/O
                         net (fo=21, routed)          1.018     3.227    p_4_in
    SLICE_X110Y96        LUT6 (Prop_lut6_I0_O)        0.124     3.351 r  bvy[3]_i_2/O
                         net (fo=2, routed)           0.656     4.006    bvy
    SLICE_X111Y96        LUT2 (Prop_lut2_I0_O)        0.152     4.158 r  bvy[3]_i_1/O
                         net (fo=1, routed)           0.000     4.158    bvy[3]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  bvy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.686    37.999    clk
    SLICE_X111Y96        FDRE                                         r  bvy_reg[3]/C
                         clock pessimism             -0.383    37.616    
                         clock uncertainty           -0.090    37.526    
    SLICE_X111Y96        FDRE (Setup_fdre_C_D)        0.075    37.601    bvy_reg[3]
  -------------------------------------------------------------------
                         required time                         37.601    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                 33.442    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposx_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposx_reg[1]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposx_reg[1]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDRE                                         r  bposx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDRE                                         r  bposx_reg[2]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDRE (Setup_fdre_C_R)       -0.429    36.953    bposx_reg[2]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposx_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposx_reg[3]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposx_reg[3]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposx_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposx_reg[5]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposx_reg[5]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposy_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposy_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposy_reg[3]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposy_reg[3]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposy_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposy_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposy_reg[5]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposy_reg[5]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposy_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi rise@40.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposy_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposy_reg[6]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposy_reg[6]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/data_to_serializer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X107Y105       FDRE                                         r  tdms_tx/tmds_enc0/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/total_disp_reg[2]/Q
                         net (fo=7, routed)           0.103    -0.218    tdms_tx/tmds_enc0/total_disp_reg_n_0_[2]
    SLICE_X106Y105       LUT6 (Prop_lut6_I2_O)        0.045    -0.173 r  tdms_tx/tmds_enc0/data_to_serializer[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    tdms_tx/tmds_enc0/data_out[7]
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.991    -0.228    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/C
                         clock pessimism             -0.221    -0.449    
                         clock uncertainty            0.090    -0.359    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.092    -0.267    tdms_tx/tmds_enc0/data_to_serializer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/total_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/data_to_serializer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X107Y105       FDRE                                         r  tdms_tx/tmds_enc0/total_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/total_disp_reg[1]/Q
                         net (fo=7, routed)           0.142    -0.179    tdms_tx/tmds_enc0/total_disp_reg_n_0_[1]
    SLICE_X106Y105       LUT6 (Prop_lut6_I4_O)        0.045    -0.134 r  tdms_tx/tmds_enc0/data_to_serializer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    tdms_tx/tmds_enc0/data_out[6]
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.991    -0.228    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/C
                         clock pessimism             -0.221    -0.449    
                         clock uncertainty            0.090    -0.359    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.092    -0.267    tdms_tx/tmds_enc0/data_to_serializer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/total_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/data_to_serializer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X107Y105       FDRE                                         r  tdms_tx/tmds_enc0/total_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/total_disp_reg[1]/Q
                         net (fo=7, routed)           0.141    -0.180    tdms_tx/tmds_enc0/total_disp_reg_n_0_[1]
    SLICE_X106Y105       LUT6 (Prop_lut6_I4_O)        0.045    -0.135 r  tdms_tx/tmds_enc0/data_to_serializer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    tdms_tx/tmds_enc0/data_out[0]
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.991    -0.228    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/C
                         clock pessimism             -0.221    -0.449    
                         clock uncertainty            0.090    -0.359    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.091    -0.268    tdms_tx/tmds_enc0/data_to_serializer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/total_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.208ns (58.427%)  route 0.148ns (41.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  tdms_tx/tmds_enc1/total_disp_reg[2]/Q
                         net (fo=6, routed)           0.148    -0.151    tdms_tx/tmds_enc1/total_disp_reg_n_0_[2]
    SLICE_X108Y108       LUT4 (Prop_lut4_I0_O)        0.044    -0.107 r  tdms_tx/tmds_enc1/total_disp[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.107    tdms_tx/tmds_enc1/total_disp[3]_i_1__0_n_0
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.990    -0.229    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[3]/C
                         clock pessimism             -0.234    -0.463    
                         clock uncertainty            0.090    -0.373    
    SLICE_X108Y108       FDRE (Hold_fdre_C_D)         0.131    -0.242    tdms_tx/tmds_enc1/total_disp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/total_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.543%)  route 0.148ns (41.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  tdms_tx/tmds_enc1/total_disp_reg[2]/Q
                         net (fo=6, routed)           0.148    -0.151    tdms_tx/tmds_enc1/total_disp_reg_n_0_[2]
    SLICE_X108Y108       LUT4 (Prop_lut4_I0_O)        0.045    -0.106 r  tdms_tx/tmds_enc1/total_disp[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.106    tdms_tx/tmds_enc1/total_disp[2]_i_1__0_n_0
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.990    -0.229    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/C
                         clock pessimism             -0.234    -0.463    
                         clock uncertainty            0.090    -0.373    
    SLICE_X108Y108       FDRE (Hold_fdre_C_D)         0.121    -0.252    tdms_tx/tmds_enc1/total_disp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 x_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.595%)  route 0.464ns (71.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.609    -0.570    clk
    SLICE_X103Y99        FDSE                                         r  x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  x_reg[10]/Q
                         net (fo=13, routed)          0.259    -0.171    x_reg__0[10]
    SLICE_X104Y99        LUT2 (Prop_lut2_I0_O)        0.045    -0.126 r  mode[2]_i_1/O
                         net (fo=1, routed)           0.206     0.080    mode[2]_i_1_n_0
    SLICE_X104Y102       FDRE                                         r  mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.966    -0.253    clk
    SLICE_X104Y102       FDRE                                         r  mode_reg[2]/C
                         clock pessimism              0.035    -0.218    
                         clock uncertainty            0.090    -0.128    
    SLICE_X104Y102       FDRE (Hold_fdre_C_D)         0.052    -0.076    mode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/total_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/total_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.230ns (63.999%)  route 0.129ns (36.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.333 r  tdms_tx/tmds_enc2/total_disp_reg[3]/Q
                         net (fo=6, routed)           0.129    -0.204    tdms_tx/tmds_enc2/total_disp_reg_n_0_[3]
    SLICE_X110Y105       LUT4 (Prop_lut4_I2_O)        0.102    -0.102 r  tdms_tx/tmds_enc2/total_disp[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    tdms_tx/tmds_enc2/total_disp[2]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.994    -0.225    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[2]/C
                         clock pessimism             -0.236    -0.461    
                         clock uncertainty            0.090    -0.371    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.107    -0.264    tdms_tx/tmds_enc2/total_disp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pos2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pos2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.719    -0.460    clk
    SLICE_X111Y101       FDRE                                         r  pos2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  pos2_reg[2]/Q
                         net (fo=16, routed)          0.091    -0.228    pos2_reg__0[2]
    SLICE_X111Y101       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.101 r  pos2_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.101    pos2_reg[3]_i_1_n_4
    SLICE_X111Y101       FDRE                                         r  pos2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.224    clk
    SLICE_X111Y101       FDRE                                         r  pos2_reg[3]/C
                         clock pessimism             -0.236    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105    -0.265    pos2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/total_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.333 r  tdms_tx/tmds_enc2/total_disp_reg[2]/Q
                         net (fo=6, routed)           0.136    -0.197    tdms_tx/tmds_enc2/total_disp_reg_n_0_[2]
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.104    -0.093 r  tdms_tx/tmds_enc2/total_disp[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    tdms_tx/tmds_enc2/total_disp[3]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.994    -0.225    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[3]/C
                         clock pessimism             -0.236    -0.461    
                         clock uncertainty            0.090    -0.371    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.107    -0.264    tdms_tx/tmds_enc2/total_disp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            x_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.713%)  route 0.173ns (45.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.609    -0.570    clk
    SLICE_X104Y98        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  x_reg[1]/Q
                         net (fo=15, routed)          0.173    -0.233    x_reg__0[1]
    SLICE_X104Y98        LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    x[5]_i_1_n_0
    SLICE_X104Y98        FDSE                                         r  x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.880    -0.339    clk
    SLICE_X104Y98        FDSE                                         r  x_reg[5]/C
                         clock pessimism             -0.232    -0.570    
                         clock uncertainty            0.090    -0.480    
    SLICE_X104Y98        FDSE (Hold_fdse_C_D)         0.121    -0.359    x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_hdmi
  To Clock:  clk_out2_clk_wiz_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.456ns (21.414%)  route 1.673ns (78.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -2.167    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDRE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           1.673    -0.038    tdms_tx/tmds_enc2/serializer_inst/D[0]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.210     1.223    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.105     1.118    tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.118    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.518ns (24.788%)  route 1.572ns (75.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDSE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDSE (Prop_fdse_C_Q)         0.518    -1.652 r  tdms_tx/tmds_enc1/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           1.572    -0.081    tdms_tx/tmds_enc1/serializer_inst/D[4]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.210     1.222    
    SLICE_X110Y108       FDRE (Setup_fdre_C_D)       -0.061     1.161    tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.161    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.456ns (22.551%)  route 1.566ns (77.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 2.170 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.055    -2.169    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           1.566    -0.147    tdms_tx/tmds_enc0/serializer_inst/Q[1]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.857     2.170    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/C
                         clock pessimism             -0.740     1.430    
                         clock uncertainty           -0.210     1.220    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)       -0.081     1.139    tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                          1.139    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.456ns (22.306%)  route 1.588ns (77.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -2.167    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.711 r  tdms_tx/tmds_enc2/data_to_serializer_reg[9]/Q
                         net (fo=1, routed)           1.588    -0.123    tdms_tx/tmds_enc2/serializer_inst/D[4]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.210     1.223    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.047     1.176    tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                          1.176    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.456ns (22.811%)  route 1.543ns (77.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/Q
                         net (fo=1, routed)           1.543    -0.171    tdms_tx/tmds_enc1/serializer_inst/D[2]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.210     1.222    
    SLICE_X110Y108       FDRE (Setup_fdre_C_D)       -0.067     1.155    tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                          1.155    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.456ns (22.928%)  route 1.533ns (77.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.055    -2.169    tdms_tx/tmds_enc2/clk_out1
    SLICE_X109Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           1.533    -0.181    tdms_tx/tmds_enc2/serializer_inst/D[3]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.210     1.223    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.058     1.165    tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.165    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.456ns (22.343%)  route 1.585ns (77.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 2.170 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.977    -2.247    tdms_tx/tmds_enc0/clk_out1
    SLICE_X105Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.791 r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           1.585    -0.206    tdms_tx/tmds_enc0/serializer_inst/Q[3]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.857     2.170    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740     1.430    
                         clock uncertainty           -0.210     1.220    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)       -0.058     1.162    tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.162    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.456ns (23.538%)  route 1.481ns (76.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -2.167    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.711 r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           1.481    -0.230    tdms_tx/tmds_enc2/serializer_inst/D[1]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.210     1.223    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.081     1.142    tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                          1.142    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.456ns (23.591%)  route 1.477ns (76.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDSE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDSE (Prop_fdse_C_Q)         0.456    -1.714 r  tdms_tx/tmds_enc1/data_to_serializer_reg[4]/Q
                         net (fo=1, routed)           1.477    -0.237    tdms_tx/tmds_enc1/serializer_inst/D[1]
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.210     1.222    
    SLICE_X111Y108       FDRE (Setup_fdre_C_D)       -0.081     1.141    tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                          1.141    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.456ns (23.600%)  route 1.476ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           1.476    -0.238    tdms_tx/tmds_enc1/serializer_inst/D[0]
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.210     1.222    
    SLICE_X111Y108       FDRE (Setup_fdre_C_D)       -0.067     1.155    tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.155    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  1.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.009%)  route 0.642ns (81.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDSE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDSE (Prop_fdse_C_Q)         0.141    -0.322 r  tdms_tx/tmds_enc1/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           0.642     0.320    tdms_tx/tmds_enc1/serializer_inst/D[3]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.210     0.083    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.066     0.149    tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.927%)  route 0.646ns (82.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/Q
                         net (fo=1, routed)           0.646     0.325    tdms_tx/tmds_enc0/serializer_inst/Q[2]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.210     0.081    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.070     0.151    tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.512%)  route 0.636ns (79.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y109       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  tdms_tx/tmds_enc1/data_to_serializer_reg[9]/Q
                         net (fo=1, routed)           0.636     0.337    tdms_tx/tmds_enc1/serializer_inst/D[5]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.210     0.083    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.072     0.155    tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.235%)  route 0.632ns (81.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           0.632     0.311    tdms_tx/tmds_enc0/serializer_inst/Q[0]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.210     0.081    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.046     0.127    tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.141ns (16.888%)  route 0.694ns (83.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.690    -0.489    tdms_tx/tmds_enc0/clk_out1
    SLICE_X105Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           0.694     0.346    tdms_tx/tmds_enc0/serializer_inst/Q[3]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.210     0.081    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.072     0.153    tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.233%)  route 0.677ns (82.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           0.677     0.355    tdms_tx/tmds_enc1/serializer_inst/D[0]
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.210     0.083    
    SLICE_X111Y108       FDRE (Hold_fdre_C_D)         0.070     0.153    tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.167%)  route 0.680ns (82.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.141    -0.320 r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           0.680     0.360    tdms_tx/tmds_enc2/serializer_inst/D[1]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.994    -0.225    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/C
                         clock pessimism              0.099    -0.126    
                         clock uncertainty            0.210     0.084    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.066     0.150    tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.141ns (16.914%)  route 0.693ns (83.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/data_to_serializer_reg[9]/Q
                         net (fo=1, routed)           0.693     0.372    tdms_tx/tmds_enc0/serializer_inst/Q[4]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.210     0.081    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.075     0.156    tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.567%)  route 0.710ns (83.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/Q
                         net (fo=1, routed)           0.710     0.388    tdms_tx/tmds_enc1/serializer_inst/D[2]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.210     0.083    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.070     0.153    tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.141ns (16.718%)  route 0.702ns (83.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDRE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           0.702     0.382    tdms_tx/tmds_enc2/serializer_inst/D[0]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.994    -0.225    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.126    
                         clock uncertainty            0.210     0.084    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.061     0.145    tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_hdmi_1
  To Clock:  clk_out2_clk_wiz_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        1.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.456ns (21.414%)  route 1.673ns (78.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -2.167    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDRE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           1.673    -0.038    tdms_tx/tmds_enc2/serializer_inst/D[0]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.208     1.225    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.105     1.120    tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.518ns (24.788%)  route 1.572ns (75.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDSE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDSE (Prop_fdse_C_Q)         0.518    -1.652 r  tdms_tx/tmds_enc1/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           1.572    -0.081    tdms_tx/tmds_enc1/serializer_inst/D[4]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.208     1.224    
    SLICE_X110Y108       FDRE (Setup_fdre_C_D)       -0.061     1.163    tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.163    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.456ns (22.551%)  route 1.566ns (77.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 2.170 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.055    -2.169    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           1.566    -0.147    tdms_tx/tmds_enc0/serializer_inst/Q[1]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.857     2.170    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/C
                         clock pessimism             -0.740     1.430    
                         clock uncertainty           -0.208     1.222    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)       -0.081     1.141    tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                          1.141    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.456ns (22.306%)  route 1.588ns (77.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -2.167    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.711 r  tdms_tx/tmds_enc2/data_to_serializer_reg[9]/Q
                         net (fo=1, routed)           1.588    -0.123    tdms_tx/tmds_enc2/serializer_inst/D[4]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.208     1.225    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.047     1.178    tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                          1.178    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.456ns (22.811%)  route 1.543ns (77.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/Q
                         net (fo=1, routed)           1.543    -0.171    tdms_tx/tmds_enc1/serializer_inst/D[2]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.208     1.224    
    SLICE_X110Y108       FDRE (Setup_fdre_C_D)       -0.067     1.157    tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                          1.157    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.456ns (22.928%)  route 1.533ns (77.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.055    -2.169    tdms_tx/tmds_enc2/clk_out1
    SLICE_X109Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           1.533    -0.181    tdms_tx/tmds_enc2/serializer_inst/D[3]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.208     1.225    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.058     1.167    tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.167    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.456ns (22.343%)  route 1.585ns (77.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 2.170 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.977    -2.247    tdms_tx/tmds_enc0/clk_out1
    SLICE_X105Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.791 r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           1.585    -0.206    tdms_tx/tmds_enc0/serializer_inst/Q[3]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.857     2.170    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740     1.430    
                         clock uncertainty           -0.208     1.222    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)       -0.058     1.164    tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.164    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.456ns (23.538%)  route 1.481ns (76.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -2.167    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.711 r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           1.481    -0.230    tdms_tx/tmds_enc2/serializer_inst/D[1]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.208     1.225    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.081     1.144    tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                          1.144    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.456ns (23.591%)  route 1.477ns (76.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDSE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDSE (Prop_fdse_C_Q)         0.456    -1.714 r  tdms_tx/tmds_enc1/data_to_serializer_reg[4]/Q
                         net (fo=1, routed)           1.477    -0.237    tdms_tx/tmds_enc1/serializer_inst/D[1]
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.208     1.224    
    SLICE_X111Y108       FDRE (Setup_fdre_C_D)       -0.081     1.143    tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                          1.143    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.456ns (23.600%)  route 1.476ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           1.476    -0.238    tdms_tx/tmds_enc1/serializer_inst/D[0]
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.208     1.224    
    SLICE_X111Y108       FDRE (Setup_fdre_C_D)       -0.067     1.157    tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.157    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  1.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.009%)  route 0.642ns (81.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDSE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDSE (Prop_fdse_C_Q)         0.141    -0.322 r  tdms_tx/tmds_enc1/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           0.642     0.320    tdms_tx/tmds_enc1/serializer_inst/D[3]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.208     0.081    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.066     0.147    tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.927%)  route 0.646ns (82.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/Q
                         net (fo=1, routed)           0.646     0.325    tdms_tx/tmds_enc0/serializer_inst/Q[2]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.208     0.079    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.070     0.149    tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.512%)  route 0.636ns (79.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y109       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  tdms_tx/tmds_enc1/data_to_serializer_reg[9]/Q
                         net (fo=1, routed)           0.636     0.337    tdms_tx/tmds_enc1/serializer_inst/D[5]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.208     0.081    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.072     0.153    tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.235%)  route 0.632ns (81.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           0.632     0.311    tdms_tx/tmds_enc0/serializer_inst/Q[0]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.208     0.079    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.046     0.125    tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.141ns (16.888%)  route 0.694ns (83.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.690    -0.489    tdms_tx/tmds_enc0/clk_out1
    SLICE_X105Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           0.694     0.346    tdms_tx/tmds_enc0/serializer_inst/Q[3]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.208     0.079    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.072     0.151    tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.233%)  route 0.677ns (82.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           0.677     0.355    tdms_tx/tmds_enc1/serializer_inst/D[0]
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.208     0.081    
    SLICE_X111Y108       FDRE (Hold_fdre_C_D)         0.070     0.151    tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.167%)  route 0.680ns (82.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.141    -0.320 r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           0.680     0.360    tdms_tx/tmds_enc2/serializer_inst/D[1]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.994    -0.225    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/C
                         clock pessimism              0.099    -0.126    
                         clock uncertainty            0.208     0.082    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.066     0.148    tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.141ns (16.914%)  route 0.693ns (83.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/data_to_serializer_reg[9]/Q
                         net (fo=1, routed)           0.693     0.372    tdms_tx/tmds_enc0/serializer_inst/Q[4]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.208     0.079    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.075     0.154    tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.567%)  route 0.710ns (83.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/Q
                         net (fo=1, routed)           0.710     0.388    tdms_tx/tmds_enc1/serializer_inst/D[2]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.208     0.081    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.070     0.151    tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.141ns (16.718%)  route 0.702ns (83.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDRE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           0.702     0.382    tdms_tx/tmds_enc2/serializer_inst/D[0]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.994    -0.225    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.126    
                         clock uncertainty            0.208     0.082    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.061     0.143    tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_hdmi_1
  To Clock:  clk_out2_clk_wiz_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        1.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.897ns (38.200%)  route 1.451ns (61.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 2.170 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.478    -1.691 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/Q
                         net (fo=6, routed)           1.018    -0.673    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[2]
    SLICE_X107Y106       LUT6 (Prop_lut6_I0_O)        0.295    -0.378 r  tdms_tx/tmds_enc0/serializer_inst/dout_i_2/O
                         net (fo=1, routed)           0.433     0.055    tdms_tx/tmds_enc0/serializer_inst/dout_i_2_n_0
    SLICE_X107Y106       LUT5 (Prop_lut5_I0_O)        0.124     0.179 r  tdms_tx/tmds_enc0/serializer_inst/dout_i_1/O
                         net (fo=1, routed)           0.000     0.179    tdms_tx/tmds_enc0/serializer_inst/dout_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.857     2.170    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X107Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/dout_reg/C
                         clock pessimism             -0.365     1.806    
                         clock uncertainty           -0.063     1.742    
    SLICE_X107Y106       FDRE (Setup_fdre_C_D)        0.029     1.771    tdms_tx/tmds_enc0/serializer_inst/dout_reg
  -------------------------------------------------------------------
                         required time                          1.771    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.842ns (36.668%)  route 1.454ns (63.332%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.057    -2.167    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.748 r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/Q
                         net (fo=1, routed)           1.000    -0.748    tdms_tx/tmds_enc2/serializer_inst/internal[9]
    SLICE_X110Y106       LUT6 (Prop_lut6_I3_O)        0.299    -0.449 r  tdms_tx/tmds_enc2/serializer_inst/dout_i_2__1/O
                         net (fo=1, routed)           0.454     0.005    tdms_tx/tmds_enc2/serializer_inst/dout_i_2__1_n_0
    SLICE_X111Y106       LUT5 (Prop_lut5_I0_O)        0.124     0.129 r  tdms_tx/tmds_enc2/serializer_inst/dout_i_1__1/O
                         net (fo=1, routed)           0.000     0.129    tdms_tx/tmds_enc2/serializer_inst/dout_i_1__1_n_0
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/dout_reg/C
                         clock pessimism             -0.363     1.811    
                         clock uncertainty           -0.063     1.747    
    SLICE_X111Y106       FDRE (Setup_fdre_C_D)        0.031     1.778    tdms_tx/tmds_enc2/serializer_inst/dout_reg
  -------------------------------------------------------------------
                         required time                          1.778    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.704ns (32.582%)  route 1.457ns (67.418%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 2.171 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.056    -2.168    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456    -1.712 r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/Q
                         net (fo=2, routed)           1.013    -0.700    tdms_tx/tmds_enc1/serializer_inst/internal[6]
    SLICE_X110Y109       LUT5 (Prop_lut5_I2_O)        0.124    -0.576 r  tdms_tx/tmds_enc1/serializer_inst/dout_i_4__0/O
                         net (fo=1, routed)           0.444    -0.132    tdms_tx/tmds_enc1/serializer_inst/dout_i_4__0_n_0
    SLICE_X110Y109       LUT5 (Prop_lut5_I4_O)        0.124    -0.008 r  tdms_tx/tmds_enc1/serializer_inst/dout_i_1__0/O
                         net (fo=1, routed)           0.000    -0.008    tdms_tx/tmds_enc1/serializer_inst/dout_i_1__0_n_0
    SLICE_X110Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.858     2.171    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/dout_reg/C
                         clock pessimism             -0.366     1.806    
                         clock uncertainty           -0.063     1.742    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.029     1.771    tdms_tx/tmds_enc1/serializer_inst/dout_reg
  -------------------------------------------------------------------
                         required time                          1.771    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.580ns (31.067%)  route 1.287ns (68.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/Q
                         net (fo=6, routed)           0.730    -0.984    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[2]
    SLICE_X111Y109       LUT4 (Prop_lut4_I0_O)        0.124    -0.860 r  tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0/O
                         net (fo=6, routed)           0.557    -0.302    tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0_n_0
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.366     1.807    
                         clock uncertainty           -0.063     1.743    
    SLICE_X111Y108       FDRE (Setup_fdre_C_CE)      -0.205     1.538    tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.538    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi rise@4.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.580ns (31.067%)  route 1.287ns (68.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/Q
                         net (fo=6, routed)           0.730    -0.984    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[2]
    SLICE_X111Y109       LUT4 (Prop_lut4_I0_O)        0.124    -0.860 r  tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0/O
                         net (fo=6, routed)           0.557    -0.302    tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0_n_0
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/C
                         clock pessimism             -0.366     1.807    
                         clock uncertainty           -0.063     1.743    
    SLICE_X111Y108       FDRE (Setup_fdre_C_CE)      -0.205     1.538    tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                          1.538    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  1.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.141    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X109Y106       LUT4 (Prop_lut4_I1_O)        0.042    -0.099 r  tdms_tx/tmds_enc2/serializer_inst/count[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.099    tdms_tx/tmds_enc2/serializer_inst/count[3]_i_1__1_n_0
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[3]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.107    -0.292    tdms_tx/tmds_enc2/serializer_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.190    -0.131    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[1]
    SLICE_X111Y109       LUT4 (Prop_lut4_I1_O)        0.042    -0.089 r  tdms_tx/tmds_enc1/serializer_inst/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.089    tdms_tx/tmds_enc1/serializer_inst/count[3]_i_1__0_n_0
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/C
                         clock pessimism             -0.236    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.107    -0.292    tdms_tx/tmds_enc1/serializer_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT3 (Prop_lut3_I2_O)        0.043    -0.057 r  tdms_tx/tmds_enc0/serializer_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    tdms_tx/tmds_enc0/serializer_inst/count[2]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.131    -0.268    tdms_tx/tmds_enc0/serializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT4 (Prop_lut4_I2_O)        0.043    -0.057 r  tdms_tx/tmds_enc0/serializer_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    tdms_tx/tmds_enc0/serializer_inst/count[3]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.131    -0.268    tdms_tx/tmds_enc0/serializer_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.141    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X109Y106       LUT4 (Prop_lut4_I2_O)        0.045    -0.096 r  tdms_tx/tmds_enc2/serializer_inst/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.096    tdms_tx/tmds_enc2/serializer_inst/count[1]_i_1__1_n_0
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.091    -0.308    tdms_tx/tmds_enc2/serializer_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.718    -0.461    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.203    -0.117    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[0]
    SLICE_X111Y106       LUT3 (Prop_lut3_I2_O)        0.042    -0.075 r  tdms_tx/tmds_enc2/serializer_inst/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.075    tdms_tx/tmds_enc2/serializer_inst/count[2]_i_1__1_n_0
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.994    -0.225    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[2]/C
                         clock pessimism             -0.236    -0.461    
                         clock uncertainty            0.063    -0.398    
    SLICE_X111Y106       FDRE (Hold_fdre_C_D)         0.107    -0.291    tdms_tx/tmds_enc2/serializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.190    -0.131    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[1]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.045    -0.086 r  tdms_tx/tmds_enc1/serializer_inst/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.086    tdms_tx/tmds_enc1/serializer_inst/count[1]_i_1__0_n_0
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                         clock pessimism             -0.236    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.091    -0.308    tdms_tx/tmds_enc1/serializer_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.192    -0.129    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[1]
    SLICE_X111Y109       LUT3 (Prop_lut3_I1_O)        0.045    -0.084 r  tdms_tx/tmds_enc1/serializer_inst/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.084    tdms_tx/tmds_enc1/serializer_inst/count[2]_i_1__0_n_0
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
                         clock pessimism             -0.236    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.092    -0.307    tdms_tx/tmds_enc1/serializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT4 (Prop_lut4_I3_O)        0.045    -0.055 r  tdms_tx/tmds_enc0/serializer_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    tdms_tx/tmds_enc0/serializer_inst/count[1]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.121    -0.278    tdms_tx/tmds_enc0/serializer_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi rise@0.000ns - clk_out2_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 f  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  tdms_tx/tmds_enc0/serializer_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    tdms_tx/tmds_enc0/serializer_inst/count[0]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.120    -0.279    tdms_tx/tmds_enc0/serializer_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_hdmi
  To Clock:  clk_out1_clk_wiz_hdmi_1

Setup :            0  Failing Endpoints,  Worst Slack       32.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.810ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bvx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 1.468ns (21.828%)  route 5.257ns (78.172%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.866    -2.358    clk
    SLICE_X112Y99        FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518    -1.840 r  y_reg[5]/Q
                         net (fo=20, routed)          1.820    -0.020    y_reg__0[5]
    SLICE_X107Y101       LUT3 (Prop_lut3_I0_O)        0.124     0.104 r  leds[0]_i_11/O
                         net (fo=1, routed)           0.000     0.104    leds[0]_i_11_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.654 r  leds_reg[0]_i_4/CO[3]
                         net (fo=5, routed)           1.708     2.362    leds2
    SLICE_X108Y98        LUT6 (Prop_lut6_I0_O)        0.124     2.486 r  bvx[3]_i_2/O
                         net (fo=2, routed)           1.346     3.833    bvx
    SLICE_X105Y97        LUT2 (Prop_lut2_I0_O)        0.152     3.985 r  bvx[3]_i_1/O
                         net (fo=1, routed)           0.382     4.367    bvx[3]_i_1_n_0
    SLICE_X104Y97        FDRE                                         r  bvx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.610    37.923    clk
    SLICE_X104Y97        FDRE                                         r  bvx_reg[3]/C
                         clock pessimism             -0.423    37.500    
                         clock uncertainty           -0.090    37.410    
    SLICE_X104Y97        FDRE (Setup_fdre_C_D)       -0.233    37.177    bvx_reg[3]
  -------------------------------------------------------------------
                         required time                         37.177    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                 32.810    

Slack (MET) :             33.424ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bvy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 1.564ns (24.103%)  route 4.925ns (75.897%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 37.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.866    -2.358    clk
    SLICE_X112Y99        FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518    -1.840 r  y_reg[5]/Q
                         net (fo=20, routed)          1.820    -0.020    y_reg__0[5]
    SLICE_X107Y101       LUT3 (Prop_lut3_I0_O)        0.124     0.104 r  leds[0]_i_11/O
                         net (fo=1, routed)           0.000     0.104    leds[0]_i_11_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.654 r  leds_reg[0]_i_4/CO[3]
                         net (fo=5, routed)           1.430     2.084    leds2
    SLICE_X108Y98        LUT4 (Prop_lut4_I3_O)        0.124     2.208 r  bposy[9]_i_2/O
                         net (fo=21, routed)          1.018     3.227    p_4_in
    SLICE_X110Y96        LUT6 (Prop_lut6_I0_O)        0.124     3.351 r  bvy[3]_i_2/O
                         net (fo=2, routed)           0.656     4.006    bvy
    SLICE_X111Y96        LUT2 (Prop_lut2_I0_O)        0.124     4.130 r  bvy[2]_i_1/O
                         net (fo=1, routed)           0.000     4.130    bvy[2]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  bvy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.686    37.999    clk
    SLICE_X111Y96        FDRE                                         r  bvy_reg[2]/C
                         clock pessimism             -0.383    37.616    
                         clock uncertainty           -0.090    37.526    
    SLICE_X111Y96        FDRE (Setup_fdre_C_D)        0.029    37.555    bvy_reg[2]
  -------------------------------------------------------------------
                         required time                         37.555    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                 33.424    

Slack (MET) :             33.442ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bvy_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 1.592ns (24.429%)  route 4.925ns (75.571%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 37.999 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.866    -2.358    clk
    SLICE_X112Y99        FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.518    -1.840 r  y_reg[5]/Q
                         net (fo=20, routed)          1.820    -0.020    y_reg__0[5]
    SLICE_X107Y101       LUT3 (Prop_lut3_I0_O)        0.124     0.104 r  leds[0]_i_11/O
                         net (fo=1, routed)           0.000     0.104    leds[0]_i_11_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.654 r  leds_reg[0]_i_4/CO[3]
                         net (fo=5, routed)           1.430     2.084    leds2
    SLICE_X108Y98        LUT4 (Prop_lut4_I3_O)        0.124     2.208 r  bposy[9]_i_2/O
                         net (fo=21, routed)          1.018     3.227    p_4_in
    SLICE_X110Y96        LUT6 (Prop_lut6_I0_O)        0.124     3.351 r  bvy[3]_i_2/O
                         net (fo=2, routed)           0.656     4.006    bvy
    SLICE_X111Y96        LUT2 (Prop_lut2_I0_O)        0.152     4.158 r  bvy[3]_i_1/O
                         net (fo=1, routed)           0.000     4.158    bvy[3]_i_1_n_0
    SLICE_X111Y96        FDRE                                         r  bvy_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.686    37.999    clk
    SLICE_X111Y96        FDRE                                         r  bvy_reg[3]/C
                         clock pessimism             -0.383    37.616    
                         clock uncertainty           -0.090    37.526    
    SLICE_X111Y96        FDRE (Setup_fdre_C_D)        0.075    37.601    bvy_reg[3]
  -------------------------------------------------------------------
                         required time                         37.601    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                 33.442    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposx_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposx_reg[1]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposx_reg[1]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDRE                                         r  bposx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDRE                                         r  bposx_reg[2]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDRE (Setup_fdre_C_R)       -0.429    36.953    bposx_reg[2]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposx_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposx_reg[3]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposx_reg[3]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposx_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposx_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposx_reg[5]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposx_reg[5]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposy_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposy_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposy_reg[3]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposy_reg[3]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposy_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposy_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposy_reg[5]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposy_reg[5]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    

Slack (MET) :             33.633ns  (required time - arrival time)
  Source:                 pos2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bposy_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_hdmi_1 rise@40.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.803ns (32.858%)  route 3.684ns (67.142%))
  Logic Levels:           5  (CARRY4=2 LUT4=3)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.058    -2.166    clk
    SLICE_X111Y102       FDRE                                         r  pos2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.456    -1.710 r  pos2_reg[4]/Q
                         net (fo=13, routed)          1.056    -0.654    pos2_reg__0[4]
    SLICE_X107Y102       LUT4 (Prop_lut4_I0_O)        0.152    -0.502 r  bposy[9]_i_64/O
                         net (fo=4, routed)           1.130     0.628    bposy[9]_i_64_n_0
    SLICE_X108Y100       LUT4 (Prop_lut4_I2_O)        0.326     0.954 r  bposy[9]_i_41/O
                         net (fo=1, routed)           0.000     0.954    bposy[9]_i_41_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.334 r  bposy_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.334    bposy_reg[9]_i_14_n_0
    SLICE_X108Y101       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.491 f  bposy_reg[9]_i_5/CO[1]
                         net (fo=1, routed)           0.806     2.297    bposx221_in
    SLICE_X108Y98        LUT4 (Prop_lut4_I1_O)        0.332     2.629 r  bposy[9]_i_1/O
                         net (fo=19, routed)          0.692     3.321    bposy[9]_i_1_n_0
    SLICE_X107Y96        FDSE                                         r  bposy_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.683    37.996    clk
    SLICE_X107Y96        FDSE                                         r  bposy_reg[6]/C
                         clock pessimism             -0.524    37.472    
                         clock uncertainty           -0.090    37.382    
    SLICE_X107Y96        FDSE (Setup_fdse_C_S)       -0.429    36.953    bposy_reg[6]
  -------------------------------------------------------------------
                         required time                         36.953    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 33.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/data_to_serializer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X107Y105       FDRE                                         r  tdms_tx/tmds_enc0/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/total_disp_reg[2]/Q
                         net (fo=7, routed)           0.103    -0.218    tdms_tx/tmds_enc0/total_disp_reg_n_0_[2]
    SLICE_X106Y105       LUT6 (Prop_lut6_I2_O)        0.045    -0.173 r  tdms_tx/tmds_enc0/data_to_serializer[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    tdms_tx/tmds_enc0/data_out[7]
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.991    -0.228    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/C
                         clock pessimism             -0.221    -0.449    
                         clock uncertainty            0.090    -0.359    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.092    -0.267    tdms_tx/tmds_enc0/data_to_serializer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/total_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/data_to_serializer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X107Y105       FDRE                                         r  tdms_tx/tmds_enc0/total_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/total_disp_reg[1]/Q
                         net (fo=7, routed)           0.142    -0.179    tdms_tx/tmds_enc0/total_disp_reg_n_0_[1]
    SLICE_X106Y105       LUT6 (Prop_lut6_I4_O)        0.045    -0.134 r  tdms_tx/tmds_enc0/data_to_serializer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    tdms_tx/tmds_enc0/data_out[6]
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.991    -0.228    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/C
                         clock pessimism             -0.221    -0.449    
                         clock uncertainty            0.090    -0.359    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.092    -0.267    tdms_tx/tmds_enc0/data_to_serializer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/total_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/data_to_serializer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X107Y105       FDRE                                         r  tdms_tx/tmds_enc0/total_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/total_disp_reg[1]/Q
                         net (fo=7, routed)           0.141    -0.180    tdms_tx/tmds_enc0/total_disp_reg_n_0_[1]
    SLICE_X106Y105       LUT6 (Prop_lut6_I4_O)        0.045    -0.135 r  tdms_tx/tmds_enc0/data_to_serializer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    tdms_tx/tmds_enc0/data_out[0]
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.991    -0.228    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/C
                         clock pessimism             -0.221    -0.449    
                         clock uncertainty            0.090    -0.359    
    SLICE_X106Y105       FDRE (Hold_fdre_C_D)         0.091    -0.268    tdms_tx/tmds_enc0/data_to_serializer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/total_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.208ns (58.427%)  route 0.148ns (41.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  tdms_tx/tmds_enc1/total_disp_reg[2]/Q
                         net (fo=6, routed)           0.148    -0.151    tdms_tx/tmds_enc1/total_disp_reg_n_0_[2]
    SLICE_X108Y108       LUT4 (Prop_lut4_I0_O)        0.044    -0.107 r  tdms_tx/tmds_enc1/total_disp[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.107    tdms_tx/tmds_enc1/total_disp[3]_i_1__0_n_0
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.990    -0.229    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[3]/C
                         clock pessimism             -0.234    -0.463    
                         clock uncertainty            0.090    -0.373    
    SLICE_X108Y108       FDRE (Hold_fdre_C_D)         0.131    -0.242    tdms_tx/tmds_enc1/total_disp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/total_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.543%)  route 0.148ns (41.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  tdms_tx/tmds_enc1/total_disp_reg[2]/Q
                         net (fo=6, routed)           0.148    -0.151    tdms_tx/tmds_enc1/total_disp_reg_n_0_[2]
    SLICE_X108Y108       LUT4 (Prop_lut4_I0_O)        0.045    -0.106 r  tdms_tx/tmds_enc1/total_disp[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.106    tdms_tx/tmds_enc1/total_disp[2]_i_1__0_n_0
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.990    -0.229    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDRE                                         r  tdms_tx/tmds_enc1/total_disp_reg[2]/C
                         clock pessimism             -0.234    -0.463    
                         clock uncertainty            0.090    -0.373    
    SLICE_X108Y108       FDRE (Hold_fdre_C_D)         0.121    -0.252    tdms_tx/tmds_enc1/total_disp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 x_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.595%)  route 0.464ns (71.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.609    -0.570    clk
    SLICE_X103Y99        FDSE                                         r  x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  x_reg[10]/Q
                         net (fo=13, routed)          0.259    -0.171    x_reg__0[10]
    SLICE_X104Y99        LUT2 (Prop_lut2_I0_O)        0.045    -0.126 r  mode[2]_i_1/O
                         net (fo=1, routed)           0.206     0.080    mode[2]_i_1_n_0
    SLICE_X104Y102       FDRE                                         r  mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.966    -0.253    clk
    SLICE_X104Y102       FDRE                                         r  mode_reg[2]/C
                         clock pessimism              0.035    -0.218    
                         clock uncertainty            0.090    -0.128    
    SLICE_X104Y102       FDRE (Hold_fdre_C_D)         0.052    -0.076    mode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/total_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/total_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.230ns (63.999%)  route 0.129ns (36.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.333 r  tdms_tx/tmds_enc2/total_disp_reg[3]/Q
                         net (fo=6, routed)           0.129    -0.204    tdms_tx/tmds_enc2/total_disp_reg_n_0_[3]
    SLICE_X110Y105       LUT4 (Prop_lut4_I2_O)        0.102    -0.102 r  tdms_tx/tmds_enc2/total_disp[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    tdms_tx/tmds_enc2/total_disp[2]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.994    -0.225    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[2]/C
                         clock pessimism             -0.236    -0.461    
                         clock uncertainty            0.090    -0.371    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.107    -0.264    tdms_tx/tmds_enc2/total_disp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pos2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pos2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.719    -0.460    clk
    SLICE_X111Y101       FDRE                                         r  pos2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  pos2_reg[2]/Q
                         net (fo=16, routed)          0.091    -0.228    pos2_reg__0[2]
    SLICE_X111Y101       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.101 r  pos2_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.101    pos2_reg[3]_i_1_n_4
    SLICE_X111Y101       FDRE                                         r  pos2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.995    -0.224    clk
    SLICE_X111Y101       FDRE                                         r  pos2_reg[3]/C
                         clock pessimism             -0.236    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105    -0.265    pos2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/total_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/total_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.333 r  tdms_tx/tmds_enc2/total_disp_reg[2]/Q
                         net (fo=6, routed)           0.136    -0.197    tdms_tx/tmds_enc2/total_disp_reg_n_0_[2]
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.104    -0.093 r  tdms_tx/tmds_enc2/total_disp[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    tdms_tx/tmds_enc2/total_disp[3]_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.994    -0.225    tdms_tx/tmds_enc2/clk_out1
    SLICE_X110Y105       FDRE                                         r  tdms_tx/tmds_enc2/total_disp_reg[3]/C
                         clock pessimism             -0.236    -0.461    
                         clock uncertainty            0.090    -0.371    
    SLICE_X110Y105       FDRE (Hold_fdre_C_D)         0.107    -0.264    tdms_tx/tmds_enc2/total_disp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            x_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.713%)  route 0.173ns (45.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.609    -0.570    clk
    SLICE_X104Y98        FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  x_reg[1]/Q
                         net (fo=15, routed)          0.173    -0.233    x_reg__0[1]
    SLICE_X104Y98        LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    x[5]_i_1_n_0
    SLICE_X104Y98        FDSE                                         r  x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.880    -0.339    clk
    SLICE_X104Y98        FDSE                                         r  x_reg[5]/C
                         clock pessimism             -0.232    -0.570    
                         clock uncertainty            0.090    -0.480    
    SLICE_X104Y98        FDSE (Hold_fdse_C_D)         0.121    -0.359    x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_hdmi
  To Clock:  clk_out2_clk_wiz_hdmi_1

Setup :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.456ns (21.414%)  route 1.673ns (78.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -2.167    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDRE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           1.673    -0.038    tdms_tx/tmds_enc2/serializer_inst/D[0]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.210     1.223    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.105     1.118    tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.118    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.518ns (24.788%)  route 1.572ns (75.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDSE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDSE (Prop_fdse_C_Q)         0.518    -1.652 r  tdms_tx/tmds_enc1/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           1.572    -0.081    tdms_tx/tmds_enc1/serializer_inst/D[4]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.210     1.222    
    SLICE_X110Y108       FDRE (Setup_fdre_C_D)       -0.061     1.161    tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.161    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.456ns (22.551%)  route 1.566ns (77.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 2.170 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.055    -2.169    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           1.566    -0.147    tdms_tx/tmds_enc0/serializer_inst/Q[1]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.857     2.170    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/C
                         clock pessimism             -0.740     1.430    
                         clock uncertainty           -0.210     1.220    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)       -0.081     1.139    tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                          1.139    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.456ns (22.306%)  route 1.588ns (77.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -2.167    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.711 r  tdms_tx/tmds_enc2/data_to_serializer_reg[9]/Q
                         net (fo=1, routed)           1.588    -0.123    tdms_tx/tmds_enc2/serializer_inst/D[4]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.210     1.223    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.047     1.176    tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                          1.176    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.456ns (22.811%)  route 1.543ns (77.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/Q
                         net (fo=1, routed)           1.543    -0.171    tdms_tx/tmds_enc1/serializer_inst/D[2]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.210     1.222    
    SLICE_X110Y108       FDRE (Setup_fdre_C_D)       -0.067     1.155    tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                          1.155    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.456ns (22.928%)  route 1.533ns (77.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.055    -2.169    tdms_tx/tmds_enc2/clk_out1
    SLICE_X109Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           1.533    -0.181    tdms_tx/tmds_enc2/serializer_inst/D[3]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.210     1.223    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.058     1.165    tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.165    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.456ns (22.343%)  route 1.585ns (77.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 2.170 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.977    -2.247    tdms_tx/tmds_enc0/clk_out1
    SLICE_X105Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.791 r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           1.585    -0.206    tdms_tx/tmds_enc0/serializer_inst/Q[3]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.857     2.170    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740     1.430    
                         clock uncertainty           -0.210     1.220    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)       -0.058     1.162    tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.162    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.456ns (23.538%)  route 1.481ns (76.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -2.167    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.711 r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           1.481    -0.230    tdms_tx/tmds_enc2/serializer_inst/D[1]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.210     1.223    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.081     1.142    tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                          1.142    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.456ns (23.591%)  route 1.477ns (76.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDSE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDSE (Prop_fdse_C_Q)         0.456    -1.714 r  tdms_tx/tmds_enc1/data_to_serializer_reg[4]/Q
                         net (fo=1, routed)           1.477    -0.237    tdms_tx/tmds_enc1/serializer_inst/D[1]
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.210     1.222    
    SLICE_X111Y108       FDRE (Setup_fdre_C_D)       -0.081     1.141    tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                          1.141    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.456ns (23.600%)  route 1.476ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           1.476    -0.238    tdms_tx/tmds_enc1/serializer_inst/D[0]
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.210     1.222    
    SLICE_X111Y108       FDRE (Setup_fdre_C_D)       -0.067     1.155    tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.155    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  1.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.009%)  route 0.642ns (81.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDSE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDSE (Prop_fdse_C_Q)         0.141    -0.322 r  tdms_tx/tmds_enc1/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           0.642     0.320    tdms_tx/tmds_enc1/serializer_inst/D[3]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.210     0.083    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.066     0.149    tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.927%)  route 0.646ns (82.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/Q
                         net (fo=1, routed)           0.646     0.325    tdms_tx/tmds_enc0/serializer_inst/Q[2]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.210     0.081    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.070     0.151    tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.512%)  route 0.636ns (79.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y109       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  tdms_tx/tmds_enc1/data_to_serializer_reg[9]/Q
                         net (fo=1, routed)           0.636     0.337    tdms_tx/tmds_enc1/serializer_inst/D[5]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.210     0.083    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.072     0.155    tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.235%)  route 0.632ns (81.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           0.632     0.311    tdms_tx/tmds_enc0/serializer_inst/Q[0]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.210     0.081    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.046     0.127    tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.141ns (16.888%)  route 0.694ns (83.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.690    -0.489    tdms_tx/tmds_enc0/clk_out1
    SLICE_X105Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           0.694     0.346    tdms_tx/tmds_enc0/serializer_inst/Q[3]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.210     0.081    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.072     0.153    tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.233%)  route 0.677ns (82.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           0.677     0.355    tdms_tx/tmds_enc1/serializer_inst/D[0]
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.210     0.083    
    SLICE_X111Y108       FDRE (Hold_fdre_C_D)         0.070     0.153    tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.167%)  route 0.680ns (82.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.141    -0.320 r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           0.680     0.360    tdms_tx/tmds_enc2/serializer_inst/D[1]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.994    -0.225    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/C
                         clock pessimism              0.099    -0.126    
                         clock uncertainty            0.210     0.084    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.066     0.150    tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.141ns (16.914%)  route 0.693ns (83.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/data_to_serializer_reg[9]/Q
                         net (fo=1, routed)           0.693     0.372    tdms_tx/tmds_enc0/serializer_inst/Q[4]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.210     0.081    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.075     0.156    tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.567%)  route 0.710ns (83.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/Q
                         net (fo=1, routed)           0.710     0.388    tdms_tx/tmds_enc1/serializer_inst/D[2]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.210     0.083    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.070     0.153    tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.141ns (16.718%)  route 0.702ns (83.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDRE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           0.702     0.382    tdms_tx/tmds_enc2/serializer_inst/D[0]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.994    -0.225    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.126    
                         clock uncertainty            0.210     0.084    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.061     0.145    tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_hdmi
  To Clock:  clk_out2_clk_wiz_hdmi_1

Setup :            0  Failing Endpoints,  Worst Slack        1.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.897ns (38.200%)  route 1.451ns (61.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 2.170 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.478    -1.691 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/Q
                         net (fo=6, routed)           1.018    -0.673    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[2]
    SLICE_X107Y106       LUT6 (Prop_lut6_I0_O)        0.295    -0.378 r  tdms_tx/tmds_enc0/serializer_inst/dout_i_2/O
                         net (fo=1, routed)           0.433     0.055    tdms_tx/tmds_enc0/serializer_inst/dout_i_2_n_0
    SLICE_X107Y106       LUT5 (Prop_lut5_I0_O)        0.124     0.179 r  tdms_tx/tmds_enc0/serializer_inst/dout_i_1/O
                         net (fo=1, routed)           0.000     0.179    tdms_tx/tmds_enc0/serializer_inst/dout_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.857     2.170    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X107Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/dout_reg/C
                         clock pessimism             -0.365     1.806    
                         clock uncertainty           -0.063     1.742    
    SLICE_X107Y106       FDRE (Setup_fdre_C_D)        0.029     1.771    tdms_tx/tmds_enc0/serializer_inst/dout_reg
  -------------------------------------------------------------------
                         required time                          1.771    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.842ns (36.668%)  route 1.454ns (63.332%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.057    -2.167    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.419    -1.748 r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/Q
                         net (fo=1, routed)           1.000    -0.748    tdms_tx/tmds_enc2/serializer_inst/internal[9]
    SLICE_X110Y106       LUT6 (Prop_lut6_I3_O)        0.299    -0.449 r  tdms_tx/tmds_enc2/serializer_inst/dout_i_2__1/O
                         net (fo=1, routed)           0.454     0.005    tdms_tx/tmds_enc2/serializer_inst/dout_i_2__1_n_0
    SLICE_X111Y106       LUT5 (Prop_lut5_I0_O)        0.124     0.129 r  tdms_tx/tmds_enc2/serializer_inst/dout_i_1__1/O
                         net (fo=1, routed)           0.000     0.129    tdms_tx/tmds_enc2/serializer_inst/dout_i_1__1_n_0
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/dout_reg/C
                         clock pessimism             -0.363     1.811    
                         clock uncertainty           -0.063     1.747    
    SLICE_X111Y106       FDRE (Setup_fdre_C_D)        0.031     1.778    tdms_tx/tmds_enc2/serializer_inst/dout_reg
  -------------------------------------------------------------------
                         required time                          1.778    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.580ns (30.052%)  route 1.350ns (69.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.972    -0.742    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X110Y106       LUT4 (Prop_lut4_I1_O)        0.124    -0.618 r  tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1/O
                         net (fo=5, routed)           0.378    -0.239    tdms_tx/tmds_enc2/serializer_inst/internal[9]_i_1__1_n_0
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
                         clock pessimism             -0.406     1.768    
                         clock uncertainty           -0.063     1.704    
    SLICE_X110Y106       FDRE (Setup_fdre_C_CE)      -0.205     1.499    tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                          1.499    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.704ns (32.582%)  route 1.457ns (67.418%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 2.171 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.168ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.056    -2.168    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.456    -1.712 r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/Q
                         net (fo=2, routed)           1.013    -0.700    tdms_tx/tmds_enc1/serializer_inst/internal[6]
    SLICE_X110Y109       LUT5 (Prop_lut5_I2_O)        0.124    -0.576 r  tdms_tx/tmds_enc1/serializer_inst/dout_i_4__0/O
                         net (fo=1, routed)           0.444    -0.132    tdms_tx/tmds_enc1/serializer_inst/dout_i_4__0_n_0
    SLICE_X110Y109       LUT5 (Prop_lut5_I4_O)        0.124    -0.008 r  tdms_tx/tmds_enc1/serializer_inst/dout_i_1__0/O
                         net (fo=1, routed)           0.000    -0.008    tdms_tx/tmds_enc1/serializer_inst/dout_i_1__0_n_0
    SLICE_X110Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.858     2.171    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/dout_reg/C
                         clock pessimism             -0.366     1.806    
                         clock uncertainty           -0.063     1.742    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.029     1.771    tdms_tx/tmds_enc1/serializer_inst/dout_reg
  -------------------------------------------------------------------
                         required time                          1.771    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.580ns (31.067%)  route 1.287ns (68.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/Q
                         net (fo=6, routed)           0.730    -0.984    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[2]
    SLICE_X111Y109       LUT4 (Prop_lut4_I0_O)        0.124    -0.860 r  tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0/O
                         net (fo=6, routed)           0.557    -0.302    tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0_n_0
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.366     1.807    
                         clock uncertainty           -0.063     1.743    
    SLICE_X111Y108       FDRE (Setup_fdre_C_CE)      -0.205     1.538    tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.538    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.580ns (31.067%)  route 1.287ns (68.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          2.055    -2.169    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.456    -1.713 f  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/Q
                         net (fo=6, routed)           0.730    -0.984    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[2]
    SLICE_X111Y109       LUT4 (Prop_lut4_I0_O)        0.124    -0.860 r  tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0/O
                         net (fo=6, routed)           0.557    -0.302    tdms_tx/tmds_enc1/serializer_inst/internal[9]_i_1__0_n_0
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/C
                         clock pessimism             -0.366     1.807    
                         clock uncertainty           -0.063     1.743    
    SLICE_X111Y108       FDRE (Setup_fdre_C_CE)      -0.205     1.538    tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                          1.538    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  1.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.141    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X109Y106       LUT4 (Prop_lut4_I1_O)        0.042    -0.099 r  tdms_tx/tmds_enc2/serializer_inst/count[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.099    tdms_tx/tmds_enc2/serializer_inst/count[3]_i_1__1_n_0
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[3]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.107    -0.292    tdms_tx/tmds_enc2/serializer_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.190    -0.131    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[1]
    SLICE_X111Y109       LUT4 (Prop_lut4_I1_O)        0.042    -0.089 r  tdms_tx/tmds_enc1/serializer_inst/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.089    tdms_tx/tmds_enc1/serializer_inst/count[3]_i_1__0_n_0
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[3]/C
                         clock pessimism             -0.236    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.107    -0.292    tdms_tx/tmds_enc1/serializer_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT3 (Prop_lut3_I2_O)        0.043    -0.057 r  tdms_tx/tmds_enc0/serializer_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    tdms_tx/tmds_enc0/serializer_inst/count[2]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[2]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.131    -0.268    tdms_tx/tmds_enc0/serializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT4 (Prop_lut4_I2_O)        0.043    -0.057 r  tdms_tx/tmds_enc0/serializer_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    tdms_tx/tmds_enc0/serializer_inst/count[3]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[3]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.131    -0.268    tdms_tx/tmds_enc0/serializer_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/Q
                         net (fo=6, routed)           0.180    -0.141    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[1]
    SLICE_X109Y106       LUT4 (Prop_lut4_I2_O)        0.045    -0.096 r  tdms_tx/tmds_enc2/serializer_inst/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.096    tdms_tx/tmds_enc2/serializer_inst/count[1]_i_1__1_n_0
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X109Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[1]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X109Y106       FDRE (Hold_fdre_C_D)         0.091    -0.308    tdms_tx/tmds_enc2/serializer_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.718    -0.461    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  tdms_tx/tmds_enc2/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.203    -0.117    tdms_tx/tmds_enc2/serializer_inst/count_reg_n_0_[0]
    SLICE_X111Y106       LUT3 (Prop_lut3_I2_O)        0.042    -0.075 r  tdms_tx/tmds_enc2/serializer_inst/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.075    tdms_tx/tmds_enc2/serializer_inst/count[2]_i_1__1_n_0
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.994    -0.225    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X111Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/count_reg[2]/C
                         clock pessimism             -0.236    -0.461    
                         clock uncertainty            0.063    -0.398    
    SLICE_X111Y106       FDRE (Hold_fdre_C_D)         0.107    -0.291    tdms_tx/tmds_enc2/serializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.190    -0.131    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[1]
    SLICE_X111Y109       LUT4 (Prop_lut4_I2_O)        0.045    -0.086 r  tdms_tx/tmds_enc1/serializer_inst/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.086    tdms_tx/tmds_enc1/serializer_inst/count[1]_i_1__0_n_0
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                         clock pessimism             -0.236    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.091    -0.308    tdms_tx/tmds_enc1/serializer_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc1/serializer_inst/count_reg[1]/Q
                         net (fo=7, routed)           0.192    -0.129    tdms_tx/tmds_enc1/serializer_inst/count_reg_n_0_[1]
    SLICE_X111Y109       LUT3 (Prop_lut3_I1_O)        0.045    -0.084 r  tdms_tx/tmds_enc1/serializer_inst/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.084    tdms_tx/tmds_enc1/serializer_inst/count[2]_i_1__0_n_0
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y109       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/count_reg[2]/C
                         clock pessimism             -0.236    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.092    -0.307    tdms_tx/tmds_enc1/serializer_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT4 (Prop_lut4_I3_O)        0.045    -0.055 r  tdms_tx/tmds_enc0/serializer_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    tdms_tx/tmds_enc0/serializer_inst/count[1]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[1]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.121    -0.278    tdms_tx/tmds_enc0/serializer_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out2_clk_wiz_hdmi rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_hdmi rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.717    -0.462    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.298 f  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/Q
                         net (fo=8, routed)           0.198    -0.100    tdms_tx/tmds_enc0/serializer_inst/count_reg_n_0_[0]
    SLICE_X108Y106       LUT1 (Prop_lut1_I0_O)        0.045    -0.055 r  tdms_tx/tmds_enc0/serializer_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    tdms_tx/tmds_enc0/serializer_inst/count[0]_i_1_n_0
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X108Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/count_reg[0]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.063    -0.399    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.120    -0.279    tdms_tx/tmds_enc0/serializer_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_hdmi_1
  To Clock:  clk_out2_clk_wiz_hdmi_1

Setup :            0  Failing Endpoints,  Worst Slack        1.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.456ns (21.414%)  route 1.673ns (78.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -2.167    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDRE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           1.673    -0.038    tdms_tx/tmds_enc2/serializer_inst/D[0]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.208     1.225    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.105     1.120    tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.518ns (24.788%)  route 1.572ns (75.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y108       FDSE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDSE (Prop_fdse_C_Q)         0.518    -1.652 r  tdms_tx/tmds_enc1/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           1.572    -0.081    tdms_tx/tmds_enc1/serializer_inst/D[4]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.208     1.224    
    SLICE_X110Y108       FDRE (Setup_fdre_C_D)       -0.061     1.163    tdms_tx/tmds_enc1/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.163    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.456ns (22.551%)  route 1.566ns (77.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 2.170 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.055    -2.169    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc0/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           1.566    -0.147    tdms_tx/tmds_enc0/serializer_inst/Q[1]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.857     2.170    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]/C
                         clock pessimism             -0.740     1.430    
                         clock uncertainty           -0.208     1.222    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)       -0.081     1.141    tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                          1.141    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.456ns (22.306%)  route 1.588ns (77.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -2.167    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.711 r  tdms_tx/tmds_enc2/data_to_serializer_reg[9]/Q
                         net (fo=1, routed)           1.588    -0.123    tdms_tx/tmds_enc2/serializer_inst/D[4]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.208     1.225    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.047     1.178    tdms_tx/tmds_enc2/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                          1.178    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.456ns (22.811%)  route 1.543ns (77.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/Q
                         net (fo=1, routed)           1.543    -0.171    tdms_tx/tmds_enc1/serializer_inst/D[2]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.208     1.224    
    SLICE_X110Y108       FDRE (Setup_fdre_C_D)       -0.067     1.157    tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                          1.157    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.456ns (22.928%)  route 1.533ns (77.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.055    -2.169    tdms_tx/tmds_enc2/clk_out1
    SLICE_X109Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.713 r  tdms_tx/tmds_enc2/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           1.533    -0.181    tdms_tx/tmds_enc2/serializer_inst/D[3]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.208     1.225    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.058     1.167    tdms_tx/tmds_enc2/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.167    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.456ns (22.343%)  route 1.585ns (77.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 2.170 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.977    -2.247    tdms_tx/tmds_enc0/clk_out1
    SLICE_X105Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.456    -1.791 r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           1.585    -0.206    tdms_tx/tmds_enc0/serializer_inst/Q[3]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.857     2.170    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/C
                         clock pessimism             -0.740     1.430    
                         clock uncertainty           -0.208     1.222    
    SLICE_X106Y106       FDRE (Setup_fdre_C_D)       -0.058     1.164    tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                          1.164    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.456ns (23.538%)  route 1.481ns (76.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 2.173 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.057    -2.167    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.456    -1.711 r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           1.481    -0.230    tdms_tx/tmds_enc2/serializer_inst/D[1]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.860     2.173    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/C
                         clock pessimism             -0.740     1.433    
                         clock uncertainty           -0.208     1.225    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)       -0.081     1.144    tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                          1.144    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.456ns (23.591%)  route 1.477ns (76.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDSE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDSE (Prop_fdse_C_Q)         0.456    -1.714 r  tdms_tx/tmds_enc1/data_to_serializer_reg[4]/Q
                         net (fo=1, routed)           1.477    -0.237    tdms_tx/tmds_enc1/serializer_inst/D[1]
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.208     1.224    
    SLICE_X111Y108       FDRE (Setup_fdre_C_D)       -0.081     1.143    tdms_tx/tmds_enc1/serializer_inst/internal_reg[4]
  -------------------------------------------------------------------
                         required time                          1.143    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_hdmi_1 rise@4.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.456ns (23.600%)  route 1.476ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 2.172 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          2.054    -2.170    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -1.714 r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           1.476    -0.238    tdms_tx/tmds_enc1/serializer_inst/D[0]
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -1.785 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     0.222    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.313 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          1.859     2.172    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
                         clock pessimism             -0.740     1.432    
                         clock uncertainty           -0.208     1.224    
    SLICE_X111Y108       FDRE (Setup_fdre_C_D)       -0.067     1.157    tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                          1.157    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  1.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.009%)  route 0.642ns (81.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDSE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDSE (Prop_fdse_C_Q)         0.141    -0.322 r  tdms_tx/tmds_enc1/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           0.642     0.320    tdms_tx/tmds_enc1/serializer_inst/D[3]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.208     0.081    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.066     0.147    tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.927%)  route 0.646ns (82.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/data_to_serializer_reg[7]/Q
                         net (fo=1, routed)           0.646     0.325    tdms_tx/tmds_enc0/serializer_inst/Q[2]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.208     0.079    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.070     0.149    tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.512%)  route 0.636ns (79.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X108Y109       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  tdms_tx/tmds_enc1/data_to_serializer_reg[9]/Q
                         net (fo=1, routed)           0.636     0.337    tdms_tx/tmds_enc1/serializer_inst/D[5]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.208     0.081    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.072     0.153    tdms_tx/tmds_enc1/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.235%)  route 0.632ns (81.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           0.632     0.311    tdms_tx/tmds_enc0/serializer_inst/Q[0]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.208     0.079    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.046     0.125    tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.141ns (16.888%)  route 0.694ns (83.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.690    -0.489    tdms_tx/tmds_enc0/clk_out1
    SLICE_X105Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  tdms_tx/tmds_enc0/data_to_serializer_reg[8]/Q
                         net (fo=1, routed)           0.694     0.346    tdms_tx/tmds_enc0/serializer_inst/Q[3]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.208     0.079    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.072     0.151    tdms_tx/tmds_enc0/serializer_inst/internal_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.233%)  route 0.677ns (82.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  tdms_tx/tmds_enc1/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           0.677     0.355    tdms_tx/tmds_enc1/serializer_inst/D[0]
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X111Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.208     0.081    
    SLICE_X111Y108       FDRE (Hold_fdre_C_D)         0.070     0.151    tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.167%)  route 0.680ns (82.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDSE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDSE (Prop_fdse_C_Q)         0.141    -0.320 r  tdms_tx/tmds_enc2/data_to_serializer_reg[6]/Q
                         net (fo=1, routed)           0.680     0.360    tdms_tx/tmds_enc2/serializer_inst/D[1]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.994    -0.225    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]/C
                         clock pessimism              0.099    -0.126    
                         clock uncertainty            0.208     0.082    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.066     0.148    tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc0/data_to_serializer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.141ns (16.914%)  route 0.693ns (83.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.717    -0.462    tdms_tx/tmds_enc0/clk_out1
    SLICE_X106Y105       FDRE                                         r  tdms_tx/tmds_enc0/data_to_serializer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  tdms_tx/tmds_enc0/data_to_serializer_reg[9]/Q
                         net (fo=1, routed)           0.693     0.372    tdms_tx/tmds_enc0/serializer_inst/Q[4]
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.991    -0.228    tdms_tx/tmds_enc0/serializer_inst/CLK
    SLICE_X106Y106       FDRE                                         r  tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]/C
                         clock pessimism              0.099    -0.129    
                         clock uncertainty            0.208     0.079    
    SLICE_X106Y106       FDRE (Hold_fdre_C_D)         0.075     0.154    tdms_tx/tmds_enc0/serializer_inst/internal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.567%)  route 0.710ns (83.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.716    -0.463    tdms_tx/tmds_enc1/clk_out1
    SLICE_X109Y108       FDRE                                         r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  tdms_tx/tmds_enc1/data_to_serializer_reg[5]/Q
                         net (fo=1, routed)           0.710     0.388    tdms_tx/tmds_enc1/serializer_inst/D[2]
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.993    -0.226    tdms_tx/tmds_enc1/serializer_inst/CLK
    SLICE_X110Y108       FDRE                                         r  tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]/C
                         clock pessimism              0.099    -0.127    
                         clock uncertainty            0.208     0.081    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.070     0.151    tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_hdmi_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_hdmi_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_clk_wiz_hdmi_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_hdmi_1 rise@0.000ns - clk_out1_clk_wiz_hdmi_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.141ns (16.718%)  route 0.702ns (83.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz_hdmi_0/inst/clk_out1_clk_wiz_hdmi
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz_hdmi_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.718    -0.461    tdms_tx/tmds_enc2/clk_out1
    SLICE_X111Y105       FDRE                                         r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  tdms_tx/tmds_enc2/data_to_serializer_reg[0]/Q
                         net (fo=1, routed)           0.702     0.382    tdms_tx/tmds_enc2/serializer_inst/D[0]
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_hdmi_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_hdmi_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_hdmi_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz_hdmi_0/inst/clk_in1_clk_wiz_hdmi
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  clk_wiz_hdmi_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.248    clk_wiz_hdmi_0/inst/clk_out2_clk_wiz_hdmi
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz_hdmi_0/inst/clkout2_buf/O
                         net (fo=31, routed)          0.994    -0.225    tdms_tx/tmds_enc2/serializer_inst/CLK
    SLICE_X110Y106       FDRE                                         r  tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]/C
                         clock pessimism              0.099    -0.126    
                         clock uncertainty            0.208     0.082    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.061     0.143    tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.239    





