<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Framework Components: MEMUTILS</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>MEMUTILS</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__memutils___m_e_m_u_t_i_l_s.html#gad07c8ac40bec004e2cc0a386f86570dd">MEMUTILS_cacheInv</a> (Ptr addr, Int sizeInBytes)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Invalidate a range of cache.  <a href="#gad07c8ac40bec004e2cc0a386f86570dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__memutils___m_e_m_u_t_i_l_s.html#ga9ec3a005cfbd44003b9dc57e737d32b1">MEMUTILS_cacheWb</a> (Ptr addr, Int sizeInBytes)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write back cache.  <a href="#ga9ec3a005cfbd44003b9dc57e737d32b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__memutils___m_e_m_u_t_i_l_s.html#ga3ecacfd8a0771af6d1a532fbbe35adfe">MEMUTILS_cacheWbInv</a> (Ptr addr, Int sizeInBytes)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write back and invalidate cache.  <a href="#ga3ecacfd8a0771af6d1a532fbbe35adfe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Void *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ti__sdo__fc__memutils___m_e_m_u_t_i_l_s.html#gae67c1ceb1e529cbb9b10abee89101f75">MEMUTILS_getPhysicalAddr</a> (Ptr addr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Obtain physical (hardware specific) address.  <a href="#gae67c1ceb1e529cbb9b10abee89101f75"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>MEMUTILS is a set of APIs that can be called by XDAIS algorithms to manage their Cache and also to obtain physical addresses for algorithms that need to program accelerators (i.e., EDMA3, HDVICP etc)</p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd></dd></dl>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="gad07c8ac40bec004e2cc0a386f86570dd"></a><!-- doxytag: member="memutils.h::MEMUTILS_cacheInv" ref="gad07c8ac40bec004e2cc0a386f86570dd" args="(Ptr addr, Int sizeInBytes)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Void MEMUTILS_cacheInv </td>
          <td>(</td>
          <td class="paramtype">Ptr&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Int&nbsp;</td>
          <td class="paramname"> <em>sizeInBytes</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Invalidate a range of cache. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>addr</em>&nbsp;</td><td>Address of the beginning of the buffer to invalidate. </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>sizeInBytes</em>&nbsp;</td><td>Size of the buffer to invalidate.</td></tr>
  </table>
  </dd>
</dl>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>In addition to application usage, this is often called by a skeleton implementor after it has received a shared memory buffer from another processor, and before it invokes an algorithm's interface which will operate on that shared memory buffer.</dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="group__ti__sdo__fc__memutils___m_e_m_u_t_i_l_s.html#ga9ec3a005cfbd44003b9dc57e737d32b1" title="Write back cache.">MEMUTILS_cacheWb()</a> </dd>
<dd>
<a class="el" href="group__ti__sdo__fc__memutils___m_e_m_u_t_i_l_s.html#ga3ecacfd8a0771af6d1a532fbbe35adfe" title="Write back and invalidate cache.">MEMUTILS_cacheWbInv()</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ga9ec3a005cfbd44003b9dc57e737d32b1"></a><!-- doxytag: member="memutils.h::MEMUTILS_cacheWb" ref="ga9ec3a005cfbd44003b9dc57e737d32b1" args="(Ptr addr, Int sizeInBytes)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Void MEMUTILS_cacheWb </td>
          <td>(</td>
          <td class="paramtype">Ptr&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Int&nbsp;</td>
          <td class="paramname"> <em>sizeInBytes</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write back cache. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>addr</em>&nbsp;</td><td>Address of the beginning of the buffer to writeback. </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>sizeInBytes</em>&nbsp;</td><td>Size of the buffer to writeback.</td></tr>
  </table>
  </dd>
</dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="group__ti__sdo__fc__memutils___m_e_m_u_t_i_l_s.html#gad07c8ac40bec004e2cc0a386f86570dd" title="Invalidate a range of cache.">MEMUTILS_cacheInv()</a> </dd>
<dd>
<a class="el" href="group__ti__sdo__fc__memutils___m_e_m_u_t_i_l_s.html#ga3ecacfd8a0771af6d1a532fbbe35adfe" title="Write back and invalidate cache.">MEMUTILS_cacheWbInv()</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ga3ecacfd8a0771af6d1a532fbbe35adfe"></a><!-- doxytag: member="memutils.h::MEMUTILS_cacheWbInv" ref="ga3ecacfd8a0771af6d1a532fbbe35adfe" args="(Ptr addr, Int sizeInBytes)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Void MEMUTILS_cacheWbInv </td>
          <td>(</td>
          <td class="paramtype">Ptr&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Int&nbsp;</td>
          <td class="paramname"> <em>sizeInBytes</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write back and invalidate cache. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>addr</em>&nbsp;</td><td>Address of the beginning of the buffer to writeback and invalidate. </td></tr>
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>sizeInBytes</em>&nbsp;</td><td>Size of the buffer to writeback invalidate.</td></tr>
  </table>
  </dd>
</dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="group__ti__sdo__fc__memutils___m_e_m_u_t_i_l_s.html#gad07c8ac40bec004e2cc0a386f86570dd" title="Invalidate a range of cache.">MEMUTILS_cacheInv()</a> </dd>
<dd>
<a class="el" href="group__ti__sdo__fc__memutils___m_e_m_u_t_i_l_s.html#ga9ec3a005cfbd44003b9dc57e737d32b1" title="Write back cache.">MEMUTILS_cacheWb()</a> </dd></dl>

</div>
</div>
<a class="anchor" id="gae67c1ceb1e529cbb9b10abee89101f75"></a><!-- doxytag: member="memutils.h::MEMUTILS_getPhysicalAddr" ref="gae67c1ceb1e529cbb9b10abee89101f75" args="(Ptr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Void* MEMUTILS_getPhysicalAddr </td>
          <td>(</td>
          <td class="paramtype">Ptr&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Obtain physical (hardware specific) address. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"><tt>[in]</tt>&nbsp;</td><td valign="top"><em>addr</em>&nbsp;</td><td>Address to convert to physical (hardware) address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div>
<hr size="1" /><small>
Copyright  2010, Texas Instruments Incorporated</small>
</body>
</html>
