#### 32bit full adder (Adder3)

rtl and testbench in verilog.  
generate statement is used to instantiate 31 copies of 1bit FA.  

![](assets/fadd32.png)