#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 15 08:13:53 2024
# Process ID: 4384
# Current directory: D:/SoC-Design-Basics/TermProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20400 D:\SoC-Design-Basics\TermProject\TermProject.xpr
# Log file: D:/SoC-Design-Basics/TermProject/vivado.log
# Journal file: D:/SoC-Design-Basics/TermProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SoC-Design-Basics/TermProject/TermProject.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace D:/SoC-Design-Basics/TermProject/TermProject.sdk -hwspec D:/SoC-Design-Basics/TermProject/TermProject.sdk/design_1_wrapper.hdf
open_bd_design {D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myBuzzer:1.0 myBuzzer_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myBuzzer_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myBuzzer_0/S00_AXI]
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name myBuzzer_v1_0_project -directory D:/SoC-Design-Basics/TermProject/TermProject.tmp/myBuzzer_v1_0_project d:/SoC-Design-Basics/ip_repo/myBuzzer_1.0/component.xml
update_compile_order -fileset sources_1
close [ open D:/SoC-Design-Basics/ip_repo/myBuzzer_1.0/hdl/BeepMaker.v w ]
add_files D:/SoC-Design-Basics/ip_repo/myBuzzer_1.0/hdl/BeepMaker.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SoC-Design-Basics/ip_repo
report_ip_status -name ip_status 
upgrade_ip [get_ips  design_1_myBuzzer_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myBuzzer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_myBuzzer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 {design_1_xbar_0_synth_1 design_1_myBuzzer_0_0_synth_1}
export_simulation -of_objects [get_files D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/SoC-Design-Basics/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir D:/SoC-Design-Basics/TermProject/TermProject.ip_user_files -ipstatic_source_dir D:/SoC-Design-Basics/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SoC-Design-Basics/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=D:/SoC-Design-Basics/TermProject/TermProject.cache/compile_simlib/questa} {riviera=D:/SoC-Design-Basics/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=D:/SoC-Design-Basics/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
create_bd_port -dir O buzzer
connect_bd_net [get_bd_ports buzzer] [get_bd_pins myBuzzer_0/buzzer]
regenerate_bd_layout
set_property location {3 847 726} [get_bd_cells myMAXSONAR_0]
connect_bd_net [get_bd_pins myMAXSONAR_0/RX] [get_bd_pins myBuzzer_0/distance]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory D:/SoC-Design-Basics/TermProject/TermProject.tmp/myDCMotor_v1_0_project d:/SoC-Design-Basics/ip_repo/myDCMotor_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SoC-Design-Basics/ip_repo
delete_bd_objs [get_bd_nets myDCMotor_0_PWM] [get_bd_ports DC_PWM]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_2] -no_script -sync -force -quiet
generate_target all [get_files  D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_myDCMotor_0_2_synth_1
export_simulation -of_objects [get_files D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/SoC-Design-Basics/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir D:/SoC-Design-Basics/TermProject/TermProject.ip_user_files -ipstatic_source_dir D:/SoC-Design-Basics/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SoC-Design-Basics/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=D:/SoC-Design-Basics/TermProject/TermProject.cache/compile_simlib/questa} {riviera=D:/SoC-Design-Basics/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=D:/SoC-Design-Basics/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
create_bd_port -dir O DC_PWM
ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory D:/SoC-Design-Basics/TermProject/TermProject.tmp/myDCMotor_v1_0_project d:/SoC-Design-Basics/ip_repo/myDCMotor_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SoC-Design-Basics/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_2] -no_script -sync -force -quiet
generate_target all [get_files  D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_myDCMotor_0_2_synth_1
export_simulation -of_objects [get_files D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/SoC-Design-Basics/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir D:/SoC-Design-Basics/TermProject/TermProject.ip_user_files -ipstatic_source_dir D:/SoC-Design-Basics/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SoC-Design-Basics/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=D:/SoC-Design-Basics/TermProject/TermProject.cache/compile_simlib/questa} {riviera=D:/SoC-Design-Basics/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=D:/SoC-Design-Basics/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
connect_bd_net [get_bd_ports DC_PWM] [get_bd_pins myDCMotor_0/PWM]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_nets myDCMotor_0_PWM] [get_bd_ports DC_PWM]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells myDCMotor_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myDCMotor:1.0 myDCMotor_0
endgroup
ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory D:/SoC-Design-Basics/TermProject/TermProject.tmp/myDCMotor_v1_0_project d:/SoC-Design-Basics/ip_repo/myDCMotor_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SoC-Design-Basics/ip_repo
report_ip_status -name ip_status 
upgrade_ip [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  D:/SoC-Design-Basics/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
set_property location {1.5 213 -157} [get_bd_cells myDCMotor_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myDCMotor_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myDCMotor_0/S00_AXI]
regenerate_bd_layout
report_ip_status -name ip_status 
create_bd_port -dir O oPWM
connect_bd_net [get_bd_ports oPWM] [get_bd_pins myDCMotor_0/oPWM]
connect_bd_net [get_bd_pins myMAXSONAR_0/RX] [get_bd_pins myDCMotor_0/distance]
delete_bd_objs [get_bd_nets myMAXSONAR_0_RX]
connect_bd_net [get_bd_ports RX] [get_bd_pins myMAXSONAR_0/RX]
connect_bd_net [get_bd_pins myMAXSONAR_0/distance] [get_bd_pins myBuzzer_0/distance]
connect_bd_net [get_bd_pins myMAXSONAR_0/distance] [get_bd_pins myDCMotor_0/distance]
regenerate_bd_layout
validate_bd_design
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
report_ip_status -name ip_status 
file copy -force D:/SoC-Design-Basics/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics/TermProject/TermProject.sdk/design_1_wrapper.hdf

file copy -force D:/SoC-Design-Basics/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics/TermProject/TermProject.sdk/design_1_wrapper.hdf

file copy -force D:/SoC-Design-Basics/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics/TermProject/TermProject.sdk/design_1_wrapper.hdf

file mkdir D:/SoC-Design-Basics/TermProject/TermProject.sdk
file copy -force D:/SoC-Design-Basics/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef D:/SoC-Design-Basics/TermProject/TermProject.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/SoC-Design-Basics/TermProject/TermProject.sdk -hwspec D:/SoC-Design-Basics/TermProject/TermProject.sdk/design_1_wrapper.hdf
