/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [14:0] _02_;
  wire [33:0] _03_;
  wire [6:0] _04_;
  reg [10:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_2z ? celloutsig_0_0z : in_data[51];
  assign celloutsig_0_14z = celloutsig_0_3z ? celloutsig_0_1z : celloutsig_0_2z;
  assign celloutsig_0_15z = _00_ ? celloutsig_0_7z : celloutsig_0_2z;
  assign celloutsig_0_3z = celloutsig_0_1z ? celloutsig_0_2z : in_data[60];
  assign celloutsig_0_0z = ~in_data[17];
  assign celloutsig_1_18z = celloutsig_1_12z[1] | ~(celloutsig_1_15z);
  assign celloutsig_1_19z = celloutsig_1_16z | ~(celloutsig_1_8z[1]);
  assign celloutsig_1_3z = in_data[140] | ~(_01_);
  assign celloutsig_0_10z = celloutsig_0_9z ^ celloutsig_0_0z;
  assign celloutsig_1_2z = in_data[116] ^ celloutsig_1_0z[1];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 15'h0000;
    else _02_ <= { in_data[90:77], celloutsig_0_2z };
  reg [33:0] _17_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 34'h000000000;
    else _17_ <= { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_12z };
  assign { _03_[33:5], _00_, _03_[3:0] } = _17_;
  reg [6:0] _18_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _18_ <= 7'h00;
    else _18_ <= { in_data[115:112], celloutsig_1_0z };
  assign { _04_[6], _01_, _04_[4:0] } = _18_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 11'h000;
    else _05_ <= { celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_11z[3:1], celloutsig_1_0z } / { 1'h1, _05_[9:6], celloutsig_1_9z };
  assign celloutsig_1_0z = in_data[153:151] / { 1'h1, in_data[151:150] };
  assign celloutsig_1_15z = celloutsig_1_4z == { celloutsig_1_8z[2:1], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_0z, _02_ } <= { in_data[55:42], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_9z = celloutsig_1_8z && celloutsig_1_0z;
  assign celloutsig_1_16z = ! { celloutsig_1_0z[0], celloutsig_1_4z, _05_ };
  assign celloutsig_0_7z = in_data[32:21] < { celloutsig_0_6z[8:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_5z = _04_[4:2] < { _04_[1:0], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_4z[2], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z } % { 1'h1, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_6z = - { in_data[76:73], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_4z = | { celloutsig_0_3z, celloutsig_0_2z, in_data[83:78], in_data[36:35], celloutsig_0_0z };
  assign celloutsig_0_1z = | in_data[83:78];
  assign celloutsig_0_9z = ~^ { in_data[87:79], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_6z[8:2] >> { celloutsig_0_6z[8], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z } >> { _03_[11:10], celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_1_8z = in_data[134:132] >> celloutsig_1_0z;
  assign celloutsig_1_4z = { _04_[3:1], celloutsig_1_2z } <<< in_data[167:164];
  assign celloutsig_0_17z = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_10z } ~^ { _02_[2], celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_1_6z = { _04_[4:2], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z } ~^ { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_1z);
  assign _03_[4] = _00_;
  assign _04_[5] = _01_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
