Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 4a4cc098697b4e2581ee35dcc7004559 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot auto_add_tb_behav xil_defaultlib.auto_add_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addr [D:/verilogLab/lab4/lab4.srcs/sources_1/new/datapath.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.ram(ADDR_WIDTH=5)
Compiling module xil_defaultlib.mux_21(WIDTH=32)
Compiling module xil_defaultlib.full_adder(WIDTH=32)
Compiling module xil_defaultlib.register(WIDTH=32)
Compiling module xil_defaultlib.comparator(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.auto_add
Compiling module xil_defaultlib.auto_add_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot auto_add_tb_behav
