;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 12, @10
	SPL 0, -202
	SUB @-93, @-67
	CMP 12, @-10
	SUB #772, @200
	SUB #772, @200
	SUB @-93, @-67
	JMN <146, #106
	JMN <146, #106
	SUB @301, 2
	MOV -16, @-20
	MOV -16, @-20
	MOV @113, 160
	MOV -16, @-20
	ADD 461, -60
	MOV @113, 160
	SLT <11, -16
	MOV -7, <-20
	SUB @121, 103
	SUB @146, @106
	SUB @146, @106
	MOV -816, @-20
	SUB @146, @106
	CMP @146, @106
	CMP #512, @200
	SUB #0, 20
	SPL 0, <2
	SUB @121, 106
	MOV -16, @-20
	JMP -16, -20
	SUB @121, 106
	SUB @146, @106
	MOV -816, @-20
	MOV -816, @-20
	SUB #72, @200
	CMP @146, @106
	JMN <146, #106
	CMP -7, <-420
	SPL 0, -202
	MOV -16, @-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -16, @-20
	SPL 0, -202
	CMP -7, <-420
	CMP -7, <-420
