// Seed: 2348778733
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1 or posedge -1) #1;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout logic [7:0] id_2;
  input wire _id_1;
  reg [id_1  -  1 : id_1] id_4;
  assign id_2[-1] = id_4;
  assign id_2 = id_1;
  wire id_5;
  wire id_6;
  logic [1 : -1] id_7;
  logic [-1 'b0 : -1] id_8 = -1;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_5
  );
  always @(negedge -1) id_4 = -1;
endmodule
