// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _forward_conv_HH_
#define _forward_conv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Padding.h"
#include "lenet_mac_muladd_16s_16s_28ns_28_1_1.h"

namespace ap_rtl {

struct forward_conv : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > conv_layer_5_6_1_0_32_32_1_input_data_V_address0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_input_data_V_ce0;
    sc_in< sc_lv<16> > conv_layer_5_6_1_0_32_32_1_input_data_V_q0;
    sc_out< sc_lv<13> > conv_layer_5_6_1_0_32_32_1_output_data_V_address0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_output_data_V_ce0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_output_data_V_we0;
    sc_out< sc_lv<16> > conv_layer_5_6_1_0_32_32_1_output_data_V_d0;
    sc_out< sc_lv<8> > conv_layer_5_6_1_0_32_32_1_W_data_V_address0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_W_data_V_ce0;
    sc_in< sc_lv<16> > conv_layer_5_6_1_0_32_32_1_W_data_V_q0;
    sc_out< sc_lv<10> > conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0;
    sc_out< sc_lv<16> > conv_layer_5_6_1_0_32_32_1_inpad_data_V_d0;
    sc_in< sc_lv<16> > conv_layer_5_6_1_0_32_32_1_inpad_data_V_q0;


    // Module declarations
    forward_conv(sc_module_name name);
    SC_HAS_PROCESS(forward_conv);

    ~forward_conv();

    sc_trace_file* mVcdFile;

    Padding* grp_Padding_fu_235;
    lenet_mac_muladd_16s_16s_28ns_28_1_1<1,1,16,16,28,28>* lenet_mac_muladd_16s_16s_28ns_28_1_1_U3;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > phi_mul_cast_fu_243_p1;
    sc_signal< sc_lv<9> > phi_mul_cast_reg_505;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<14> > phi_mul1_cast_fu_247_p1;
    sc_signal< sc_lv<14> > phi_mul1_cast_reg_510;
    sc_signal< sc_lv<13> > next_mul2_fu_251_p2;
    sc_signal< sc_lv<13> > next_mul2_reg_515;
    sc_signal< sc_lv<8> > next_mul_fu_257_p2;
    sc_signal< sc_lv<8> > next_mul_reg_520;
    sc_signal< sc_lv<3> > idx_filter_fu_269_p2;
    sc_signal< sc_lv<3> > idx_filter_reg_528;
    sc_signal< sc_lv<11> > v_4_cast1_fu_275_p1;
    sc_signal< sc_lv<11> > v_4_cast1_reg_533;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > v_4_cast9_fu_279_p1;
    sc_signal< sc_lv<32> > v_4_cast9_reg_538;
    sc_signal< sc_lv<5> > idx_y_fu_293_p2;
    sc_signal< sc_lv<5> > idx_y_reg_546;
    sc_signal< sc_lv<32> > tmp_107_cast_fu_305_p1;
    sc_signal< sc_lv<32> > tmp_107_cast_reg_551;
    sc_signal< sc_lv<1> > exitcond3_fu_287_p2;
    sc_signal< sc_lv<32> > ho_2_cast6_fu_309_p1;
    sc_signal< sc_lv<32> > ho_2_cast6_reg_556;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<5> > idx_x_fu_323_p2;
    sc_signal< sc_lv<5> > idx_x_reg_565;
    sc_signal< sc_lv<32> > tmp_109_cast_fu_335_p1;
    sc_signal< sc_lv<32> > tmp_109_cast_reg_570;
    sc_signal< sc_lv<1> > exitcond2_fu_317_p2;
    sc_signal< sc_lv<9> > tmp_68_fu_438_p1;
    sc_signal< sc_lv<9> > tmp_68_reg_581;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > tmp_98_fu_393_p2;
    sc_signal< sc_lv<32> > ho_fu_442_p2;
    sc_signal< sc_lv<32> > ho_reg_591;
    sc_signal< sc_lv<32> > v_fu_448_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > conv_layer_inpad_da_3_reg_606;
    sc_signal< sc_lv<16> > conv_layer_W_data_V_3_reg_611;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > grp_Padding_fu_235_ap_start;
    sc_signal< sc_logic > grp_Padding_fu_235_ap_done;
    sc_signal< sc_logic > grp_Padding_fu_235_ap_idle;
    sc_signal< sc_logic > grp_Padding_fu_235_ap_ready;
    sc_signal< sc_lv<10> > grp_Padding_fu_235_out_V_address0;
    sc_signal< sc_logic > grp_Padding_fu_235_out_V_ce0;
    sc_signal< sc_logic > grp_Padding_fu_235_out_V_we0;
    sc_signal< sc_lv<16> > grp_Padding_fu_235_out_V_d0;
    sc_signal< sc_lv<10> > grp_Padding_fu_235_in_V_address0;
    sc_signal< sc_logic > grp_Padding_fu_235_in_V_ce0;
    sc_signal< sc_lv<3> > p_z_assign_reg_109;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > phi_mul_reg_120;
    sc_signal< sc_lv<13> > phi_mul1_reg_131;
    sc_signal< sc_lv<5> > v_4_reg_142;
    sc_signal< sc_lv<1> > exitcond_fu_263_p2;
    sc_signal< sc_lv<5> > ho_2_reg_154;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > ap_phi_mux_p_z_assign_1_phi_fu_184_p4;
    sc_signal< sc_lv<16> > p_Val2_s_reg_166;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > tmp_97_fu_388_p2;
    sc_signal< sc_lv<1> > p_z_assign_1_reg_179;
    sc_signal< sc_lv<16> > p_082_2_reg_192;
    sc_signal< sc_lv<32> > p_x_assign_5_reg_204;
    sc_signal< sc_lv<16> > p_Val2_3_reg_214;
    sc_signal< sc_lv<32> > p_y_assign_5_reg_226;
    sc_signal< sc_logic > grp_Padding_fu_235_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_96_fu_383_p1;
    sc_signal< sc_lv<64> > tmp_99_fu_410_p1;
    sc_signal< sc_lv<64> > tmp_128_cast_fu_468_p1;
    sc_signal< sc_lv<6> > v_4_cast_fu_283_p1;
    sc_signal< sc_lv<6> > tmp_s_fu_299_p2;
    sc_signal< sc_lv<6> > ho_2_cast_fu_313_p1;
    sc_signal< sc_lv<6> > tmp_93_fu_329_p2;
    sc_signal< sc_lv<10> > p_shl8_fu_339_p3;
    sc_signal< sc_lv<7> > p_shl9_fu_351_p3;
    sc_signal< sc_lv<11> > p_shl8_cast_fu_347_p1;
    sc_signal< sc_lv<11> > p_shl9_cast_fu_359_p1;
    sc_signal< sc_lv<11> > tmp_94_fu_363_p2;
    sc_signal< sc_lv<11> > tmp4_fu_369_p2;
    sc_signal< sc_lv<14> > tmp4_cast_fu_374_p1;
    sc_signal< sc_lv<14> > tmp_95_fu_378_p2;
    sc_signal< sc_lv<32> > tmp_fu_398_p2;
    sc_signal< sc_lv<32> > tmp1_fu_404_p2;
    sc_signal< sc_lv<32> > p_y_assign_6_fu_415_p2;
    sc_signal< sc_lv<32> > tmp_67_fu_420_p2;
    sc_signal< sc_lv<32> > tmp2_fu_426_p2;
    sc_signal< sc_lv<32> > tmp_100_fu_432_p2;
    sc_signal< sc_lv<9> > tmp_69_fu_454_p1;
    sc_signal< sc_lv<9> > tmp_70_fu_458_p2;
    sc_signal< sc_lv<9> > tmp_101_fu_463_p2;
    sc_signal< sc_lv<28> > grp_fu_496_p3;
    sc_signal< sc_lv<28> > grp_fu_496_p2;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<13> ap_const_lv13_310;
    static const sc_lv<8> ap_const_lv8_19;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_1B;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_p_z_assign_1_phi_fu_184_p4();
    void thread_ap_ready();
    void thread_conv_layer_5_6_1_0_32_32_1_W_data_V_address0();
    void thread_conv_layer_5_6_1_0_32_32_1_W_data_V_ce0();
    void thread_conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0();
    void thread_conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0();
    void thread_conv_layer_5_6_1_0_32_32_1_inpad_data_V_d0();
    void thread_conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0();
    void thread_conv_layer_5_6_1_0_32_32_1_input_data_V_address0();
    void thread_conv_layer_5_6_1_0_32_32_1_input_data_V_ce0();
    void thread_conv_layer_5_6_1_0_32_32_1_output_data_V_address0();
    void thread_conv_layer_5_6_1_0_32_32_1_output_data_V_ce0();
    void thread_conv_layer_5_6_1_0_32_32_1_output_data_V_d0();
    void thread_conv_layer_5_6_1_0_32_32_1_output_data_V_we0();
    void thread_exitcond2_fu_317_p2();
    void thread_exitcond3_fu_287_p2();
    void thread_exitcond_fu_263_p2();
    void thread_grp_Padding_fu_235_ap_start();
    void thread_grp_fu_496_p2();
    void thread_ho_2_cast6_fu_309_p1();
    void thread_ho_2_cast_fu_313_p1();
    void thread_ho_fu_442_p2();
    void thread_idx_filter_fu_269_p2();
    void thread_idx_x_fu_323_p2();
    void thread_idx_y_fu_293_p2();
    void thread_next_mul2_fu_251_p2();
    void thread_next_mul_fu_257_p2();
    void thread_p_shl8_cast_fu_347_p1();
    void thread_p_shl8_fu_339_p3();
    void thread_p_shl9_cast_fu_359_p1();
    void thread_p_shl9_fu_351_p3();
    void thread_p_y_assign_6_fu_415_p2();
    void thread_phi_mul1_cast_fu_247_p1();
    void thread_phi_mul_cast_fu_243_p1();
    void thread_tmp1_fu_404_p2();
    void thread_tmp2_fu_426_p2();
    void thread_tmp4_cast_fu_374_p1();
    void thread_tmp4_fu_369_p2();
    void thread_tmp_100_fu_432_p2();
    void thread_tmp_101_fu_463_p2();
    void thread_tmp_107_cast_fu_305_p1();
    void thread_tmp_109_cast_fu_335_p1();
    void thread_tmp_128_cast_fu_468_p1();
    void thread_tmp_67_fu_420_p2();
    void thread_tmp_68_fu_438_p1();
    void thread_tmp_69_fu_454_p1();
    void thread_tmp_70_fu_458_p2();
    void thread_tmp_93_fu_329_p2();
    void thread_tmp_94_fu_363_p2();
    void thread_tmp_95_fu_378_p2();
    void thread_tmp_96_fu_383_p1();
    void thread_tmp_97_fu_388_p2();
    void thread_tmp_98_fu_393_p2();
    void thread_tmp_99_fu_410_p1();
    void thread_tmp_fu_398_p2();
    void thread_tmp_s_fu_299_p2();
    void thread_v_4_cast1_fu_275_p1();
    void thread_v_4_cast9_fu_279_p1();
    void thread_v_4_cast_fu_283_p1();
    void thread_v_fu_448_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
