\doxysection{Dram\+Cache Class Reference}
\label{classDramCache}\index{DramCache@{DramCache}}


{\ttfamily \#include $<$dram\+\_\+cache.\+h$>$}



Inheritance diagram for Dram\+Cache\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=142pt]{classDramCache__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Dram\+Cache\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCache__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Cache} (\textbf{ Memory\+Manager\+Base} $\ast$memory\+\_\+manager, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model, \textbf{ Address\+Home\+Lookup} $\ast$home\+\_\+lookup, \textbf{ UInt32} cache\+\_\+block\+\_\+size, \textbf{ Dram\+Cntlr\+Interface} $\ast$dram\+\_\+cntlr)
\item 
\textbf{ $\sim$\+Dram\+Cache} ()
\item 
virtual boost\+::tuple$<$ \textbf{ Subsecond\+Time}, \textbf{ Hit\+Where\+::where\+\_\+t} $>$ \textbf{ get\+Data\+From\+Dram} (\textbf{ Int\+Ptr} address, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ Subsecond\+Time} now, \textbf{ Shmem\+Perf} $\ast$perf, bool is\+\_\+matadata)
\item 
virtual boost\+::tuple$<$ \textbf{ Subsecond\+Time}, \textbf{ Hit\+Where\+::where\+\_\+t} $>$ \textbf{ put\+Data\+To\+Dram} (\textbf{ Int\+Ptr} address, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ Subsecond\+Time} now, bool is\+\_\+matadata)
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \textbf{ Dram\+Cntlr\+Interface}}
\begin{DoxyCompactItemize}
\item 
\textbf{ Dram\+Cntlr\+Interface} (\textbf{ Memory\+Manager\+Base} $\ast$memory\+\_\+manager, \textbf{ Shmem\+Perf\+Model} $\ast$shmem\+\_\+perf\+\_\+model, \textbf{ UInt32} cache\+\_\+block\+\_\+size)
\item 
virtual \textbf{ $\sim$\+Dram\+Cntlr\+Interface} ()
\item 
void \textbf{ handle\+Msg\+From\+Tag\+Directory} (\textbf{ core\+\_\+id\+\_\+t} sender, \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Shmem\+Msg} $\ast$shmem\+\_\+msg)
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
std\+::pair$<$ bool, \textbf{ Subsecond\+Time} $>$ \textbf{ do\+Access} (\textbf{ Cache\+::access\+\_\+t} access, \textbf{ Int\+Ptr} address, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ Subsecond\+Time} now, \textbf{ Shmem\+Perf} $\ast$perf)
\item 
void \textbf{ insert\+Line} (\textbf{ Cache\+::access\+\_\+t} access, \textbf{ Int\+Ptr} address, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Byte} $\ast$data\+\_\+buf, \textbf{ Subsecond\+Time} now)
\item 
\textbf{ Subsecond\+Time} \textbf{ access\+Data\+Array} (\textbf{ Cache\+::access\+\_\+t} access, \textbf{ core\+\_\+id\+\_\+t} requester, \textbf{ Subsecond\+Time} \textbf{ t\+\_\+start}, \textbf{ Shmem\+Perf} $\ast$perf)
\item 
void \textbf{ call\+Prefetcher} (\textbf{ Int\+Ptr} address, bool cache\+\_\+hit, bool prefetch\+\_\+hit, \textbf{ Subsecond\+Time} t\+\_\+issue)
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\textbf{ core\+\_\+id\+\_\+t} \textbf{ m\+\_\+core\+\_\+id}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}
\item 
\textbf{ Subsecond\+Time} \textbf{ m\+\_\+data\+\_\+access\+\_\+time}
\item 
\textbf{ Subsecond\+Time} \textbf{ m\+\_\+tags\+\_\+access\+\_\+time}
\item 
\textbf{ Component\+Bandwidth} \textbf{ m\+\_\+data\+\_\+array\+\_\+bandwidth}
\item 
\textbf{ Address\+Home\+Lookup} $\ast$ \textbf{ m\+\_\+home\+\_\+lookup}
\item 
\textbf{ Dram\+Cntlr\+Interface} $\ast$ \textbf{ m\+\_\+dram\+\_\+cntlr}
\item 
\textbf{ Cache} $\ast$ \textbf{ m\+\_\+cache}
\item 
\textbf{ Queue\+Model} $\ast$ \textbf{ m\+\_\+queue\+\_\+model}
\item 
\textbf{ Prefetcher} $\ast$ \textbf{ m\+\_\+prefetcher}
\item 
bool \textbf{ m\+\_\+prefetch\+\_\+on\+\_\+prefetch\+\_\+hit}
\item 
\textbf{ Contention\+Model} \textbf{ m\+\_\+prefetch\+\_\+mshr}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+reads}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+writes}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+read\+\_\+misses}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+write\+\_\+misses}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+hits\+\_\+prefetch}
\item 
\textbf{ UInt64} \textbf{ m\+\_\+prefetches}
\item 
\textbf{ Subsecond\+Time} \textbf{ m\+\_\+prefetch\+\_\+mshr\+\_\+delay}
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Public Types inherited from \textbf{ Dram\+Cntlr\+Interface}}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ access\+\_\+t} \{ \textbf{ READ} = 0
, \textbf{ WRITE}
, \textbf{ NUM\+\_\+\+ACCESS\+\_\+\+TYPES}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions inherited from \textbf{ Dram\+Cntlr\+Interface}}
\begin{DoxyCompactItemize}
\item 
\textbf{ UInt32} \textbf{ get\+Cache\+Block\+Size} ()
\item 
\textbf{ Memory\+Manager\+Base} $\ast$ \textbf{ get\+Memory\+Manager} ()
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ get\+Shmem\+Perf\+Model} ()
\end{DoxyCompactItemize}
\doxysubsection*{Protected Attributes inherited from \textbf{ Dram\+Cntlr\+Interface}}
\begin{DoxyCompactItemize}
\item 
\textbf{ Memory\+Manager\+Base} $\ast$ \textbf{ m\+\_\+memory\+\_\+manager}
\item 
\textbf{ Shmem\+Perf\+Model} $\ast$ \textbf{ m\+\_\+shmem\+\_\+perf\+\_\+model}
\item 
\textbf{ UInt32} \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 12} of file \textbf{ dram\+\_\+cache.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{DramCache@{DramCache}!DramCache@{DramCache}}
\index{DramCache@{DramCache}!DramCache@{DramCache}}
\doxysubsubsection{DramCache()}
{\footnotesize\ttfamily \label{classDramCache_a0c175fd2ab94a86f3e5984de7867480b} 
Dram\+Cache\+::\+Dram\+Cache (\begin{DoxyParamCaption}\item[{\textbf{ Memory\+Manager\+Base} $\ast$}]{memory\+\_\+manager}{, }\item[{\textbf{ Shmem\+Perf\+Model} $\ast$}]{shmem\+\_\+perf\+\_\+model}{, }\item[{\textbf{ Address\+Home\+Lookup} $\ast$}]{home\+\_\+lookup}{, }\item[{\textbf{ UInt32}}]{cache\+\_\+block\+\_\+size}{, }\item[{\textbf{ Dram\+Cntlr\+Interface} $\ast$}]{dram\+\_\+cntlr}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 12} of file \textbf{ dram\+\_\+cache.\+cc}.



References \textbf{ Queue\+Model\+::create()}, \textbf{ Prefetcher\+::create\+Prefetcher()}, \textbf{ Component\+Bandwidth\+::get\+Rounded\+Latency()}, \textbf{ k\+\_\+\+KILO}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, \textbf{ m\+\_\+cache}, \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+data\+\_\+array\+\_\+bandwidth}, \textbf{ m\+\_\+hits\+\_\+prefetch}, \textbf{ m\+\_\+prefetch\+\_\+mshr\+\_\+delay}, \textbf{ m\+\_\+prefetch\+\_\+on\+\_\+prefetch\+\_\+hit}, \textbf{ m\+\_\+prefetcher}, \textbf{ m\+\_\+prefetches}, \textbf{ m\+\_\+queue\+\_\+model}, \textbf{ m\+\_\+read\+\_\+misses}, \textbf{ m\+\_\+reads}, \textbf{ m\+\_\+write\+\_\+misses}, \textbf{ m\+\_\+writes}, \textbf{ Cache\+Base\+::parse\+Address\+Hash()}, \textbf{ Cache\+Base\+::\+PR\+\_\+\+L1\+\_\+\+CACHE}, and \textbf{ register\+Stats\+Metric()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCache_a0c175fd2ab94a86f3e5984de7867480b_cgraph}
\end{center}
\end{figure}
\index{DramCache@{DramCache}!````~DramCache@{$\sim$DramCache}}
\index{````~DramCache@{$\sim$DramCache}!DramCache@{DramCache}}
\doxysubsubsection{$\sim$DramCache()}
{\footnotesize\ttfamily \label{classDramCache_ad6b09936034a23ec183c3803382c13e0} 
Dram\+Cache\+::$\sim$\+Dram\+Cache (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}



Definition at line \textbf{ 68} of file \textbf{ dram\+\_\+cache.\+cc}.



References \textbf{ m\+\_\+cache}, and \textbf{ m\+\_\+queue\+\_\+model}.



\doxysubsection{Member Function Documentation}
\index{DramCache@{DramCache}!accessDataArray@{accessDataArray}}
\index{accessDataArray@{accessDataArray}!DramCache@{DramCache}}
\doxysubsubsection{accessDataArray()}
{\footnotesize\ttfamily \label{classDramCache_aa402a66b60eff5193e33004946ce9842} 
\textbf{ Subsecond\+Time} Dram\+Cache\+::access\+Data\+Array (\begin{DoxyParamCaption}\item[{\textbf{ Cache\+::access\+\_\+t}}]{access}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Subsecond\+Time}}]{t\+\_\+start}{, }\item[{\textbf{ Shmem\+Perf} $\ast$}]{perf}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 179} of file \textbf{ dram\+\_\+cache.\+cc}.



References \textbf{ Queue\+Model\+::compute\+Queue\+Delay()}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+CACHE\+\_\+\+BUS}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+CACHE\+\_\+\+DATA}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+CACHE\+\_\+\+QUEUE}, \textbf{ Component\+Bandwidth\+::get\+Rounded\+Latency()}, \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}, \textbf{ m\+\_\+data\+\_\+access\+\_\+time}, \textbf{ m\+\_\+data\+\_\+array\+\_\+bandwidth}, \textbf{ m\+\_\+queue\+\_\+model}, \textbf{ t\+\_\+start}, \textbf{ Shmem\+Perf\+::update\+Time()}, and \textbf{ Subsecond\+Time\+::\+Zero()}.



Referenced by \textbf{ do\+Access()}, and \textbf{ insert\+Line()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCache_aa402a66b60eff5193e33004946ce9842_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCache_aa402a66b60eff5193e33004946ce9842_icgraph}
\end{center}
\end{figure}
\index{DramCache@{DramCache}!callPrefetcher@{callPrefetcher}}
\index{callPrefetcher@{callPrefetcher}!DramCache@{DramCache}}
\doxysubsubsection{callPrefetcher()}
{\footnotesize\ttfamily \label{classDramCache_abd06a7497602b06a2bc047b2d748f4a6} 
void Dram\+Cache\+::call\+Prefetcher (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{bool}]{cache\+\_\+hit}{, }\item[{bool}]{prefetch\+\_\+hit}{, }\item[{\textbf{ Subsecond\+Time}}]{t\+\_\+issue}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 203} of file \textbf{ dram\+\_\+cache.\+cc}.



References \textbf{ Contention\+Model\+::get\+Completion\+Time()}, \textbf{ Dram\+Cntlr\+Interface\+::get\+Data\+From\+Dram()}, \textbf{ Prefetcher\+::get\+Next\+Address()}, \textbf{ insert\+Line()}, \textbf{ INVALID\+\_\+\+CORE\+\_\+\+ID}, \textbf{ Core\+::\+INVALID\+\_\+\+MEM\+\_\+\+OP}, \textbf{ Cache\+Base\+::\+LOAD}, \textbf{ m\+\_\+cache}, \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}, \textbf{ m\+\_\+core\+\_\+id}, \textbf{ m\+\_\+dram\+\_\+cntlr}, \textbf{ m\+\_\+prefetch\+\_\+mshr}, \textbf{ m\+\_\+prefetch\+\_\+on\+\_\+prefetch\+\_\+hit}, \textbf{ m\+\_\+prefetcher}, \textbf{ m\+\_\+prefetches}, \textbf{ Cache\+::peek\+Single\+Line()}, \textbf{ Cache\+Block\+Info\+::\+PREFETCH}, and \textbf{ Cache\+Block\+Info\+::set\+Option()}.



Referenced by \textbf{ do\+Access()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCache_abd06a7497602b06a2bc047b2d748f4a6_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCache_abd06a7497602b06a2bc047b2d748f4a6_icgraph}
\end{center}
\end{figure}
\index{DramCache@{DramCache}!doAccess@{doAccess}}
\index{doAccess@{doAccess}!DramCache@{DramCache}}
\doxysubsubsection{doAccess()}
{\footnotesize\ttfamily \label{classDramCache_a7139f23553e16c20671fc2de0e044453} 
std\+::pair$<$ bool, \textbf{ Subsecond\+Time} $>$ Dram\+Cache\+::do\+Access (\begin{DoxyParamCaption}\item[{\textbf{ Cache\+::access\+\_\+t}}]{access}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{, }\item[{\textbf{ Shmem\+Perf} $\ast$}]{perf}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 100} of file \textbf{ dram\+\_\+cache.\+cc}.



References \textbf{ access\+Data\+Array()}, \textbf{ Cache\+::access\+Single\+Line()}, \textbf{ call\+Prefetcher()}, \textbf{ Cache\+Block\+Info\+::clear\+Option()}, \textbf{ Shmem\+Perf\+::\+DRAM\+\_\+\+CACHE\+\_\+\+TAGS}, \textbf{ Dram\+Cntlr\+Interface\+::get\+Data\+From\+Dram()}, \textbf{ Contention\+Model\+::get\+Tag\+Completion\+Time()}, \textbf{ Cache\+Block\+Info\+::has\+Option()}, \textbf{ insert\+Line()}, \textbf{ Cache\+Base\+::\+LOAD}, \textbf{ m\+\_\+cache}, \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}, \textbf{ m\+\_\+dram\+\_\+cntlr}, \textbf{ m\+\_\+hits\+\_\+prefetch}, \textbf{ m\+\_\+prefetch\+\_\+mshr}, \textbf{ m\+\_\+prefetch\+\_\+mshr\+\_\+delay}, \textbf{ m\+\_\+prefetcher}, \textbf{ m\+\_\+tags\+\_\+access\+\_\+time}, \textbf{ Subsecond\+Time\+::\+Max\+Time()}, \textbf{ Cache\+State\+::\+MODIFIED}, \textbf{ Cache\+::peek\+Single\+Line()}, \textbf{ Cache\+Block\+Info\+::\+PREFETCH}, \textbf{ Cache\+Block\+Info\+::set\+CState()}, \textbf{ Cache\+Base\+::\+STORE}, and \textbf{ Shmem\+Perf\+::update\+Time()}.



Referenced by \textbf{ get\+Data\+From\+Dram()}, and \textbf{ put\+Data\+To\+Dram()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCache_a7139f23553e16c20671fc2de0e044453_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=346pt]{classDramCache_a7139f23553e16c20671fc2de0e044453_icgraph}
\end{center}
\end{figure}
\index{DramCache@{DramCache}!getDataFromDram@{getDataFromDram}}
\index{getDataFromDram@{getDataFromDram}!DramCache@{DramCache}}
\doxysubsubsection{getDataFromDram()}
{\footnotesize\ttfamily \label{classDramCache_aca732b0bdd1862ff88eeedda1dc9ce02} 
boost\+::tuple$<$ \textbf{ Subsecond\+Time}, \textbf{ Hit\+Where\+::where\+\_\+t} $>$ Dram\+Cache\+::get\+Data\+From\+Dram (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{, }\item[{\textbf{ Shmem\+Perf} $\ast$}]{perf}{, }\item[{bool}]{is\+\_\+matadata}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Dram\+Cntlr\+Interface} \doxyref{}{p.}{classDramCntlrInterface_a432f9b78a8dd63ac9f5d8bfefe8a8d84}.



Definition at line \textbf{ 76} of file \textbf{ dram\+\_\+cache.\+cc}.



References \textbf{ do\+Access()}, \textbf{ Hit\+Where\+::\+DRAM}, \textbf{ Hit\+Where\+::\+DRAM\+\_\+\+CACHE}, \textbf{ Cache\+Base\+::\+LOAD}, \textbf{ m\+\_\+read\+\_\+misses}, and \textbf{ m\+\_\+reads}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCache_aca732b0bdd1862ff88eeedda1dc9ce02_cgraph}
\end{center}
\end{figure}
\index{DramCache@{DramCache}!insertLine@{insertLine}}
\index{insertLine@{insertLine}!DramCache@{DramCache}}
\doxysubsubsection{insertLine()}
{\footnotesize\ttfamily \label{classDramCache_a2443c8e4082809fa9f3f53a7a603a495} 
void Dram\+Cache\+::insert\+Line (\begin{DoxyParamCaption}\item[{\textbf{ Cache\+::access\+\_\+t}}]{access}{, }\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 156} of file \textbf{ dram\+\_\+cache.\+cc}.



References \textbf{ access\+Data\+Array()}, \textbf{ Cache\+Block\+Info\+::get\+CState()}, \textbf{ Cache\+::insert\+Single\+Line()}, \textbf{ m\+\_\+cache}, \textbf{ m\+\_\+cache\+\_\+block\+\_\+size}, \textbf{ m\+\_\+dram\+\_\+cntlr}, \textbf{ Cache\+State\+::\+MODIFIED}, \textbf{ Cache\+::peek\+Single\+Line()}, \textbf{ Dram\+Cntlr\+Interface\+::put\+Data\+To\+Dram()}, \textbf{ Cache\+Block\+Info\+::set\+CState()}, \textbf{ Cache\+State\+::\+SHARED}, and \textbf{ Cache\+Base\+::\+STORE}.



Referenced by \textbf{ call\+Prefetcher()}, and \textbf{ do\+Access()}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCache_a2443c8e4082809fa9f3f53a7a603a495_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCache_a2443c8e4082809fa9f3f53a7a603a495_icgraph}
\end{center}
\end{figure}
\index{DramCache@{DramCache}!putDataToDram@{putDataToDram}}
\index{putDataToDram@{putDataToDram}!DramCache@{DramCache}}
\doxysubsubsection{putDataToDram()}
{\footnotesize\ttfamily \label{classDramCache_ad1b443ba4abf2ccbd777864ba30fb408} 
boost\+::tuple$<$ \textbf{ Subsecond\+Time}, \textbf{ Hit\+Where\+::where\+\_\+t} $>$ Dram\+Cache\+::put\+Data\+To\+Dram (\begin{DoxyParamCaption}\item[{\textbf{ Int\+Ptr}}]{address}{, }\item[{\textbf{ core\+\_\+id\+\_\+t}}]{requester}{, }\item[{\textbf{ Byte} $\ast$}]{data\+\_\+buf}{, }\item[{\textbf{ Subsecond\+Time}}]{now}{, }\item[{bool}]{is\+\_\+matadata}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Implements \textbf{ Dram\+Cntlr\+Interface} \doxyref{}{p.}{classDramCntlrInterface_a2374daf813a53da589065d172879665d}.



Definition at line \textbf{ 88} of file \textbf{ dram\+\_\+cache.\+cc}.



References \textbf{ do\+Access()}, \textbf{ Hit\+Where\+::\+DRAM}, \textbf{ Hit\+Where\+::\+DRAM\+\_\+\+CACHE}, \textbf{ m\+\_\+write\+\_\+misses}, \textbf{ m\+\_\+writes}, and \textbf{ Cache\+Base\+::\+STORE}.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classDramCache_ad1b443ba4abf2ccbd777864ba30fb408_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\index{DramCache@{DramCache}!m\_cache@{m\_cache}}
\index{m\_cache@{m\_cache}!DramCache@{DramCache}}
\doxysubsubsection{m\_cache}
{\footnotesize\ttfamily \label{classDramCache_a4569f1cb65b777a26c44f648066b9e9b} 
\textbf{ Cache}$\ast$ Dram\+Cache\+::m\+\_\+cache\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 30} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ call\+Prefetcher()}, \textbf{ do\+Access()}, \textbf{ Dram\+Cache()}, \textbf{ insert\+Line()}, and \textbf{ $\sim$\+Dram\+Cache()}.

\index{DramCache@{DramCache}!m\_cache\_block\_size@{m\_cache\_block\_size}}
\index{m\_cache\_block\_size@{m\_cache\_block\_size}!DramCache@{DramCache}}
\doxysubsubsection{m\_cache\_block\_size}
{\footnotesize\ttfamily \label{classDramCache_a0198448e3309ef2e1623b0a0162c5dd6} 
\textbf{ UInt32} Dram\+Cache\+::m\+\_\+cache\+\_\+block\+\_\+size\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 23} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ access\+Data\+Array()}, \textbf{ call\+Prefetcher()}, \textbf{ do\+Access()}, \textbf{ Dram\+Cache()}, and \textbf{ insert\+Line()}.

\index{DramCache@{DramCache}!m\_core\_id@{m\_core\_id}}
\index{m\_core\_id@{m\_core\_id}!DramCache@{DramCache}}
\doxysubsubsection{m\_core\_id}
{\footnotesize\ttfamily \label{classDramCache_a710bb2f127b9e1414096a5a55576467d} 
\textbf{ core\+\_\+id\+\_\+t} Dram\+Cache\+::m\+\_\+core\+\_\+id\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 22} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ call\+Prefetcher()}, and \textbf{ Dram\+Cache()}.

\index{DramCache@{DramCache}!m\_data\_access\_time@{m\_data\_access\_time}}
\index{m\_data\_access\_time@{m\_data\_access\_time}!DramCache@{DramCache}}
\doxysubsubsection{m\_data\_access\_time}
{\footnotesize\ttfamily \label{classDramCache_ac91c88cf02421ee7a32a09e31da80ca2} 
\textbf{ Subsecond\+Time} Dram\+Cache\+::m\+\_\+data\+\_\+access\+\_\+time\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 24} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ access\+Data\+Array()}.

\index{DramCache@{DramCache}!m\_data\_array\_bandwidth@{m\_data\_array\_bandwidth}}
\index{m\_data\_array\_bandwidth@{m\_data\_array\_bandwidth}!DramCache@{DramCache}}
\doxysubsubsection{m\_data\_array\_bandwidth}
{\footnotesize\ttfamily \label{classDramCache_aea8fdb9e68b9954634920de3e18933c7} 
\textbf{ Component\+Bandwidth} Dram\+Cache\+::m\+\_\+data\+\_\+array\+\_\+bandwidth\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 26} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ access\+Data\+Array()}, and \textbf{ Dram\+Cache()}.

\index{DramCache@{DramCache}!m\_dram\_cntlr@{m\_dram\_cntlr}}
\index{m\_dram\_cntlr@{m\_dram\_cntlr}!DramCache@{DramCache}}
\doxysubsubsection{m\_dram\_cntlr}
{\footnotesize\ttfamily \label{classDramCache_a18bf9677311483845d384d5d20ae820a} 
\textbf{ Dram\+Cntlr\+Interface}$\ast$ Dram\+Cache\+::m\+\_\+dram\+\_\+cntlr\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 29} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ call\+Prefetcher()}, \textbf{ do\+Access()}, and \textbf{ insert\+Line()}.

\index{DramCache@{DramCache}!m\_hits\_prefetch@{m\_hits\_prefetch}}
\index{m\_hits\_prefetch@{m\_hits\_prefetch}!DramCache@{DramCache}}
\doxysubsubsection{m\_hits\_prefetch}
{\footnotesize\ttfamily \label{classDramCache_ac72364513f4ff6ae65705fd54b655e70} 
\textbf{ UInt64} Dram\+Cache\+::m\+\_\+hits\+\_\+prefetch\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 38} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ do\+Access()}, and \textbf{ Dram\+Cache()}.

\index{DramCache@{DramCache}!m\_home\_lookup@{m\_home\_lookup}}
\index{m\_home\_lookup@{m\_home\_lookup}!DramCache@{DramCache}}
\doxysubsubsection{m\_home\_lookup}
{\footnotesize\ttfamily \label{classDramCache_af80d2f554e5ef18d3d41f5687299666b} 
\textbf{ Address\+Home\+Lookup}$\ast$ Dram\+Cache\+::m\+\_\+home\+\_\+lookup\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 28} of file \textbf{ dram\+\_\+cache.\+h}.

\index{DramCache@{DramCache}!m\_prefetch\_mshr@{m\_prefetch\_mshr}}
\index{m\_prefetch\_mshr@{m\_prefetch\_mshr}!DramCache@{DramCache}}
\doxysubsubsection{m\_prefetch\_mshr}
{\footnotesize\ttfamily \label{classDramCache_adfedb27538644cec72d31483d2efa967} 
\textbf{ Contention\+Model} Dram\+Cache\+::m\+\_\+prefetch\+\_\+mshr\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 34} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ call\+Prefetcher()}, and \textbf{ do\+Access()}.

\index{DramCache@{DramCache}!m\_prefetch\_mshr\_delay@{m\_prefetch\_mshr\_delay}}
\index{m\_prefetch\_mshr\_delay@{m\_prefetch\_mshr\_delay}!DramCache@{DramCache}}
\doxysubsubsection{m\_prefetch\_mshr\_delay}
{\footnotesize\ttfamily \label{classDramCache_a12ca67aefd1e16022f0f449b39bad929} 
\textbf{ Subsecond\+Time} Dram\+Cache\+::m\+\_\+prefetch\+\_\+mshr\+\_\+delay\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 39} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ do\+Access()}, and \textbf{ Dram\+Cache()}.

\index{DramCache@{DramCache}!m\_prefetch\_on\_prefetch\_hit@{m\_prefetch\_on\_prefetch\_hit}}
\index{m\_prefetch\_on\_prefetch\_hit@{m\_prefetch\_on\_prefetch\_hit}!DramCache@{DramCache}}
\doxysubsubsection{m\_prefetch\_on\_prefetch\_hit}
{\footnotesize\ttfamily \label{classDramCache_ae8e87f934a3deef925cd514be3bccd11} 
bool Dram\+Cache\+::m\+\_\+prefetch\+\_\+on\+\_\+prefetch\+\_\+hit\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 33} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ call\+Prefetcher()}, and \textbf{ Dram\+Cache()}.

\index{DramCache@{DramCache}!m\_prefetcher@{m\_prefetcher}}
\index{m\_prefetcher@{m\_prefetcher}!DramCache@{DramCache}}
\doxysubsubsection{m\_prefetcher}
{\footnotesize\ttfamily \label{classDramCache_a9a450ed3fc573d25066c385a69c5bcfc} 
\textbf{ Prefetcher}$\ast$ Dram\+Cache\+::m\+\_\+prefetcher\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 32} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ call\+Prefetcher()}, \textbf{ do\+Access()}, and \textbf{ Dram\+Cache()}.

\index{DramCache@{DramCache}!m\_prefetches@{m\_prefetches}}
\index{m\_prefetches@{m\_prefetches}!DramCache@{DramCache}}
\doxysubsubsection{m\_prefetches}
{\footnotesize\ttfamily \label{classDramCache_a5cc3941505641456f2384da76c2691aa} 
\textbf{ UInt64} Dram\+Cache\+::m\+\_\+prefetches\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 38} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ call\+Prefetcher()}, and \textbf{ Dram\+Cache()}.

\index{DramCache@{DramCache}!m\_queue\_model@{m\_queue\_model}}
\index{m\_queue\_model@{m\_queue\_model}!DramCache@{DramCache}}
\doxysubsubsection{m\_queue\_model}
{\footnotesize\ttfamily \label{classDramCache_a5f749a2a31593ca1897836611d571dcd} 
\textbf{ Queue\+Model}$\ast$ Dram\+Cache\+::m\+\_\+queue\+\_\+model\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 31} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ access\+Data\+Array()}, \textbf{ Dram\+Cache()}, and \textbf{ $\sim$\+Dram\+Cache()}.

\index{DramCache@{DramCache}!m\_read\_misses@{m\_read\_misses}}
\index{m\_read\_misses@{m\_read\_misses}!DramCache@{DramCache}}
\doxysubsubsection{m\_read\_misses}
{\footnotesize\ttfamily \label{classDramCache_a9f8b03af43f93c89ea5371504a8f2adf} 
\textbf{ UInt64} Dram\+Cache\+::m\+\_\+read\+\_\+misses\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 37} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ Dram\+Cache()}, and \textbf{ get\+Data\+From\+Dram()}.

\index{DramCache@{DramCache}!m\_reads@{m\_reads}}
\index{m\_reads@{m\_reads}!DramCache@{DramCache}}
\doxysubsubsection{m\_reads}
{\footnotesize\ttfamily \label{classDramCache_a891faa11593e9e67f6b2299bb594a500} 
\textbf{ UInt64} Dram\+Cache\+::m\+\_\+reads\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 36} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ Dram\+Cache()}, and \textbf{ get\+Data\+From\+Dram()}.

\index{DramCache@{DramCache}!m\_tags\_access\_time@{m\_tags\_access\_time}}
\index{m\_tags\_access\_time@{m\_tags\_access\_time}!DramCache@{DramCache}}
\doxysubsubsection{m\_tags\_access\_time}
{\footnotesize\ttfamily \label{classDramCache_ab29c157bc0e545159228ed8bf8fc99ec} 
\textbf{ Subsecond\+Time} Dram\+Cache\+::m\+\_\+tags\+\_\+access\+\_\+time\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 25} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ do\+Access()}.

\index{DramCache@{DramCache}!m\_write\_misses@{m\_write\_misses}}
\index{m\_write\_misses@{m\_write\_misses}!DramCache@{DramCache}}
\doxysubsubsection{m\_write\_misses}
{\footnotesize\ttfamily \label{classDramCache_af3e5d55d39cf0e5c4407c98ee0c39be0} 
\textbf{ UInt64} Dram\+Cache\+::m\+\_\+write\+\_\+misses\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 37} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ Dram\+Cache()}, and \textbf{ put\+Data\+To\+Dram()}.

\index{DramCache@{DramCache}!m\_writes@{m\_writes}}
\index{m\_writes@{m\_writes}!DramCache@{DramCache}}
\doxysubsubsection{m\_writes}
{\footnotesize\ttfamily \label{classDramCache_ad2f9faeadf5426fd21b6fd7a5b1f714f} 
\textbf{ UInt64} Dram\+Cache\+::m\+\_\+writes\hspace{0.3cm}{\ttfamily [private]}}



Definition at line \textbf{ 36} of file \textbf{ dram\+\_\+cache.\+h}.



Referenced by \textbf{ Dram\+Cache()}, and \textbf{ put\+Data\+To\+Dram()}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
common/core/memory\+\_\+subsystem/dram/\textbf{ dram\+\_\+cache.\+h}\item 
common/core/memory\+\_\+subsystem/dram/\textbf{ dram\+\_\+cache.\+cc}\end{DoxyCompactItemize}
