ZMon>rrlkup *
Register 0x48500000(FIRST_BEETLE_REG) = 0x00000008
   (0x00000001) GENCLK_GLOBAL_CTRL_SELF_RESET = 0 = 0x0
   (0x00000004) GENCLK_GLOBAL_CTRL_MEM_TEST = 0 = 0x0
   (0x00000008) GENCLK_GLOBAL_CTRL_TRP_STC_CLOCK_SRC = 1 = 0x1
Register 0x48500000(GENCLK_GLOBAL_CTRL_REG) = 0x00000008
   (0x00000001) GENCLK_GLOBAL_CTRL_SELF_RESET = 0 = 0x0
   (0x00000004) GENCLK_GLOBAL_CTRL_MEM_TEST = 0 = 0x0
   (0x00000008) GENCLK_GLOBAL_CTRL_TRP_STC_CLOCK_SRC = 1 = 0x1
Register 0x48500004(GENCLK_CLOCK_SELECT_1_REG) = 0x002BABBF
   (0x00000003) GENCLK_CLOCK_SELECT_1_SYSCLKX2_SELECT = 3 = 0x3
   (0x0000000C) GENCLK_CLOCK_SELECT_1_DDRCLKX2_SELECT = 3 = 0x3
   (0x00000030) GENCLK_CLOCK_SELECT_1_EPCCLK_SELECT = 3 = 0x3
   (0x000000C0) GENCLK_CLOCK_SELECT_1_DPCCLK_SELECT = 2 = 0x2
   (0x00000300) GENCLK_CLOCK_SELECT_1_DDXCLK_SELECT = 3 = 0x3
   (0x00000C00) GENCLK_CLOCK_SELECT_1_XCLK_SELECT = 2 = 0x2
   (0x00003000) GENCLK_CLOCK_SELECT_1_CVE3CLK_SELECT = 2 = 0x2
   (0x0000C000) GENCLK_CLOCK_SELECT_1_SPICLK_SELECT = 2 = 0x2
   (0x00030000) GENCLK_CLOCK_SELECT_1_FECLK_SELECT = 3 = 0x3
   (0x000C0000) GENCLK_CLOCK_SELECT_1_GPADCCLK_SELECT = 2 = 0x2
   (0x00100000) GENCLK_CLOCK_SELECT_1_SYSPLL_DIV4_DIV4P5_SEL = 0 = 0x0
   (0x00200000) GENCLK_CLOCK_SELECT_1_FEPLL_SOURCE_SEL = 1 = 0x1
Register 0x48500008(GENCLK_CLOCK_ENABLE_REG) = 0x0000FFFF
   (0x00000001) GENCLK_CLOCK_ENABLE_SYSCLK_ENABLE = 1 = 0x1
   (0x00000002) GENCLK_CLOCK_ENABLE_SYSCLKX2_ENABLE = 1 = 0x1
   (0x00000004) GENCLK_CLOCK_ENABLE_DDRCLK_ENABLE = 1 = 0x1
   (0x00000008) GENCLK_CLOCK_ENABLE_DDRCLKX2_ENABLE = 1 = 0x1
   (0x00000010) GENCLK_CLOCK_ENABLE_DPCCLK_ENABLE = 1 = 0x1
   (0x00000020) GENCLK_CLOCK_ENABLE_CVE3CLK_ENABLE = 1 = 0x1
   (0x00000040) GENCLK_CLOCK_ENABLE_ACLK_ENABLE = 1 = 0x1
   (0x00000080) GENCLK_CLOCK_ENABLE_XCLK_ENABLE = 1 = 0x1
   (0x00000100) GENCLK_CLOCK_ENABLE_DDXCLK_ENABLE = 1 = 0x1
   (0x00000200) GENCLK_CLOCK_ENABLE_FECLK_ENABLE = 1 = 0x1
   (0x00000400) GENCLK_CLOCK_ENABLE_SPI_ENABLE = 1 = 0x1
   (0x00000800) GENCLK_CLOCK_ENABLE_GPADCCLK_ENABLE = 1 = 0x1
Register 0x4850000C(GENCLK_TEST_CLOCK_SELECT_REG) = 0x00000000
   (0x00000001) GENCLK_TEST_CLOCK_SELECT_TEST_ENABLE = 0 = 0x0
   (0x00000002) GENCLK_TEST_CLOCK_SELECT_TEST_SYSCLKX2_SELECT = 0 = 0x0
   (0x00000004) GENCLK_TEST_CLOCK_SELECT_TEST_DDXCLK_SELECT = 0 = 0x0
   (0x00000008) GENCLK_TEST_CLOCK_SELECT_TEST_CVE3CLK_SELECT = 0 = 0x0
   (0x00000010) GENCLK_TEST_CLOCK_SELECT_PVCI_PLL_CHARMODE = 0 = 0x0
   (0x000001E0) GENCLK_TEST_CLOCK_SELECT_PVCI_CLKO_SEL = 0 = 0x0
Register 0x48500010(GENCLK_PIN_MUX_0_REG) = 0x000C0000
   (0x00000003) GENCLK_PIN_MUX_0_SLICE_A_DEBUGBUS_MUXSEL = 0 = 0x0
   (0x000000FC) GENCLK_PIN_MUX_0_SLICE_C_DEBUGBUS_MUX_SEL = 0 = 0x0
   (0x00000100) GENCLK_PIN_MUX_0_PIN_FE_AU_SDATA = 0 = 0x0
   (0x00000200) GENCLK_PIN_MUX_0_PIN_FE_AU_WS_SEL = 0 = 0x0
   (0x00000400) GENCLK_PIN_MUX_0_PIN_FE_AU_MCLK_SEL = 0 = 0x0
   (0x00000800) GENCLK_PIN_MUX_0_PIN_FE_AU_SCLK_SEL = 0 = 0x0
   (0x00001000) GENCLK_PIN_MUX_0_PIN_LRCK_INV_SEL = 0 = 0x0
   (0x00002000) GENCLK_PIN_MUX_0_PIN_TSODATA_SEL = 0 = 0x0
   (0x00004000) GENCLK_PIN_MUX_0_PIN_TSOFRM_SEL = 0 = 0x0
   (0x00008000) GENCLK_PIN_MUX_0_PIN_TSOVAL_SEL = 0 = 0x0
   (0x00010000) GENCLK_PIN_MUX_0_PIN_TSOCLK_SEL = 0 = 0x0
   (0x00020000) GENCLK_PIN_MUX_0_PIN_TSOFAIL_SEL = 0 = 0x0
   (0x00040000) GENCLK_PIN_MUX_0_PIN_ADATAO_SEL = 1 = 0x1
   (0x00080000) GENCLK_PIN_MUX_0_PIN_ADATAI_SEL_DDX = 1 = 0x1
   (0x00100000) GENCLK_PIN_MUX_0_PIN_FE_DSP_STATUS0_SEL = 0 = 0x0
Register 0x48500014(GENCLK_PIN_MUX_1_REG) = 0x80000000
   (0x00001000) GENCLK_PIN_MUX_1_PIN_TSIOFAIL_SEL = 0 = 0x0
   (0x00002000) GENCLK_PIN_MUX_1_PIN_TSOFRM_SEL = 0 = 0x0
   (0x00004000) GENCLK_PIN_MUX_1_PIN_TSIOVAL_SEL = 0 = 0x0
   (0x00008000) GENCLK_PIN_MUX_1_PIN_TSIOCLK_SEL = 0 = 0x0
   (0x00010000) GENCLK_PIN_MUX_1_PIN_TSIODATA_SEL = 0 = 0x0
   (0x00020000) GENCLK_PIN_MUX_1_FE_BE_A_SDAT_SEL = 0 = 0x0
   (0x01000000) GENCLK_PIN_MUX_1_PIN_FE_DSP_STATUS1_SEL = 0 = 0x0
   (0x02000000) GENCLK_PIN_MUX_1_PIN_FE_DSP_STATUS2_SEL = 0 = 0x0
   (0x04000000) GENCLK_PIN_MUX_1_PIN_FE_DSP_STATUS3_SEL = 0 = 0x0
   (0x08000000) GENCLK_PIN_MUX_1_PIN_FE_DSP_STATUS4_SEL = 0 = 0x0
   (0x10000000) GENCLK_PIN_MUX_1_PIN_FE_DSP_STATUS5_SEL = 0 = 0x0
   (0x20000000) GENCLK_PIN_MUX_1_PIN_FE_DSP_STATUS6_SEL = 0 = 0x0
   (0x40000000) GENCLK_PIN_MUX_1_PIN_FE_DSP_STATUS7_SEL = 0 = 0x0
   (0x80000000) GENCLK_PIN_MUX_1_TRP_SER_MODE = 1 = 0x1
Register 0x48500018(GENCLK_UNIT_SOFT_RESET_PULSE_REG) = 0x00000000
   (0x00000001) GENCLK_UNIT_SOFT_RESET_PULSE_EPC_SW_RST = 0 = 0x0
   (0x00000002) GENCLK_UNIT_SOFT_RESET_PULSE_SI_COLDRESET = 0 = 0x0
   (0x00000004) GENCLK_UNIT_SOFT_RESET_PULSE_SI_RESET = 0 = 0x0
Register 0x4850001C(GENCLK_UNIT_SOFT_RESET_REG) = 0x007FFFFF
   (0x00000001) GENCLK_UNIT_SOFT_RESET_DTO_SW_RST = 1 = 0x1
   (0x00000002) GENCLK_UNIT_SOFT_RESET_DVCXO_SW_RST = 1 = 0x1
   (0x00000004) GENCLK_UNIT_SOFT_RESET_DPC_SW_RST = 1 = 0x1
   (0x00000008) GENCLK_UNIT_SOFT_RESET_BLT_SW_RST = 1 = 0x1
   (0x00000010) GENCLK_UNIT_SOFT_RESET_BM2M_SW_RST = 1 = 0x1
   (0x00000020) GENCLK_UNIT_SOFT_RESET_FBUS_SW_RST = 1 = 0x1
   (0x00000040) GENCLK_UNIT_SOFT_RESET_APU_SW_RST = 1 = 0x1
   (0x00000080) GENCLK_UNIT_SOFT_RESET_MCE_SW_RST = 1 = 0x1
   (0x00000100) GENCLK_UNIT_SOFT_RESET_MCU_SW_RST = 1 = 0x1
   (0x00000200) GENCLK_UNIT_SOFT_RESET_MIF_SW_RST = 1 = 0x1
   (0x00000400) GENCLK_UNIT_SOFT_RESET_HDC_SW_RST = 1 = 0x1
   (0x00000800) GENCLK_UNIT_SOFT_RESET_DAC_SW_RST = 1 = 0x1
   (0x00001000) GENCLK_UNIT_SOFT_RESET_TRP_SW_RST = 1 = 0x1
   (0x00002000) GENCLK_UNIT_SOFT_RESET_VIDAFE_SW_RST = 1 = 0x1
   (0x00004000) GENCLK_UNIT_SOFT_RESET_CVD2_SW_RST = 1 = 0x1
   (0x00008000) GENCLK_UNIT_SOFT_RESET_DDX_SW_RST = 1 = 0x1
   (0x00010000) GENCLK_UNIT_SOFT_RESET_CVE3_SW_RST = 1 = 0x1
   (0x00020000) GENCLK_UNIT_SOFT_RESET_RFMHI_SW_RST = 1 = 0x1
   (0x00040000) GENCLK_UNIT_SOFT_RESET_RFMLO_SW_RST = 1 = 0x1
   (0x00080000) GENCLK_UNIT_SOFT_RESET_SPI_SW_RST = 1 = 0x1
   (0x00100000) GENCLK_UNIT_SOFT_RESET_FE_SW_RST = 1 = 0x1
   (0x00200000) GENCLK_UNIT_SOFT_RESET_GPADC_SW_RST = 1 = 0x1
   (0x00400000) GENCLK_UNIT_SOFT_RESET_IFAFE_SW_RST = 1 = 0x1
Register 0x48500020(GENCLK_UNIT_CLOCK_ENABLE_REG) = 0x001FEEFF
   (0x00000001) GENCLK_UNIT_CLOCK_ENABLE_DPC_CLK_EN = 1 = 0x1
   (0x00000002) GENCLK_UNIT_CLOCK_ENABLE_BLT_CLK_EN = 1 = 0x1
   (0x00000004) GENCLK_UNIT_CLOCK_ENABLE_BM2M_CLK_EN = 1 = 0x1
   (0x00000008) GENCLK_UNIT_CLOCK_ENABLE_FBUS_CLK_EN = 1 = 0x1
   (0x00000010) GENCLK_UNIT_CLOCK_ENABLE_APU_CLK_EN = 1 = 0x1
   (0x00000020) GENCLK_UNIT_CLOCK_ENABLE_MCE_CLK_EN = 1 = 0x1
   (0x00000040) GENCLK_UNIT_CLOCK_ENABLE_MCU_CLK_EN = 1 = 0x1
   (0x00000080) GENCLK_UNIT_CLOCK_ENABLE_MIF_CLK_EN = 1 = 0x1
   (0x00000100) GENCLK_UNIT_CLOCK_ENABLE_HDC_CLK_EN = 0 = 0x0
   (0x00000200) GENCLK_UNIT_CLOCK_ENABLE_DAC_CLK_EN = 1 = 0x1
   (0x00000400) GENCLK_UNIT_CLOCK_ENABLE_TRP_CLK_EN = 1 = 0x1
   (0x00000800) GENCLK_UNIT_CLOCK_ENABLE_VIDAFE_CLK_EN = 1 = 0x1
   (0x00001000) GENCLK_UNIT_CLOCK_ENABLE_CVD2_CLK_EN = 0 = 0x0
   (0x00002000) GENCLK_UNIT_CLOCK_ENABLE_EPC_CLK_EN = 1 = 0x1
   (0x00004000) GENCLK_UNIT_CLOCK_ENABLE_DDX_CLK_EN = 1 = 0x1
   (0x00008000) GENCLK_UNIT_CLOCK_ENABLE_CVE3_CLK_EN = 1 = 0x1
   (0x00010000) GENCLK_UNIT_CLOCK_ENABLE_RFMHI_CLK_EN = 1 = 0x1
   (0x00020000) GENCLK_UNIT_CLOCK_ENABLE_RFMLO_CLK_EN = 1 = 0x1
   (0x00040000) GENCLK_UNIT_CLOCK_ENABLE_SPI_CLK_EN = 1 = 0x1
   (0x00080000) GENCLK_UNIT_CLOCK_ENABLE_FE_CLK_EN = 1 = 0x1
   (0x00100000) GENCLK_UNIT_CLOCK_ENABLE_GPADC_CLK_EN = 1 = 0x1
Register 0x48500024(GENCLK_GLO_INT_EN_REG) = 0x00000001
   (0x00000001) GENCLK_GLO_INT_EN_GLO_IE = 1 = 0x1
Register 0x48500028(GENCLK_INT_EN_REG) = 0x00000001
   (0x00000001) GENCLK_INT_EN_VSYNC_IE = 1 = 0x1
   (0x00000002) GENCLK_INT_EN_ASYNC_IE = 0 = 0x0
   (0x00000004) GENCLK_INT_EN_HSYNC_IE = 0 = 0x0
   (0x00000008) GENCLK_INT_EN_XSYNC_IE = 0 = 0x0
Register 0x4850002C(GENCLK_INT_REG) = 0x00000000
   (0x00000001) GENCLK_INT_VSYNC_INT = 0 = 0x0
   (0x00000002) GENCLK_INT_ASYNC_INT = 0 = 0x0
   (0x00000004) GENCLK_INT_HSYNC_INT = 0 = 0x0
   (0x00000008) GENCLK_INT_XSYNC_INT = 0 = 0x0
Register 0x48500030(GENCLK_INT_STAT_REG) = 0x00000000
   (0x00000001) GENCLK_INT_STAT_VSYNC_INT_STATUS = 0 = 0x0
   (0x00000002) GENCLK_INT_STAT_ASYNC_INT = 0 = 0x0
   (0x00000004) GENCLK_INT_STAT_HSYNC_INT = 0 = 0x0
   (0x00000008) GENCLK_INT_STAT_XSYNC_INT = 0 = 0x0
Register 0x48500034(GENCLK_INT_ALIAS_STAT_REG) = 0x00000000
   (0x00000001) GENCLK_INT_ALIAS_STAT_VSYNC_INT = 0 = 0x0
   (0x00000002) GENCLK_INT_ALIAS_STAT_ASYNC_INT = 0 = 0x0
   (0x00000004) GENCLK_INT_ALIAS_STAT_HSYNC_INT = 0 = 0x0
   (0x00000008) GENCLK_INT_ALIAS_STAT_XSYNC_INT = 0 = 0x0
Register 0x48500038(GENCLK_HSPLL_CTRL_REG) = 0x0000001B
   (0x0000003F) GENCLK_HSPLL_CTRL_PLL_MUTL = 27 = 0x1B
   (0x00000040) GENCLK_HSPLL_CTRL_PLL_PD = 0 = 0x0
Register 0x4850003C(GENCLK_DDRPLL_CTRL_REG) = 0x00000020
   (0x0000003F) GENCLK_DDRPLL_CTRL_PLL_MUTL = 32 = 0x20
   (0x00000040) GENCLK_DDRPLL_CTRL_PLL_PD = 0 = 0x0
Register 0x48500040(GENCLK_DDXPLL_CTRL_REG) = 0x00001220
   (0x0000003F) GENCLK_DDXPLL_CTRL_PLL_MUTL = 32 = 0x20
   (0x00000040) GENCLK_DDXPLL_CTRL_PLL_PD = 0 = 0x0
   (0x00000080) GENCLK_DDXPLL_CTRL_CLKSEL = 0 = 0x0
   (0x00000300) GENCLK_DDXPLL_CTRL_ODIV = 2 = 0x2
   (0x0000F000) GENCLK_DDXPLL_CTRL_IDIV = 1 = 0x1
Register 0x48500044(GENCLK_ADTO_CTRL_REG) = 0x00000006
   (0x00000001) GENCLK_ADTO_CTRL_ADTO_DROFF = 0 = 0x0
   (0x00000002) GENCLK_ADTO_CTRL_ADTO_EN = 1 = 0x1
   (0x00000004) GENCLK_ADTO_CTRL_ADTO_RESET_N = 1 = 0x1
Register 0x48500048(GENCLK_ADTO_INC_REG) = 0x012A3E76
   (0x0FFFFFFF) GENCLK_ADTO_INC_ADTO_INCR = 19545718 = 0x12A3E76
Register 0x4850004C(GENCLK_VDTO_CTRL_REG) = 0x00000007
   (0x00000001) GENCLK_VDTO_CTRL_VDTO_DROFF = 1 = 0x1
   (0x00000002) GENCLK_VDTO_CTRL_VDTO_EN = 1 = 0x1
   (0x00000004) GENCLK_VDTO_CTRL_VDTO_RESET_N = 1 = 0x1
Register 0x48500050(GENCLK_VDTO_INC_REG) = 0x0147A92A
   (0x0FFFFFFF) GENCLK_VDTO_INC_VDTO_INCR = 21473578 = 0x147A92A
Register 0x48500054(GENCLK_PAD_PINMUX0_OENB_REG) = 0x000107FF
   (0x00000001) GENCLK_PAD_PINMUX0_OENB_ACLK_OENB = 1 = 0x1
   (0x00000002) GENCLK_PAD_PINMUX0_OENB_ADATAI_0_OENB = 1 = 0x1
   (0x00000004) GENCLK_PAD_PINMUX0_OENB_BCLK_OENB = 1 = 0x1
   (0x00000008) GENCLK_PAD_PINMUX0_OENB_DDXLA_OENB = 1 = 0x1
   (0x00000010) GENCLK_PAD_PINMUX0_OENB_DDXLB_OENB = 1 = 0x1
   (0x00000020) GENCLK_PAD_PINMUX0_OENB_DDXRA_OENB = 1 = 0x1
   (0x00000040) GENCLK_PAD_PINMUX0_OENB_DDXRB_OENB = 1 = 0x1
   (0x00000080) GENCLK_PAD_PINMUX0_OENB_DDXSA_OENB = 1 = 0x1
   (0x00000100) GENCLK_PAD_PINMUX0_OENB_DDXSB_OENB = 1 = 0x1
   (0x00000200) GENCLK_PAD_PINMUX0_OENB_IEC958_OENB = 1 = 0x1
   (0x00000400) GENCLK_PAD_PINMUX0_OENB_LRCLK_OENB = 1 = 0x1
   (0x00000800) GENCLK_PAD_PINMUX0_OENB_TSODATA_OENB = 0 = 0x0
   (0x00001000) GENCLK_PAD_PINMUX0_OENB_TSOFRM_OENB = 0 = 0x0
   (0x00002000) GENCLK_PAD_PINMUX0_OENB_TSOVAL_OENB = 0 = 0x0
   (0x00004000) GENCLK_PAD_PINMUX0_OENB_TSOCLK_OENB = 0 = 0x0
   (0x00010000) GENCLK_PAD_PINMUX0_OENB_IF_AGC_OENB = 1 = 0x1
   (0x00020000) GENCLK_PAD_PINMUX0_OENB_PWM_OUT_OENB = 0 = 0x0
   (0x00040000) GENCLK_PAD_PINMUX0_OENB_RF_AGC_OENB = 0 = 0x0
   (0x00080000) GENCLK_PAD_PINMUX0_OENB_SPI_CLK_OENB = 0 = 0x0
   (0x00100000) GENCLK_PAD_PINMUX0_OENB_SPI_CSN_OENB = 0 = 0x0
   (0x00200000) GENCLK_PAD_PINMUX0_OENB_SPI_HOLDN_OENB = 0 = 0x0
   (0x00400000) GENCLK_PAD_PINMUX0_OENB_SPI_SI_OENB = 0 = 0x0
   (0x00800000) GENCLK_PAD_PINMUX0_OENB_SPI_SO_OENB = 0 = 0x0
   (0x01000000) GENCLK_PAD_PINMUX0_OENB_SPI_WEN_OENB = 0 = 0x0
Register 0x48500058(GENCLK_PAD_PINMUX1_OENB_REG) = 0x0601FFE0
   (0x00000001) GENCLK_PAD_PINMUX1_OENB_TSIOCLK_OENB = 0 = 0x0
   (0x00000002) GENCLK_PAD_PINMUX1_OENB_TSIOVAL_OENB = 0 = 0x0
   (0x00000004) GENCLK_PAD_PINMUX1_OENB_TSIOFRM_OENB = 0 = 0x0
   (0x00000008) GENCLK_PAD_PINMUX1_OENB_TSIOFAIL_OENB = 0 = 0x0
   (0x00000010) GENCLK_PAD_PINMUX1_OENB_TSIODATA_OENB = 0 = 0x0
   (0x00000020) GENCLK_PAD_PINMUX1_OENB_VSYNC_OENB = 1 = 0x1
   (0x00000040) GENCLK_PAD_PINMUX1_OENB_HSYNC_OENB = 1 = 0x1
   (0x00000080) GENCLK_PAD_PINMUX1_OENB_PIXCLK_OENB = 1 = 0x1
   (0x00000100) GENCLK_PAD_PINMUX1_OENB_PIXEN_OENB = 1 = 0x1
   (0x00000200) GENCLK_PAD_PINMUX1_OENB_PIXOUT_0_OENB = 1 = 0x1
   (0x00000400) GENCLK_PAD_PINMUX1_OENB_PIXOUT_1_OENB = 1 = 0x1
   (0x00000800) GENCLK_PAD_PINMUX1_OENB_PIXOUT_2_OENB = 1 = 0x1
   (0x00001000) GENCLK_PAD_PINMUX1_OENB_PIXOUT_3_OENB = 1 = 0x1
   (0x00002000) GENCLK_PAD_PINMUX1_OENB_PIXOUT_4_OENB = 1 = 0x1
   (0x00004000) GENCLK_PAD_PINMUX1_OENB_PIXOUT_5_OENB = 1 = 0x1
   (0x00008000) GENCLK_PAD_PINMUX1_OENB_PIXOUT_6_OENB = 1 = 0x1
   (0x00010000) GENCLK_PAD_PINMUX1_OENB_PIXOUT_7_OENB = 1 = 0x1
   (0x01000000) GENCLK_PAD_PINMUX1_OENB_PIN_UART0RX_OENB = 0 = 0x0
   (0x02000000) GENCLK_PAD_PINMUX1_OENB_PIN_UART0TX_OENB = 1 = 0x1
   (0x04000000) GENCLK_PAD_PINMUX1_OENB_PIN_UART1TX_OENB = 1 = 0x1
   (0x08000000) GENCLK_PAD_PINMUX1_OENB_PIN_UART1RX_OENB = 0 = 0x0
   (0x10000000) GENCLK_PAD_PINMUX1_OENB_IRR_OENB = 0 = 0x0
Register 0x48500060(GENCLK_DVCXO_CTRL_REG) = 0x00000009
   (0x00000001) GENCLK_DVCXO_CTRL_STC_EN = 1 = 0x1
   (0x00000018) GENCLK_DVCXO_CTRL_ACLK_RATIO = 1 = 0x1
   (0x00000060) GENCLK_DVCXO_CTRL_STC_INCR_WIDTH = 0 = 0x0
Register 0x48500064(GENCLK_STC_INT_REG) = 0x009C72C6
   (0x00FFFFFF) GENCLK_STC_INT_STC_INT = 10252998 = 0x9C72C6
Register 0x48500068(GENCLK_STC_FRAC_REG) = 0x0180D364
   (0x3FFFFFFF) GENCLK_STC_FRAC_STC_FRAC = 25219940 = 0x180D364
Register 0x485000▒
SupraHD1.6+ ▒▒▒▒▒▒▒Zoran ThreadX OS Abstraction Layer v1.1
Build time: May 15 2008 19:46:09
OS_GetTicksPerSecond() returned 60
SupraHD ZR39740 Rev Unknown.
ZORAN SUPRA-HD Software release=7.40-25 build=customers/PROJECT17/71621 config=REVB_CONVBOX_REV_B_GENERIC
TLCtrlArrayLoad: 4 backups found. Best backup index = 3. Best backup num = 5594
Warning: horizontal sharpness is still ignored
CaptureTLPsipChannelData : TSD cannot be NULL
CancelTLPsipChannelData : TSD cannot be NULL
Warning: DM_MainDisplayTask(5): EOF ISR happened at the end of call!

Warning: mce msg too late - 24907 ticks 350550/325642
mce_msg_late_arrival_stc = 350496
mce_msg_late_msg_stc = 325642
mce_msg_late_arrival_stc - mce_msg_late_msg_stc = 24854 (message delivery delay)
mce_msg_late_tim[0] = 0 (drivers/video/VideoTask.c line 2126)
mce_msg_late_tim[1] = 5 (drivers/video/VideoTask.c line 2306)
mce_msg_late_tim[2] = 5 (drivers/video/VideoTask.c line 2311)
mce_msg_late_tim[3] = 6 (drivers/video/VideoTask.c line 2313)
mce_msg_late_tim[4] = 10 (drivers/video/VideoTask.c line 2358)
mce_msg_late_tim[5] = 10 (drivers/video/VideoTask.c line 2377)
mce_msg_late_tim[6] = 10 (drivers/video/VideoTask.c line 2418)
mce_msg_late_tim[7] = 52 (drivers/video/VideoTask.c line 2421)
ZMon>Auto Shut Off -OFF 0
Warning: DM_MainDisplayTask(5): EOF ISR happened at the end of call!

Warning: mce msg too late - 8899 ticks 377440/368541
mce_msg_late_arrival_stc = 377389
mce_msg_late_msg_stc = 368541
mce_msg_late_arrival_stc - mce_msg_late_msg_stc = 8848 (message delivery delay)
mce_msg_late_tim[0] = 0 (drivers/video/VideoTask.c line 2126)
mce_msg_late_tim[1] = 5 (drivers/video/VideoTask.c line 2306)
mce_msg_late_tim[2] = 6 (drivers/video/VideoTask.c line 2311)
mce_msg_late_tim[3] = 6 (drivers/video/VideoTask.c line 2313)
mce_msg_late_tim[4] = 10 (drivers/video/VideoTask.c line 2358)
mce_msg_late_tim[5] = 10 (drivers/video/VideoTask.c line 2377)
mce_msg_late_tim[6] = 10 (drivers/video/VideoTask.c line 2418)
mce_msg_late_tim[7] = 51 (drivers/video/VideoTask.c line 2421)
==> new X = 72 , newY = 21
GetRRT5FromNVRAM Some error Errcode = 3712
Warning: DM_MainDisplayTask(5): EOF ISR happened at the end of call!

Warning: mce msg too late - 19192 ticks 398111/378919
mce_msg_late_arrival_stc = 398062
mce_msg_late_msg_stc = 378919
mce_msg_late_arrival_stc - mce_msg_late_msg_stc = 19143 (message delivery delay)
mce_msg_late_tim[0] = 0 (drivers/video/VideoTask.c line 2126)
mce_msg_late_tim[1] = 5 (drivers/video/VideoTask.c line 2306)
mce_msg_late_tim[2] = 6 (drivers/video/VideoTask.c line 2311)
mce_msg_late_tim[3] = 6 (drivers/video/VideoTask.c line 2313)
mce_msg_late_tim[4] = 10 (drivers/video/VideoTask.c line 2358)
mce_msg_late_tim[5] = 10 (drivers/video/VideoTask.c line 2377)
mce_msg_late_tim[6] = 10 (drivers/video/VideoTask.c line 2418)
mce_msg_late_tim[7] = 49 (drivers/video/VideoTask.c line 2421)
smart antenna not found
key=130, count=1
Peter Trace: Safely Power ON 740########
tuneMainSrc : Current Channel:-
DispMj = 0, DispMi = 0, SidbMj = 0, SidbMi = 0, Phy = 0, Prog Num = 0, Analog = 0, Visible = 0, Tune = 0, MpegOnly = 0, Name =
tuneMainSrc : Tuning Requested for Channel:-
DispMj = 3, DispMi = 3, SidbMj = 3, SidbMi = 3, Phy = 18, Prog Num = 7, Analog = 0, Visible = 1, Tune = 2, MpegOnly = 0, Name = Comet
GetTLPsipSiTime: SiDb_GetCurrentTime return noDataError
CancelTLPsipChannelData : Database was not started
stopAVPlay : Error in CancelTLPsipChannelData : notActiveError
CaptureTLPsipChannelData : Database is Running -Cancel Previous MonitorGetTLPsipSiTime: SiDb_GetCurrentTime return noDataError
TLCtrlArraySave: Saving backup 5595 in slot 4 succ
