==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'params.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fcnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.99 seconds. CPU system time: 3.02 seconds. Elapsed time: 31.18 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,511 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35,668 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,254 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,285 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/AreaOptFCNN_MNIST/python_hlsc_fcnn/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_5' is marked as complete unroll implied by the pipeline pragma (fcnn.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_6' (fcnn.cpp:50:22) in function 'mnist_inference' completely with a factor of 10 (fcnn.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_5' (fcnn.cpp:43:19) in function 'mnist_inference' completely with a factor of 784 (fcnn.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (fcnn.cpp:35:22) in function 'mnist_inference' completely with a factor of 10 (fcnn.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Cyclic partitioning with factor 16 on dimension 1. (fcnn.cpp:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fixed_weights' due to pipeline pragma (fcnn.cpp:42:9)
INFO: [HLS 214-248] Applying array_partition to 'fixed_weights': Complete partitioning on dimension 2. (fcnn.cpp:13:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_0' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_1' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_2' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_3' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_4' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_5' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_6' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_7' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_8' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_9' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_10' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_11' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_12' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_13' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_14' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'input_15' since this interface mode only supports scalar types (fcnn.cpp:16:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'output' since this interface mode only supports scalar types (fcnn.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 81.54 seconds. CPU system time: 1.16 seconds. Elapsed time: 83.31 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 21.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 21.31 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.513 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (fcnn.cpp:29) in function 'mnist_inference' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.24 seconds; current allocated memory: 1.569 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.81 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mnist_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference_Pipeline_VITIS_LOOP_41_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_783) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_782) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_781) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_780) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_779) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_778) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_777) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_776) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_775) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_774) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_773) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_772) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_771) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_770) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_769) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_768) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_767) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_766) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_765) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_763) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_762) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_761) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_760) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_759) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_758) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_757) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_756) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_755) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_754) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_753) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_752) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_751) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_750) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_749) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_748) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_747) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_746) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_745) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_744) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_743) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_742) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_741) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_740) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_739) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_738) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_737) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_736) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_735) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_734) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_733) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_732) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_731) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_730) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_729) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_728) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_726) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_725) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_724) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_723) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_722) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_721) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_720) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_719) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_718) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_717) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_716) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_715) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_714) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_713) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_712) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_711) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_710) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_709) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_708) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_707) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_706) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_705) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_704) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_703) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_702) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_701) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_700) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_699) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_698) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_697) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_696) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_695) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_694) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_693) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_692) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_691) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_690) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_689) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_688) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_687) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_686) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_685) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_684) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_683) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_682) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_681) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_680) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_679) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_678) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_677) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_676) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_675) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_674) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_673) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_672) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_671) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_670) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_669) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_668) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_667) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_666) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_665) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_664) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_663) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_662) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_661) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_660) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_659) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_658) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_657) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_656) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_655) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_654) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_653) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_652) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_651) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_650) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_649) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_648) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_647) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_646) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_645) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_644) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_643) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_642) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_641) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_640) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_639) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_638) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_637) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_636) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_635) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_634) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_633) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_632) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_631) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_630) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_629) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_628) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_627) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_626) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_625) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_624) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_623) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_622) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_621) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_620) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_619) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_618) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_617) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_616) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_615) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_614) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_613) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_612) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_611) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_610) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_609) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_608) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_607) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_606) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_605) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_604) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_603) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_602) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_601) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_600) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_599) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_598) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_597) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_595) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_594) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_593) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_592) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_591) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_590) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_589) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_588) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_587) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_586) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_585) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_584) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_583) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_582) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_581) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_580) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_579) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_578) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_577) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_575) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_574) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_573) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_572) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_571) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_570) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_569) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_568) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_567) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_566) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_565) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_564) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_563) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_562) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_561) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_560) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_559) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_558) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_557) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_556) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_555) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_554) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_553) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_552) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_551) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_550) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_549) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_548) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_547) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_546) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_545) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_544) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_542) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_541) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_540) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_539) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_538) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_537) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_535) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_534) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_533) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_532) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_531) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_530) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_529) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_528) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_526) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_525) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_524) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_523) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_522) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_521) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_519) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_518) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_517) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_514) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_513) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_512) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_510) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_509) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_508) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_506) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_505) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_504) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_503) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_502) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_500) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_498) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_495) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_489) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_488) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_484) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_483) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_479) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_478) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_474) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_454) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_424) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 788, loop 'VITIS_LOOP_41_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 32.07 seconds. CPU system time: 0.4 seconds. Elapsed time: 32.64 seconds; current allocated memory: 1.650 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 18.07 seconds. CPU system time: 0.09 seconds. Elapsed time: 18.25 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.36 seconds; current allocated memory: 1.680 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference_Pipeline_VITIS_LOOP_41_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_41_4' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mnist_inference_Pipeline_VITIS_LOOP_41_4' pipeline 'VITIS_LOOP_41_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mnist_inference_Pipeline_VITIS_LOOP_41_4' is 3170402 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_16s_24ns_24_4_1': 469 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_16s_24ns_24_4_1': 299 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_16s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_16s_24ns_24_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference_Pipeline_VITIS_LOOP_41_4'.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_0_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_1_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_2_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_3_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_4_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_5_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_6_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_7_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_8_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_9_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_10_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_11_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_12_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_13_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_14_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_15_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_16_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_17_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_18_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_19_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_20_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_21_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_22_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_23_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_24_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_25_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_26_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_27_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_28_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_29_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_30_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_31_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_32_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_33_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_34_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_35_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_36_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_37_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_38_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_39_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_40_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_41_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_42_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_43_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_44_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_45_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_46_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_47_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_48_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_49_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_50_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_51_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_52_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_53_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_54_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_55_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_56_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_57_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_58_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_59_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_60_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_61_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_62_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_63_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_64_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_65_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_66_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_67_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_68_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_69_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_70_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_71_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_72_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_73_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_74_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_75_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_76_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_77_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_78_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_79_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_80_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_81_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_82_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_83_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_84_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_85_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_86_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_87_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_88_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_89_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_90_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_91_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_92_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_93_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_94_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_95_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_96_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_97_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_98_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_99_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_100_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_101_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_102_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_103_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_104_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_105_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_106_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_107_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_108_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_109_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_110_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_111_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_112_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_113_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_114_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_115_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_116_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_117_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_118_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_119_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_120_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_121_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_122_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_123_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_124_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_125_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_126_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_127_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_128_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_129_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_130_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_131_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_132_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_133_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_134_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_135_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_136_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_137_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_138_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_139_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_140_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_141_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_142_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_143_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_144_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_145_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_146_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_147_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_148_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_149_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_150_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_151_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_152_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_153_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_154_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_155_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_156_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_157_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_158_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_159_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_160_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_161_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_162_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_163_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_164_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_165_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_166_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_167_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_168_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_169_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_170_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_171_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_172_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_173_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_174_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_175_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_176_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_177_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_178_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_179_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_180_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_181_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_182_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_183_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_184_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_185_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_186_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_187_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_188_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_189_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_190_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_191_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_192_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_193_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_194_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_195_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_196_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_197_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_198_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_199_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_200_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_201_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_202_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_203_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_204_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_205_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_206_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_207_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_208_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_209_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_210_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_211_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_212_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_213_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_214_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_215_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_216_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_217_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_218_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_219_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_220_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_221_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_222_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_223_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_224_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_225_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_226_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_227_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_228_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_229_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_230_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_231_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_232_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_233_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_234_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_235_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_236_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_237_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_238_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_239_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_240_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_241_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_242_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_243_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_244_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_245_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_246_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_247_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_248_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_249_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_250_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_251_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_252_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_253_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_254_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_255_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_256_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_257_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_258_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_259_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_260_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_261_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_262_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_263_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_264_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_265_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_266_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_267_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_268_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_269_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_270_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_271_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_272_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_273_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_274_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_275_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_276_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_277_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_278_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_279_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_280_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_281_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_282_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_283_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_284_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_285_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_286_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_287_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_288_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_289_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_290_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_291_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_292_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_293_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_294_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_295_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_296_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_297_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_298_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_299_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_300_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_301_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_302_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_303_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_304_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_305_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_306_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_307_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_308_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_309_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_310_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_311_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_312_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_313_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_314_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_315_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_316_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_317_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_318_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_319_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_320_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_321_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_322_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_323_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_324_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_325_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_326_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_327_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_328_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_329_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_330_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_331_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_332_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_333_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_334_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_335_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_336_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_337_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_338_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_339_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_340_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_341_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_342_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_343_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_344_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_345_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_346_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_347_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_348_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_349_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_350_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_351_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_352_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_353_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_354_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_355_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_356_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_357_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_358_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_359_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_360_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_361_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_362_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_363_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_364_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_365_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_366_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_367_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_368_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_369_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_370_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_371_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_372_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_373_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_374_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_375_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_376_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_377_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_378_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_379_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_380_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_381_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_382_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_383_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_384_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_385_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_386_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_387_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_388_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_389_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_390_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_391_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_392_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_393_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_394_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_395_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_396_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_397_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_398_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_399_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_400_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_401_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_402_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_403_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_404_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_405_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_406_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_407_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_408_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_409_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_410_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_411_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_412_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_413_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_414_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_415_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_416_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_417_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_418_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_419_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_420_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_421_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_422_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_423_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_424_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_425_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_426_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_427_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_428_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_429_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_430_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_431_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_432_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_433_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_434_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_435_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_436_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_437_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_438_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_439_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_440_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_441_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_442_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_443_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_444_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_445_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_446_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_447_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_448_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_449_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_450_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_451_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_452_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_453_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_454_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_455_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_456_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_457_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_458_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_459_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_460_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_461_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_462_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_463_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_464_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_465_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_466_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_467_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_468_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_469_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_470_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_471_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_472_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_473_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_474_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_475_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_476_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_477_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_478_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_479_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_480_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_481_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_482_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_483_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_484_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_485_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_486_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_487_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_488_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_489_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_490_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_491_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_492_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_493_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_494_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_495_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_496_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_497_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_498_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_499_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_500_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_501_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_502_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_503_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_504_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_505_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_506_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_507_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_508_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_509_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_510_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_511_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_512_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_513_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_514_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_515_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_516_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_517_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_518_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_519_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_520_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_521_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_522_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_523_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_524_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_525_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_526_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_527_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_528_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_529_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_530_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_531_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_532_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_533_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_534_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_535_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_536_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_537_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_538_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_539_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_540_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_541_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_542_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_543_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_544_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_545_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_546_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_547_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_548_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_549_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_550_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_551_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_552_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_553_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_554_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_555_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_556_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_557_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_558_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_559_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_560_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_561_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_562_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_563_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_564_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_565_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_566_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_567_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_568_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_569_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_570_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_571_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_572_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_573_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_574_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_575_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_576_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_577_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_578_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_579_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_580_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_581_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_582_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_583_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_584_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_585_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_586_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_587_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_588_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_589_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_590_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_591_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_592_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_593_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_594_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_595_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_596_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_597_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_598_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_599_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_600_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_601_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_602_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_603_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_604_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_605_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_606_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_607_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_608_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_609_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_610_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_611_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_612_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_613_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_614_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_615_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_616_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_617_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_618_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_619_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_620_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_621_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_622_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_623_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_624_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_625_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_626_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_627_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_628_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_629_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_630_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_631_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_632_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_633_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_634_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_635_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_636_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_637_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_638_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_639_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_640_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_641_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_642_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_643_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_644_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_645_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_646_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_647_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_648_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_649_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_650_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_651_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_652_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_653_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_654_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_655_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_656_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_657_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_658_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_659_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_660_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_661_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_662_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_663_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_664_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_665_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_666_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_667_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_668_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_669_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_670_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_671_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_672_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_673_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_674_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_675_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_676_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_677_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_678_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_679_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_680_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_681_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_682_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_683_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_684_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_685_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_686_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_687_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_688_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_689_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_690_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_691_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_692_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_693_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_694_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_695_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_696_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_697_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_698_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_699_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_700_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_701_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_702_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_703_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_704_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_705_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_706_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_707_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_708_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_709_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_710_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_711_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_712_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_713_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_714_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_715_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_716_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_717_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_718_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_719_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_720_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_721_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_722_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_723_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_724_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_725_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_726_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_727_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_728_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_729_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_730_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_731_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_732_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_733_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_734_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_735_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_736_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_737_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_738_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_739_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_740_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_741_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_742_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_743_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_744_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_745_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_746_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_747_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_748_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_749_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_750_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_751_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_752_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_753_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_754_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_755_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_756_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_757_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_758_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_759_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_760_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_761_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_762_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_763_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_764_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_765_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_766_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_767_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_768_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_769_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_770_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_771_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_772_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_773_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_774_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_775_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_776_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_777_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_778_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_779_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_780_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_781_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_782_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'mnist_inference_mnist_inference_Pipeline_VITIS_LOOP_41_4_fixed_weights_783_RAM_2P_BRAM_1R1W' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 68.28 seconds. CPU system time: 2.34 seconds. Elapsed time: 71.01 seconds; current allocated memory: 2.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/input_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_inference/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mnist_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_inference'.
INFO: [RTMG 210-278] Implementing memory 'mnist_inference_sum_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 38.11 seconds. CPU system time: 0.71 seconds. Elapsed time: 39.02 seconds; current allocated memory: 2.950 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.97 seconds. CPU system time: 1.08 seconds. Elapsed time: 12.12 seconds; current allocated memory: 2.965 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 11.46 seconds. CPU system time: 0.1 seconds. Elapsed time: 11.62 seconds; current allocated memory: 3.000 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for mnist_inference.
INFO: [VLOG 209-307] Generating Verilog RTL for mnist_inference.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 188.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 325.67 seconds. CPU system time: 9.15 seconds. Elapsed time: 336.77 seconds; current allocated memory: 1.551 GB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -output fcnn_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file fcnn_ip.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 69.64 seconds. CPU system time: 4.23 seconds. Elapsed time: 73.17 seconds; current allocated memory: 7.512 MB.
