

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo'
================================================================
* Date:           Fri Jul 11 20:14:03 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls-syn-label_select
* Solution:       sol1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.334 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i80* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %numReps)"   --->   Operation 8 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %numReps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %numReps_out, i32 %numReps_read)" [label_select_top.cpp:46]   --->   Operation 10 'write' <Predicate = true> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node totalIters)   --->   "%shl_ln399 = shl i32 %numReps_read, 3" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:399->label_select_top.cpp:46]   --->   Operation 11 'shl' 'shl_ln399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node totalIters)   --->   "%shl_ln399_1 = shl i32 %numReps_read, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:399->label_select_top.cpp:46]   --->   Operation 12 'shl' 'shl_ln399_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.20ns) (out node of the LUT)   --->   "%totalIters = add i32 %shl_ln399, %shl_ln399_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:399->label_select_top.cpp:46]   --->   Operation 13 'add' 'totalIters' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "store i32 0, i32* %i_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:402->label_select_top.cpp:46]   --->   Operation 14 'store' <Predicate = true> <Delay = 0.75>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "br label %0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:402->label_select_top.cpp:46]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_V = phi i64 [ 0, %entry ], [ %trunc_ln, %hls_label_2_end ]" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:402->label_select_top.cpp:46]   --->   Operation 16 'phi' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%t_0_i = phi i32 [ 0, %entry ], [ %t, %hls_label_2_end ]"   --->   Operation 17 'phi' 't_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.11ns)   --->   "%icmp_ln402 = icmp eq i32 %t_0_i, %totalIters" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:402->label_select_top.cpp:46]   --->   Operation 18 'icmp' 'icmp_ln402' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.20ns)   --->   "%t = add i32 %t_0_i, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:402->label_select_top.cpp:46]   --->   Operation 19 'add' 't' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln402, label %.exit, label %hls_label_2_begin" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:402->label_select_top.cpp:46]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_1_load = load i32* %i_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:409->label_select_top.cpp:46]   --->   Operation 21 'load' 'i_1_load' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.20ns)   --->   "%i = add i32 %i_1_load, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:409->label_select_top.cpp:46]   --->   Operation 22 'add' 'i' <Predicate = (!icmp_ln402)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.11ns)   --->   "%icmp_ln411 = icmp eq i32 %i, 5" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:411->label_select_top.cpp:46]   --->   Operation 23 'icmp' 'icmp_ln411' <Predicate = (!icmp_ln402)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln411, label %1, label %hls_label_2_begin.hls_label_2_end_crit_edge" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:411->label_select_top.cpp:46]   --->   Operation 24 'br' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.75ns)   --->   "store i32 %i, i32* %i_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:411->label_select_top.cpp:46]   --->   Operation 25 'store' <Predicate = (!icmp_ln402 & !icmp_ln411)> <Delay = 0.75>
ST_2 : Operation 26 [1/1] (0.75ns)   --->   "store i32 0, i32* %i_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:414->label_select_top.cpp:46]   --->   Operation 26 'store' <Predicate = (!icmp_ln402 & icmp_ln411)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:402->label_select_top.cpp:46]   --->   Operation 27 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:403->label_select_top.cpp:46]   --->   Operation 28 'specpipeline' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.16ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:405->label_select_top.cpp:46]   --->   Operation 29 'read' 'tmp_V' <Predicate = (!icmp_ln402)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_s = call i80 @_ssdm_op_BitConcatenate.i80.i16.i64(i16 %tmp_V, i64 %r_V)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:407->label_select_top.cpp:46]   --->   Operation 30 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:411->label_select_top.cpp:46]   --->   Operation 31 'br' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i80P(i80* %out_V_V, i80 %p_Result_s)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:413->label_select_top.cpp:46]   --->   Operation 32 'write' <Predicate = (icmp_ln411)> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:414->label_select_top.cpp:46]   --->   Operation 33 'br' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_i)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:415->label_select_top.cpp:46]   --->   Operation 34 'specregionend' 'empty_25' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %r_V, i32 16, i32 63)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:402->label_select_top.cpp:46]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 %tmp_V, i48 %tmp_2)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:402->label_select_top.cpp:46]   --->   Operation 36 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln402)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:402->label_select_top.cpp:46]   --->   Operation 37 'br' <Predicate = (!icmp_ln402)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [label_select_top.cpp:46]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.17ns
The critical path consists of the following:
	wire read on port 'numReps' [8]  (0 ns)
	fifo write on port 'numReps_out' (label_select_top.cpp:46) [10]  (2.17 ns)

 <State 2>: 2.31ns
The critical path consists of the following:
	'load' operation ('i_1_load', /home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:409->label_select_top.cpp:46) on local variable 'i' [23]  (0 ns)
	'add' operation ('i', /home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:409->label_select_top.cpp:46) [28]  (1.2 ns)
	'icmp' operation ('icmp_ln411', /home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:411->label_select_top.cpp:46) [29]  (1.11 ns)

 <State 3>: 4.33ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:405->label_select_top.cpp:46) [26]  (2.17 ns)
	fifo write on port 'out_V_V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:413->label_select_top.cpp:46) [35]  (2.17 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
