{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 19:01:48 2020 " "Info: Processing started: Fri Jun 05 19:01:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Master -c Master " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/master.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/master.v" { { "Info" "ISGN_ENTITY_NAME" "1 Master " "Info: Found entity 1: Master" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "UC_Master.v(48) " "Warning (10273): Verilog HDL warning at UC_Master.v(48): extended using \"x\" or \"z\"" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Start START UC_Master.v(4) " "Info (10281): Verilog HDL Declaration information at UC_Master.v(4): object \"Start\" differs only in case from object \"START\" in the same scope" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Pointer POINTER UC_Master.v(7) " "Info (10281): Verilog HDL Declaration information at UC_Master.v(7): object \"Pointer\" differs only in case from object \"POINTER\" in the same scope" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Error ERROR UC_Master.v(21) " "Info (10281): Verilog HDL Declaration information at UC_Master.v(21): object \"Error\" differs only in case from object \"ERROR\" in the same scope" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Repeat REPEAT UC_Master.v(10) " "Info (10281): Verilog HDL Declaration information at UC_Master.v(10): object \"Repeat\" differs only in case from object \"REPEAT\" in the same scope" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/uc_master.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/uc_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC_Master " "Info: Found entity 1: UC_Master" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/shift_srpl_master.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/shift_srpl_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_SRPL_master " "Info: Found entity 1: Shift_SRPL_master" {  } { { "../src/Shift_SRPL_master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Shift_SRPL_master.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/shift_plsr_master.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/shift_plsr_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_PLSR_master " "Info: Found entity 1: Shift_PLSR_master" {  } { { "../src/Shift_PLSR_master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Shift_PLSR_master.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/div_25.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/div_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_25 " "Info: Found entity 1: div_25" {  } { { "../src/div_25.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/div_25.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/div_5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/div_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_5 " "Info: Found entity 1: div_5" {  } { { "../src/div_5.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/div_5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/contador_rst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/contador_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador_rst " "Info: Found entity 1: Contador_rst" {  } { { "../src/Contador_rst.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Contador_rst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Master " "Info: Elaborating entity \"Master\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_25 div_25:div25 " "Info: Elaborating entity \"div_25\" for hierarchy \"div_25:div25\"" {  } { { "../src/Master.v" "div25" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_5 div_5:div5 " "Info: Elaborating entity \"div_5\" for hierarchy \"div_5:div5\"" {  } { { "../src/Master.v" "div5" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_rst Contador_rst:Contador_scl " "Info: Elaborating entity \"Contador_rst\" for hierarchy \"Contador_rst:Contador_scl\"" {  } { { "../src/Master.v" "Contador_scl" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_rst Contador_rst:Contador_clk " "Info: Elaborating entity \"Contador_rst\" for hierarchy \"Contador_rst:Contador_clk\"" {  } { { "../src/Master.v" "Contador_clk" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_PLSR_master Shift_PLSR_master:Shift_PLSR_master " "Info: Elaborating entity \"Shift_PLSR_master\" for hierarchy \"Shift_PLSR_master:Shift_PLSR_master\"" {  } { { "../src/Master.v" "Shift_PLSR_master" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_SRPL_master Shift_SRPL_master:Shift_SRPL_master " "Info: Elaborating entity \"Shift_SRPL_master\" for hierarchy \"Shift_SRPL_master:Shift_SRPL_master\"" {  } { { "../src/Master.v" "Shift_SRPL_master" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_Master UC_Master:UC_Master " "Info: Elaborating entity \"UC_Master\" for hierarchy \"UC_Master:UC_Master\"" {  } { { "../src/Master.v" "UC_Master" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Info: Ignored 1 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC_Master:UC_Master\|state~4 " "Info: Register \"UC_Master:UC_Master\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC_Master:UC_Master\|state~5 " "Info: Register \"UC_Master:UC_Master\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC_Master:UC_Master\|state~6 " "Info: Register \"UC_Master:UC_Master\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC_Master:UC_Master\|state~7 " "Info: Register \"UC_Master:UC_Master\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DSSD/ModelFuncional_ArnauQuintana/syn/Master.map.smsg " "Info: Generated suppressed messages file D:/DSSD/ModelFuncional_ArnauQuintana/syn/Master.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Info: Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Info: Implemented 36 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Info: Implemented 173 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 19:01:50 2020 " "Info: Processing ended: Fri Jun 05 19:01:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
