FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Support for Intel Camera Imaging ISP subsystem.
 * Copyright (c) 2015, Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
/* bench 25311.1.0 33a5c30fcfde */
/* bench 25311.1.1 08839777dec6 */
/* bench 25311.1.2 c1e50f456ac5 */
/* bench 25311.1.3 8a445e6b81c2 */
/* bench 25311.1.4 0498f5dc318e */
/* bench 25311.1.5 9352ce59e096 */
/* bench 25311.1.6 fc0b21cf1703 */
/* bench 25311.1.7 1095e36be161 */
/* bench 25311.1.8 d15b35da4415 */
/* bench 25311.1.9 251ce21bd0f6 */
/* bench 25311.1.10 a02eeccf04aa */
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

/* bench 9508.1.0 9e1f72baa019 */
/* bench 9508.1.1 46c23b51225a */
/* bench 9508.1.2 e651435a7649 */
/* bench 9508.1.3 a079234a406b */
/* bench 9508.1.4 3512fa04a0b1 */
/* bench 9508.1.5 590626f39694 */
#include <system_local.h>

#include <scalar_processor_2400_params.h>

#define SP_PMEM_WIDTH_LOG2		SP_PMEM_LOG_WIDTH_BITS
#define SP_PMEM_SIZE			SP_PMEM_DEPTH

#define SP_DMEM_SIZE			0x4000

/* SP Registers */
#define SP_PC_REG				0x09
#define SP_SC_REG				0x00
#define SP_START_ADDR_REG		0x01
#define SP_ICACHE_ADDR_REG		0x05
#define SP_IRQ_READY_REG		0x00
#define SP_IRQ_CLEAR_REG		0x00
#define SP_ICACHE_INV_REG		0x00
#define SP_CTRL_SINK_REG		0x0A

/* SP Register bits */
#define SP_RST_BIT			0x00
#define SP_START_BIT			0x01
#define SP_BREAK_BIT			0x02
#define SP_RUN_BIT			0x03
#define SP_BROKEN_BIT			0x04
#define SP_IDLE_BIT			0x05     /* READY */
#define SP_SLEEPING_BIT			0x06
#define SP_STALLING_BIT			0x07
#define SP_IRQ_CLEAR_BIT		0x08
#define SP_IRQ_READY_BIT		0x0A
#define SP_IRQ_SLEEPING_BIT		0x0B

#define SP_ICACHE_INV_BIT		0x0C
#define SP_IPREFETCH_EN_BIT		0x0D

#define SP_FIFO0_SINK_BIT		0x00
#define SP_FIFO1_SINK_BIT		0x01
#define SP_FIFO2_SINK_BIT		0x02
#define SP_FIFO3_SINK_BIT		0x03
#define SP_FIFO4_SINK_BIT		0x04
#define SP_FIFO5_SINK_BIT		0x05
#define SP_FIFO6_SINK_BIT		0x06
#define SP_FIFO7_SINK_BIT		0x07
#define SP_FIFO8_SINK_BIT		0x08
#define SP_FIFO9_SINK_BIT		0x09
#define SP_FIFOA_SINK_BIT		0x0A
#define SP_DMEM_SINK_BIT		0x0B
#define SP_CTRL_MT_SINK_BIT		0x0C
#define SP_ICACHE_MT_SINK_BIT	0x0D

#define SP_FIFO0_SINK_REG		0x0A
#define SP_FIFO1_SINK_REG		0x0A
#define SP_FIFO2_SINK_REG		0x0A
#define SP_FIFO3_SINK_REG		0x0A
#define SP_FIFO4_SINK_REG		0x0A
#define SP_FIFO5_SINK_REG		0x0A
#define SP_FIFO6_SINK_REG		0x0A
#define SP_FIFO7_SINK_REG		0x0A
#define SP_FIFO8_SINK_REG		0x0A
#define SP_FIFO9_SINK_REG		0x0A
/* bench 9461.2.0 7cfa70bcad5f */
/* bench 9461.2.1 e1107572a96a */
/* bench 9461.2.2 fc998b7264cc */
/* bench 9461.2.3 01e7edd52bdd */
/* bench 9461.2.4 8d4bf4072e77 */
/* bench 9461.2.5 f6baf2f72d6e */
/* bench 9461.2.6 0f2fa975bcb3 */
/* bench 9461.2.7 c7185a9daac4 */
/* bench 9461.2.8 d77fd0d6dc23 */
#define SP_CTRL_MT_SINK_REG		0x0A
#define SP_ICACHE_MT_SINK_REG	0x0A

#endif /* __SP_GLOBAL_H_INCLUDED__ */
