##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Frame_CLK
		4.2::Critical Path Report for I2C_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (I2C_CLK:R vs. I2C_CLK:R)
		5.2::Critical Path Report for (Frame_CLK:R vs. Frame_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 
Clock: Frame_CLK     | Frequency: 63.50 MHz  | Target: 0.00 MHz   | 
Clock: I2C_CLK       | Frequency: 56.30 MHz  | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Frame_CLK     Frame_CLK      1e+009           999984253   N/A              N/A         N/A              N/A         N/A              N/A         
I2C_CLK       I2C_CLK        1e+008           99982237    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
SPI_CLK(0)_PAD   23796         I2C_CLK:R         
SPI_DATA(0)_PAD  34080         I2C_CLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Frame_CLK
***************************************
Clock: Frame_CLK
Frequency: 63.50 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Frame_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Frame_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Frame_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999984253p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Frame_CLK:R#1 vs. Frame_CLK:R#2)   1000000000
- Setup time                                            -4230
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2887   6387  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11517  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11517  999984253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for I2C_CLK
*************************************
Clock: I2C_CLK
Frequency: 56.30 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \Spi_LED_Chain:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \Spi_LED_Chain:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 99982237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14253
-------------------------------------   ----- 
End-of-path arrival time (ps)           14253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/so_comb          datapathcell3   5360   5360  99982237  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      3259   8619  99982237  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  11969  99982237  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg\/main_0        macrocell15     2284  14253  99982237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg\/clock_0                 macrocell15         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (I2C_CLK:R vs. I2C_CLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \Spi_LED_Chain:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \Spi_LED_Chain:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 99982237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14253
-------------------------------------   ----- 
End-of-path arrival time (ps)           14253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/so_comb          datapathcell3   5360   5360  99982237  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      3259   8619  99982237  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  11969  99982237  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg\/main_0        macrocell15     2284  14253  99982237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg\/clock_0                 macrocell15         0      0  RISE       1


5.2::Critical Path Report for (Frame_CLK:R vs. Frame_CLK:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Frame_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Frame_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Frame_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999984253p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Frame_CLK:R#1 vs. Frame_CLK:R#2)   1000000000
- Setup time                                            -4230
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2887   6387  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11517  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11517  999984253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \Spi_LED_Chain:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \Spi_LED_Chain:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 99982237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14253
-------------------------------------   ----- 
End-of-path arrival time (ps)           14253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/so_comb          datapathcell3   5360   5360  99982237  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      3259   8619  99982237  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  11969  99982237  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg\/main_0        macrocell15     2284  14253  99982237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \Spi_LED_Chain:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \Spi_LED_Chain:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 99982246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14244
-------------------------------------   ----- 
End-of-path arrival time (ps)           14244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/so_comb            datapathcell3   5360   5360  99982237  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell9      3252   8612  99982246  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg_split_1\/q       macrocell9      3350  11962  99982246  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg\/main_1          macrocell15     2282  14244  99982246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:mosi_pre_reg\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_3
Path End       : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock
Path slack     : 99985256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -2850
--------------------------------------------   --------- 
End-of-path required time (ps)                  99997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_3   count7cell      1940   1940  99985256  RISE       1
\Spi_LED_Chain:BSPIM:load_rx_data\/main_1  macrocell3      4310   6250  99985256  RISE       1
\Spi_LED_Chain:BSPIM:load_rx_data\/q       macrocell3      3350   9600  99985256  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/f1_load    datapathcell3   2294  11894  99985256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \Spi_LED_Chain:BSPIM:RxStsReg\/status_6
Capture Clock  : \Spi_LED_Chain:BSPIM:RxStsReg\/clock
Path slack     : 99987149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12351
-------------------------------------   ----- 
End-of-path arrival time (ps)           12351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  99987149  RISE       1
\Spi_LED_Chain:BSPIM:rx_status_6\/main_5          macrocell7      3106   6686  99987149  RISE       1
\Spi_LED_Chain:BSPIM:rx_status_6\/q               macrocell7      3350  10036  99987149  RISE       1
\Spi_LED_Chain:BSPIM:RxStsReg\/status_6           statusicell3    2315  12351  99987149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:RxStsReg\/clock                       statusicell3        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_3
Path End       : \Spi_LED_Chain:BSPIM:TxStsReg\/status_3
Capture Clock  : \Spi_LED_Chain:BSPIM:TxStsReg\/clock
Path slack     : 99987573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11927
-------------------------------------   ----- 
End-of-path arrival time (ps)           11927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_3   count7cell     1940   1940  99985256  RISE       1
\Spi_LED_Chain:BSPIM:load_rx_data\/main_1  macrocell3     4310   6250  99985256  RISE       1
\Spi_LED_Chain:BSPIM:load_rx_data\/q       macrocell3     3350   9600  99985256  RISE       1
\Spi_LED_Chain:BSPIM:TxStsReg\/status_3    statusicell2   2328  11927  99987573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:TxStsReg\/clock                       statusicell2        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_0\/q
Path End       : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock
Path slack     : 99987891p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_0\/q            macrocell12     1250   1250  99986188  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell3   4849   6099  99987891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \Spi_LED_Chain:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \Spi_LED_Chain:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 99987892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8598
-------------------------------------   ---- 
End-of-path arrival time (ps)           8598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/so_comb   datapathcell3   5360   5360  99982237  RISE       1
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/main_3  macrocell14     3238   8598  99987892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \Spi_LED_Chain:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \Spi_LED_Chain:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 99987892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8598
-------------------------------------   ---- 
End-of-path arrival time (ps)           8598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/so_comb        datapathcell3   5360   5360  99982237  RISE       1
\Spi_LED_Chain:BSPIM:mosi_from_dp_reg\/main_0  macrocell17     3238   8598  99987892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:mosi_from_dp_reg\/clock_0             macrocell17         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_1\/q
Path End       : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock
Path slack     : 99988034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_1\/q            macrocell11     1250   1250  99986046  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell3   4706   5956  99988034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_1\/q
Path End       : Net_113/main_1
Capture Clock  : Net_113/clock_0
Path slack     : 99988040p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8450
-------------------------------------   ---- 
End-of-path arrival time (ps)           8450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_1\/q  macrocell11   1250   1250  99986046  RISE       1
Net_113/main_1                   macrocell13   7200   8450  99988040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \Spi_LED_Chain:BSPIM:state_1\/main_8
Capture Clock  : \Spi_LED_Chain:BSPIM:state_1\/clock_0
Path slack     : 99988338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8152
-------------------------------------   ---- 
End-of-path arrival time (ps)           8152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  99988338  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/main_8              macrocell11     4572   8152  99988338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \Spi_LED_Chain:BSPIM:state_2\/main_8
Capture Clock  : \Spi_LED_Chain:BSPIM:state_2\/clock_0
Path slack     : 99988349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  99988338  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/main_8              macrocell10     4561   8141  99988349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \Spi_LED_Chain:BSPIM:state_0\/main_8
Capture Clock  : \Spi_LED_Chain:BSPIM:state_0\/clock_0
Path slack     : 99988349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8141
-------------------------------------   ---- 
End-of-path arrival time (ps)           8141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  99988338  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/main_8              macrocell12     4561   8141  99988349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_1\/q
Path End       : \Spi_LED_Chain:BSPIM:TxStsReg\/status_0
Capture Clock  : \Spi_LED_Chain:BSPIM:TxStsReg\/clock
Path slack     : 99988402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11098
-------------------------------------   ----- 
End-of-path arrival time (ps)           11098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_1\/q           macrocell11    1250   1250  99986046  RISE       1
\Spi_LED_Chain:BSPIM:tx_status_0\/main_1  macrocell5     3562   4812  99988402  RISE       1
\Spi_LED_Chain:BSPIM:tx_status_0\/q       macrocell5     3350   8162  99988402  RISE       1
\Spi_LED_Chain:BSPIM:TxStsReg\/status_0   statusicell2   2937  11098  99988402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:TxStsReg\/clock                       statusicell2        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_1\/q
Path End       : Net_74/main_1
Capture Clock  : Net_74/clock_0
Path slack     : 99988581p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_1\/q  macrocell11   1250   1250  99986046  RISE       1
Net_74/main_1                    macrocell20   6659   7909  99988581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell20         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_2\/q
Path End       : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock
Path slack     : 99988848p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_2\/q            macrocell10     1250   1250  99986063  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell3   3892   5142  99988848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:sR8:Dp:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_1\/q
Path End       : \Spi_LED_Chain:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \Spi_LED_Chain:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 99988979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7511
-------------------------------------   ---- 
End-of-path arrival time (ps)           7511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_1\/q           macrocell11   1250   1250  99986046  RISE       1
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/main_1  macrocell14   6261   7511  99988979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_0\/q
Path End       : \Spi_LED_Chain:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \Spi_LED_Chain:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 99989155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_0\/q           macrocell12   1250   1250  99986188  RISE       1
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/main_2  macrocell14   6085   7335  99989155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_0\/q
Path End       : Net_74/main_2
Capture Clock  : Net_74/clock_0
Path slack     : 99989167p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_0\/q  macrocell12   1250   1250  99986188  RISE       1
Net_74/main_2                    macrocell20   6073   7323  99989167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell20         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_0\/q
Path End       : Net_113/main_2
Capture Clock  : Net_113/clock_0
Path slack     : 99989176p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_0\/q  macrocell12   1250   1250  99986188  RISE       1
Net_113/main_2                   macrocell13   6064   7314  99989176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_2\/q
Path End       : \Spi_LED_Chain:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \Spi_LED_Chain:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 99989202p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_2\/q           macrocell10   1250   1250  99986063  RISE       1
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/main_0  macrocell14   6038   7288  99989202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_2\/q
Path End       : Net_74/main_0
Capture Clock  : Net_74/clock_0
Path slack     : 99989216p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_2\/q  macrocell10   1250   1250  99986063  RISE       1
Net_74/main_0                    macrocell20   6024   7274  99989216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_2\/q
Path End       : Net_113/main_0
Capture Clock  : Net_113/clock_0
Path slack     : 99989222p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           7268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_2\/q  macrocell10   1250   1250  99986063  RISE       1
Net_113/main_0                   macrocell13   6018   7268  99989222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:cnt_enable\/q
Path End       : \Spi_LED_Chain:BSPIM:BitCounter\/enable
Capture Clock  : \Spi_LED_Chain:BSPIM:BitCounter\/clock
Path slack     : 99989921p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -4060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6019
-------------------------------------   ---- 
End-of-path arrival time (ps)           6019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:cnt_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:cnt_enable\/q       macrocell19   1250   1250  99989921  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/enable  count7cell    4769   6019  99989921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_3
Path End       : \Spi_LED_Chain:BSPIM:load_cond\/main_4
Capture Clock  : \Spi_LED_Chain:BSPIM:load_cond\/clock_0
Path slack     : 99990240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6250
-------------------------------------   ---- 
End-of-path arrival time (ps)           6250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_3  count7cell    1940   1940  99985256  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/main_4    macrocell16   4310   6250  99990240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_0
Path End       : \Spi_LED_Chain:BSPIM:load_cond\/main_7
Capture Clock  : \Spi_LED_Chain:BSPIM:load_cond\/clock_0
Path slack     : 99990263p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_0  count7cell    1940   1940  99985279  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/main_7    macrocell16   4287   6227  99990263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_0\/q
Path End       : \Spi_LED_Chain:BSPIM:load_cond\/main_2
Capture Clock  : \Spi_LED_Chain:BSPIM:load_cond\/clock_0
Path slack     : 99990397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_0\/q         macrocell12   1250   1250  99986188  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/main_2  macrocell16   4843   6093  99990397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_0\/q
Path End       : \Spi_LED_Chain:BSPIM:cnt_enable\/main_2
Capture Clock  : \Spi_LED_Chain:BSPIM:cnt_enable\/clock_0
Path slack     : 99990400p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_0\/q          macrocell12   1250   1250  99986188  RISE       1
\Spi_LED_Chain:BSPIM:cnt_enable\/main_2  macrocell19   4840   6090  99990400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:cnt_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_2\/q
Path End       : \Spi_LED_Chain:BSPIM:load_cond\/main_0
Capture Clock  : \Spi_LED_Chain:BSPIM:load_cond\/clock_0
Path slack     : 99990442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_2\/q         macrocell10   1250   1250  99986063  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/main_0  macrocell16   4798   6048  99990442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_2\/q
Path End       : \Spi_LED_Chain:BSPIM:cnt_enable\/main_0
Capture Clock  : \Spi_LED_Chain:BSPIM:cnt_enable\/clock_0
Path slack     : 99990444p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_2\/q          macrocell10   1250   1250  99986063  RISE       1
\Spi_LED_Chain:BSPIM:cnt_enable\/main_0  macrocell19   4796   6046  99990444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:cnt_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_1
Path End       : \Spi_LED_Chain:BSPIM:load_cond\/main_6
Capture Clock  : \Spi_LED_Chain:BSPIM:load_cond\/clock_0
Path slack     : 99990534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_1  count7cell    1940   1940  99985550  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/main_6    macrocell16   4016   5956  99990534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_1\/q
Path End       : \Spi_LED_Chain:BSPIM:cnt_enable\/main_1
Capture Clock  : \Spi_LED_Chain:BSPIM:cnt_enable\/clock_0
Path slack     : 99990547p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_1\/q          macrocell11   1250   1250  99986046  RISE       1
\Spi_LED_Chain:BSPIM:cnt_enable\/main_1  macrocell19   4693   5943  99990547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:cnt_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_4
Path End       : \Spi_LED_Chain:BSPIM:load_cond\/main_3
Capture Clock  : \Spi_LED_Chain:BSPIM:load_cond\/clock_0
Path slack     : 99990549p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_4  count7cell    1940   1940  99985498  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/main_3    macrocell16   4001   5941  99990549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_2
Path End       : \Spi_LED_Chain:BSPIM:load_cond\/main_5
Capture Clock  : \Spi_LED_Chain:BSPIM:load_cond\/clock_0
Path slack     : 99990566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_2  count7cell    1940   1940  99985513  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/main_5    macrocell16   3984   5924  99990566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_1\/q
Path End       : \Spi_LED_Chain:BSPIM:load_cond\/main_1
Capture Clock  : \Spi_LED_Chain:BSPIM:load_cond\/clock_0
Path slack     : 99990764p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_1\/q         macrocell11   1250   1250  99986046  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/main_1  macrocell16   4476   5726  99990764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_3
Path End       : \Spi_LED_Chain:BSPIM:state_1\/main_4
Capture Clock  : \Spi_LED_Chain:BSPIM:state_1\/clock_0
Path slack     : 99991092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_3  count7cell    1940   1940  99985256  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/main_4      macrocell11   3458   5398  99991092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_3
Path End       : \Spi_LED_Chain:BSPIM:ld_ident\/main_4
Capture Clock  : \Spi_LED_Chain:BSPIM:ld_ident\/clock_0
Path slack     : 99991092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_3  count7cell    1940   1940  99985256  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/main_4     macrocell18   3458   5398  99991092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_1
Path End       : \Spi_LED_Chain:BSPIM:state_1\/main_6
Capture Clock  : \Spi_LED_Chain:BSPIM:state_1\/clock_0
Path slack     : 99991101p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_1  count7cell    1940   1940  99985550  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/main_6      macrocell11   3449   5389  99991101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_1
Path End       : \Spi_LED_Chain:BSPIM:ld_ident\/main_6
Capture Clock  : \Spi_LED_Chain:BSPIM:ld_ident\/clock_0
Path slack     : 99991101p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_1  count7cell    1940   1940  99985550  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/main_6     macrocell18   3449   5389  99991101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_1
Path End       : \Spi_LED_Chain:BSPIM:state_2\/main_6
Capture Clock  : \Spi_LED_Chain:BSPIM:state_2\/clock_0
Path slack     : 99991110p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_1  count7cell    1940   1940  99985550  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/main_6      macrocell10   3440   5380  99991110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_1
Path End       : \Spi_LED_Chain:BSPIM:state_0\/main_6
Capture Clock  : \Spi_LED_Chain:BSPIM:state_0\/clock_0
Path slack     : 99991110p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_1  count7cell    1940   1940  99985550  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/main_6      macrocell12   3440   5380  99991110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_0
Path End       : \Spi_LED_Chain:BSPIM:state_1\/main_7
Capture Clock  : \Spi_LED_Chain:BSPIM:state_1\/clock_0
Path slack     : 99991124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_0  count7cell    1940   1940  99985279  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/main_7      macrocell11   3426   5366  99991124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_0
Path End       : \Spi_LED_Chain:BSPIM:ld_ident\/main_7
Capture Clock  : \Spi_LED_Chain:BSPIM:ld_ident\/clock_0
Path slack     : 99991124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_0  count7cell    1940   1940  99985279  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/main_7     macrocell18   3426   5366  99991124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_4
Path End       : \Spi_LED_Chain:BSPIM:state_1\/main_3
Capture Clock  : \Spi_LED_Chain:BSPIM:state_1\/clock_0
Path slack     : 99991132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_4  count7cell    1940   1940  99985498  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/main_3      macrocell11   3418   5358  99991132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_4
Path End       : \Spi_LED_Chain:BSPIM:ld_ident\/main_3
Capture Clock  : \Spi_LED_Chain:BSPIM:ld_ident\/clock_0
Path slack     : 99991132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_4  count7cell    1940   1940  99985498  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/main_3     macrocell18   3418   5358  99991132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_0
Path End       : \Spi_LED_Chain:BSPIM:state_2\/main_7
Capture Clock  : \Spi_LED_Chain:BSPIM:state_2\/clock_0
Path slack     : 99991138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_0  count7cell    1940   1940  99985279  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/main_7      macrocell10   3412   5352  99991138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_0
Path End       : \Spi_LED_Chain:BSPIM:state_0\/main_7
Capture Clock  : \Spi_LED_Chain:BSPIM:state_0\/clock_0
Path slack     : 99991138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_0  count7cell    1940   1940  99985279  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/main_7      macrocell12   3412   5352  99991138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_2
Path End       : \Spi_LED_Chain:BSPIM:state_1\/main_5
Capture Clock  : \Spi_LED_Chain:BSPIM:state_1\/clock_0
Path slack     : 99991140p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_2  count7cell    1940   1940  99985513  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/main_5      macrocell11   3410   5350  99991140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_2
Path End       : \Spi_LED_Chain:BSPIM:ld_ident\/main_5
Capture Clock  : \Spi_LED_Chain:BSPIM:ld_ident\/clock_0
Path slack     : 99991140p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_2  count7cell    1940   1940  99985513  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/main_5     macrocell18   3410   5350  99991140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_2
Path End       : \Spi_LED_Chain:BSPIM:state_2\/main_5
Capture Clock  : \Spi_LED_Chain:BSPIM:state_2\/clock_0
Path slack     : 99991157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_2  count7cell    1940   1940  99985513  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/main_5      macrocell10   3393   5333  99991157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_2
Path End       : \Spi_LED_Chain:BSPIM:state_0\/main_5
Capture Clock  : \Spi_LED_Chain:BSPIM:state_0\/clock_0
Path slack     : 99991157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_2  count7cell    1940   1940  99985513  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/main_5      macrocell12   3393   5333  99991157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_3
Path End       : \Spi_LED_Chain:BSPIM:state_2\/main_4
Capture Clock  : \Spi_LED_Chain:BSPIM:state_2\/clock_0
Path slack     : 99991398p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_3  count7cell    1940   1940  99985256  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/main_4      macrocell10   3152   5092  99991398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_3
Path End       : \Spi_LED_Chain:BSPIM:state_0\/main_4
Capture Clock  : \Spi_LED_Chain:BSPIM:state_0\/clock_0
Path slack     : 99991398p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_3  count7cell    1940   1940  99985256  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/main_4      macrocell12   3152   5092  99991398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_4
Path End       : \Spi_LED_Chain:BSPIM:state_2\/main_3
Capture Clock  : \Spi_LED_Chain:BSPIM:state_2\/clock_0
Path slack     : 99991425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_4  count7cell    1940   1940  99985498  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/main_3      macrocell10   3125   5065  99991425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:BitCounter\/count_4
Path End       : \Spi_LED_Chain:BSPIM:state_0\/main_3
Capture Clock  : \Spi_LED_Chain:BSPIM:state_0\/clock_0
Path slack     : 99991425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:BitCounter\/count_4  count7cell    1940   1940  99985498  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/main_3      macrocell12   3125   5065  99991425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_1\/q
Path End       : \Spi_LED_Chain:BSPIM:state_2\/main_1
Capture Clock  : \Spi_LED_Chain:BSPIM:state_2\/clock_0
Path slack     : 99991678p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_1\/q       macrocell11   1250   1250  99986046  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/main_1  macrocell10   3562   4812  99991678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_1\/q
Path End       : \Spi_LED_Chain:BSPIM:state_0\/main_1
Capture Clock  : \Spi_LED_Chain:BSPIM:state_0\/clock_0
Path slack     : 99991678p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_1\/q       macrocell11   1250   1250  99986046  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/main_1  macrocell12   3562   4812  99991678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_2\/q
Path End       : \Spi_LED_Chain:BSPIM:state_2\/main_0
Capture Clock  : \Spi_LED_Chain:BSPIM:state_2\/clock_0
Path slack     : 99991693p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_2\/q       macrocell10   1250   1250  99986063  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/main_0  macrocell10   3547   4797  99991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_2\/q
Path End       : \Spi_LED_Chain:BSPIM:state_0\/main_0
Capture Clock  : \Spi_LED_Chain:BSPIM:state_0\/clock_0
Path slack     : 99991693p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_2\/q       macrocell10   1250   1250  99986063  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/main_0  macrocell12   3547   4797  99991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_2\/q
Path End       : \Spi_LED_Chain:BSPIM:state_1\/main_0
Capture Clock  : \Spi_LED_Chain:BSPIM:state_1\/clock_0
Path slack     : 99991700p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_2\/q       macrocell10   1250   1250  99986063  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/main_0  macrocell11   3540   4790  99991700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_2\/q
Path End       : \Spi_LED_Chain:BSPIM:ld_ident\/main_0
Capture Clock  : \Spi_LED_Chain:BSPIM:ld_ident\/clock_0
Path slack     : 99991700p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_2\/q        macrocell10   1250   1250  99986063  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/main_0  macrocell18   3540   4790  99991700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_1\/q
Path End       : \Spi_LED_Chain:BSPIM:state_1\/main_1
Capture Clock  : \Spi_LED_Chain:BSPIM:state_1\/clock_0
Path slack     : 99991793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_1\/q       macrocell11   1250   1250  99986046  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/main_1  macrocell11   3447   4697  99991793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_1\/q
Path End       : \Spi_LED_Chain:BSPIM:ld_ident\/main_1
Capture Clock  : \Spi_LED_Chain:BSPIM:ld_ident\/clock_0
Path slack     : 99991793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_1\/q        macrocell11   1250   1250  99986046  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/main_1  macrocell18   3447   4697  99991793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_0\/q
Path End       : \Spi_LED_Chain:BSPIM:state_2\/main_2
Capture Clock  : \Spi_LED_Chain:BSPIM:state_2\/clock_0
Path slack     : 99991817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_0\/q       macrocell12   1250   1250  99986188  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/main_2  macrocell10   3423   4673  99991817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_0\/q
Path End       : \Spi_LED_Chain:BSPIM:state_0\/main_2
Capture Clock  : \Spi_LED_Chain:BSPIM:state_0\/clock_0
Path slack     : 99991817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_0\/q       macrocell12   1250   1250  99986188  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/main_2  macrocell12   3423   4673  99991817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_0\/q
Path End       : \Spi_LED_Chain:BSPIM:state_1\/main_2
Capture Clock  : \Spi_LED_Chain:BSPIM:state_1\/clock_0
Path slack     : 99991823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_0\/q       macrocell12   1250   1250  99986188  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/main_2  macrocell11   3417   4667  99991823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:state_0\/q
Path End       : \Spi_LED_Chain:BSPIM:ld_ident\/main_2
Capture Clock  : \Spi_LED_Chain:BSPIM:ld_ident\/clock_0
Path slack     : 99991823p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:state_0\/q        macrocell12   1250   1250  99986188  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/main_2  macrocell18   3417   4667  99991823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:ld_ident\/q
Path End       : \Spi_LED_Chain:BSPIM:state_1\/main_9
Capture Clock  : \Spi_LED_Chain:BSPIM:state_1\/clock_0
Path slack     : 99992049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:ld_ident\/q      macrocell18   1250   1250  99986414  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/main_9  macrocell11   3191   4441  99992049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:ld_ident\/q
Path End       : \Spi_LED_Chain:BSPIM:ld_ident\/main_8
Capture Clock  : \Spi_LED_Chain:BSPIM:ld_ident\/clock_0
Path slack     : 99992049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:ld_ident\/q       macrocell18   1250   1250  99986414  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/main_8  macrocell18   3191   4441  99992049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:ld_ident\/q
Path End       : \Spi_LED_Chain:BSPIM:state_2\/main_9
Capture Clock  : \Spi_LED_Chain:BSPIM:state_2\/clock_0
Path slack     : 99992050p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:ld_ident\/q      macrocell18   1250   1250  99986414  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/main_9  macrocell10   3190   4440  99992050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_2\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:ld_ident\/q
Path End       : \Spi_LED_Chain:BSPIM:state_0\/main_9
Capture Clock  : \Spi_LED_Chain:BSPIM:state_0\/clock_0
Path slack     : 99992050p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:ld_ident\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:ld_ident\/q      macrocell18   1250   1250  99986414  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/main_9  macrocell12   3190   4440  99992050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:cnt_enable\/q
Path End       : \Spi_LED_Chain:BSPIM:cnt_enable\/main_3
Capture Clock  : \Spi_LED_Chain:BSPIM:cnt_enable\/clock_0
Path slack     : 99992059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:cnt_enable\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:cnt_enable\/q       macrocell19   1250   1250  99989921  RISE       1
\Spi_LED_Chain:BSPIM:cnt_enable\/main_3  macrocell19   3181   4431  99992059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:cnt_enable\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:mosi_hs_reg\/q
Path End       : \Spi_LED_Chain:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \Spi_LED_Chain:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 99992652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/q       macrocell14   1250   1250  99992652  RISE       1
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/main_4  macrocell14   2588   3838  99992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:load_cond\/q
Path End       : \Spi_LED_Chain:BSPIM:load_cond\/main_8
Capture Clock  : \Spi_LED_Chain:BSPIM:load_cond\/clock_0
Path slack     : 99992932p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:load_cond\/q       macrocell16   1250   1250  99992932  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/main_8  macrocell16   2308   3558  99992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:load_cond\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_113/q
Path End       : Net_113/main_3
Capture Clock  : Net_113/clock_0
Path slack     : 99992941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell13         0      0  RISE       1

Data path
pin name        model name   delay     AT     slack  edge  Fanout
--------------  -----------  -----  -----  --------  ----  ------
Net_113/q       macrocell13   1250   1250  99992941  RISE       1
Net_113/main_3  macrocell13   2299   3549  99992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_74/q
Path End       : Net_74/main_3
Capture Clock  : Net_74/clock_0
Path slack     : 99992952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell20         0      0  RISE       1

Data path
pin name       model name   delay     AT     slack  edge  Fanout
-------------  -----------  -----  -----  --------  ----  ------
Net_74/q       macrocell20   1250   1250  99992952  RISE       1
Net_74/main_3  macrocell20   2288   3538  99992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_74/clock_0                                             macrocell20         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Spi_LED_Chain:BSPIM:mosi_from_dp_reg\/q
Path End       : \Spi_LED_Chain:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \Spi_LED_Chain:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 99992954p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (I2C_CLK:R#1 vs. I2C_CLK:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:mosi_from_dp_reg\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Spi_LED_Chain:BSPIM:mosi_from_dp_reg\/q  macrocell17   1250   1250  99992954  RISE       1
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/main_5  macrocell14   2286   3536  99992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Spi_LED_Chain:BSPIM:mosi_hs_reg\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Frame_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Frame_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Frame_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999984253p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Frame_CLK:R#1 vs. Frame_CLK:R#2)   1000000000
- Setup time                                            -4230
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2887   6387  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11517  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11517  999984253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell2       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Frame_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Frame_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Frame_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999987434p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Frame_CLK:R#1 vs. Frame_CLK:R#2)   1000000000
- Setup time                                             -500
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12066
-------------------------------------   ----- 
End-of-path arrival time (ps)           12066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT      slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1    760    760  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0    760  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2740   3500  999984253  RISE       1
\Frame_Timer:TimerUDB:status_tc\/main_1         macrocell2      2904   6404  999987434  RISE       1
\Frame_Timer:TimerUDB:status_tc\/q              macrocell2      3350   9754  999987434  RISE       1
\Frame_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2312  12066  999987434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Frame_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Frame_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Frame_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987553p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Frame_CLK:R#1 vs. Frame_CLK:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2887   6387  999987553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Frame_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Frame_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Frame_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987555p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Frame_CLK:R#1 vs. Frame_CLK:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT      slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  999984253  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   2885   6385  999987555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell2       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Frame_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Frame_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Frame_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999989827p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Frame_CLK:R#1 vs. Frame_CLK:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Frame_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999986530  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   2903   4113  999989827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell2       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Frame_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Frame_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Frame_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999989830p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Frame_CLK:R#1 vs. Frame_CLK:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Frame_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999986530  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   2900   4110  999989830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Frame_Timer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell1       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

