

================================================================
== Vitis HLS Report for 'FIR_HLS_Pipeline_VITIS_LOOP_65_1'
================================================================
* Date:           Tue Nov  4 00:15:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_1  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y_3 = alloca i32 1"   --->   Operation 5 'alloca' 'y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_accu32 = alloca i32 1" [FIR_HLS.cpp:59->FIR_HLS.cpp:32]   --->   Operation 6 'alloca' 'FIR_accu32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln65 = store i3 0, i3 %i" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 8 'store' 'store_ln65' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln59 = store i32 0, i32 %FIR_accu32" [FIR_HLS.cpp:59->FIR_HLS.cpp:32]   --->   Operation 9 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %y_3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_4 = load i3 %i" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 12 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%icmp_ln65 = icmp_eq  i3 %i_4, i3 5" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 13 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%add_ln65 = add i3 %i_4, i3 1" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 14 'add' 'add_ln65' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.body.i.split, void %for.inc19.i.preheader.exitStub" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 15 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i3 %i_4" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 16 'zext' 'zext_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.67ns)   --->   "%sub_ln66 = sub i3 4, i3 %i_4" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 17 'sub' 'sub_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %sub_ln66" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 18 'zext' 'zext_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%H_filter_FIR_int_41_addr = getelementptr i32 %H_filter_FIR_int_41, i64 0, i64 %zext_ln66" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 19 'getelementptr' 'H_filter_FIR_int_41_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%H_filter_FIR_int_41_load = load i3 %H_filter_FIR_int_41_addr" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 20 'load' 'H_filter_FIR_int_41_load' <Predicate = (!icmp_ln65)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_FIR_dec_int_41_addr = getelementptr i15 %b_FIR_dec_int_41, i64 0, i64 %zext_ln65" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 21 'getelementptr' 'b_FIR_dec_int_41_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%b_FIR_dec_int_41_load = load i3 %b_FIR_dec_int_41_addr" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 22 'load' 'b_FIR_dec_int_41_load' <Predicate = (!icmp_ln65)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 5> <ROM>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln65 = store i3 %add_ln65, i3 %i" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 23 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%y_3_load = load i14 %y_3"   --->   Operation 41 'load' 'y_3_load' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %y_3_out, i14 %y_3_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln65)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.61>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%FIR_accu32_load = load i32 %FIR_accu32" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 24 'load' 'FIR_accu32_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:59->FIR_HLS.cpp:32]   --->   Operation 25 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [FIR_HLS.cpp:59->FIR_HLS.cpp:32]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 27 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:0.67ns O:0.67ns )   --->   "%H_filter_FIR_int_41_load = load i3 %H_filter_FIR_int_41_addr" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 28 'load' 'H_filter_FIR_int_41_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i32 %H_filter_FIR_int_41_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 29 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] ( I:0.67ns O:0.67ns )   --->   "%b_FIR_dec_int_41_load = load i3 %b_FIR_dec_int_41_addr" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 30 'load' 'b_FIR_dec_int_41_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 5> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i15 %b_FIR_dec_int_41_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 31 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.42ns)   --->   "%mul_ln66 = mul i46 %sext_ln66, i46 %sext_ln66_1" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 32 'mul' 'mul_ln66' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %FIR_accu32_load, i16 0" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 33 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i46 %mul_ln66" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 34 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.09ns)   --->   "%add_ln66 = add i48 %shl_ln2, i48 %sext_ln66_2" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 35 'add' 'add_ln66' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%FIR_accu32_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln66, i32 16, i32 47" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 36 'partselect' 'FIR_accu32_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i14 @_ssdm_op_PartSelect.i14.i48.i32.i32, i48 %add_ln66, i32 31, i32 44" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 37 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln59 = store i32 %FIR_accu32_1, i32 %FIR_accu32" [FIR_HLS.cpp:59->FIR_HLS.cpp:32]   --->   Operation 38 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln65 = store i14 %trunc_ln2, i14 %y_3" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 39 'store' 'store_ln65' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.body.i" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 40 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ H_filter_FIR_int_41]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_FIR_dec_int_41]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_3                      (alloca           ) [ 011]
FIR_accu32               (alloca           ) [ 011]
i                        (alloca           ) [ 010]
store_ln65               (store            ) [ 000]
store_ln59               (store            ) [ 000]
store_ln0                (store            ) [ 000]
br_ln0                   (br               ) [ 000]
i_4                      (load             ) [ 000]
icmp_ln65                (icmp             ) [ 010]
add_ln65                 (add              ) [ 000]
br_ln65                  (br               ) [ 000]
zext_ln65                (zext             ) [ 000]
sub_ln66                 (sub              ) [ 000]
zext_ln66                (zext             ) [ 000]
H_filter_FIR_int_41_addr (getelementptr    ) [ 011]
b_FIR_dec_int_41_addr    (getelementptr    ) [ 011]
store_ln65               (store            ) [ 000]
FIR_accu32_load          (load             ) [ 000]
specpipeline_ln59        (specpipeline     ) [ 000]
speclooptripcount_ln59   (speclooptripcount) [ 000]
specloopname_ln65        (specloopname     ) [ 000]
H_filter_FIR_int_41_load (load             ) [ 000]
sext_ln66                (sext             ) [ 000]
b_FIR_dec_int_41_load    (load             ) [ 000]
sext_ln66_1              (sext             ) [ 000]
mul_ln66                 (mul              ) [ 000]
shl_ln2                  (bitconcatenate   ) [ 000]
sext_ln66_2              (sext             ) [ 000]
add_ln66                 (add              ) [ 000]
FIR_accu32_1             (partselect       ) [ 000]
trunc_ln2                (partselect       ) [ 000]
store_ln59               (store            ) [ 000]
store_ln65               (store            ) [ 000]
br_ln65                  (br               ) [ 000]
y_3_load                 (load             ) [ 000]
write_ln0                (write            ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_3_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="H_filter_FIR_int_41">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR_int_41"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_FIR_dec_int_41">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i14P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="y_3_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_3/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="FIR_accu32_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FIR_accu32/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="14" slack="0"/>
<pin id="69" dir="0" index="2" bw="14" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="H_filter_FIR_int_41_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_filter_FIR_int_41_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_filter_FIR_int_41_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="b_FIR_dec_int_41_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="15" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_FIR_dec_int_41_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_FIR_dec_int_41_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="mul_ln66_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="15" slack="0"/>
<pin id="102" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln66/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln65_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="3" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln59_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="14" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_4_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln65_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="3" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln65_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln65_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sub_ln66_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln66_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln65_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="3" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="FIR_accu32_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_accu32_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln66_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln66_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="15" slack="0"/>
<pin id="164" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="shl_ln2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="48" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sext_ln66_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="46" slack="0"/>
<pin id="177" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_2/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln66_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="48" slack="0"/>
<pin id="181" dir="0" index="1" bw="46" slack="0"/>
<pin id="182" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="FIR_accu32_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="48" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="0" index="3" bw="7" slack="0"/>
<pin id="190" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="FIR_accu32_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="0"/>
<pin id="197" dir="0" index="1" bw="48" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="0" index="3" bw="7" slack="0"/>
<pin id="200" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln59_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln65_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="14" slack="0"/>
<pin id="212" dir="0" index="1" bw="14" slack="1"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="y_3_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="14" slack="0"/>
<pin id="217" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_3_load/1 "/>
</bind>
</comp>

<comp id="219" class="1005" name="y_3_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="0"/>
<pin id="221" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="FIR_accu32_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="FIR_accu32 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="243" class="1005" name="H_filter_FIR_int_41_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="H_filter_FIR_int_41_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="b_FIR_dec_int_41_addr_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="1"/>
<pin id="250" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_FIR_dec_int_41_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="52" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="118" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="118" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="118" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="153"><net_src comp="127" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="80" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="165"><net_src comp="93" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="154" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="99" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="167" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="179" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="179" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="209"><net_src comp="185" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="195" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="222"><net_src comp="54" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="229"><net_src comp="58" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="236"><net_src comp="62" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="246"><net_src comp="73" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="251"><net_src comp="86" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_3_out | {1 }
 - Input state : 
	Port: FIR_HLS_Pipeline_VITIS_LOOP_65_1 : H_filter_FIR_int_41 | {1 2 }
	Port: FIR_HLS_Pipeline_VITIS_LOOP_65_1 : b_FIR_dec_int_41 | {1 2 }
  - Chain level:
	State 1
		store_ln65 : 1
		store_ln59 : 1
		store_ln0 : 1
		i_4 : 1
		icmp_ln65 : 2
		add_ln65 : 2
		br_ln65 : 3
		zext_ln65 : 2
		sub_ln66 : 2
		zext_ln66 : 3
		H_filter_FIR_int_41_addr : 4
		H_filter_FIR_int_41_load : 5
		b_FIR_dec_int_41_addr : 3
		b_FIR_dec_int_41_load : 4
		store_ln65 : 3
		y_3_load : 1
		write_ln0 : 2
	State 2
		sext_ln66 : 1
		sext_ln66_1 : 1
		mul_ln66 : 2
		shl_ln2 : 1
		sext_ln66_2 : 3
		add_ln66 : 4
		FIR_accu32_1 : 5
		trunc_ln2 : 5
		store_ln59 : 6
		store_ln65 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln65_fu_127    |    0    |    0    |    10   |
|          |    add_ln66_fu_179    |    0    |    0    |    55   |
|----------|-----------------------|---------|---------|---------|
|    mul   |     mul_ln66_fu_99    |    2    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln65_fu_121   |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln66_fu_138    |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_66 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln65_fu_133   |    0    |    0    |    0    |
|          |    zext_ln66_fu_144   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    sext_ln66_fu_157   |    0    |    0    |    0    |
|   sext   |   sext_ln66_1_fu_162  |    0    |    0    |    0    |
|          |   sext_ln66_2_fu_175  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     shl_ln2_fu_167    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|  FIR_accu32_1_fu_185  |    0    |    0    |    0    |
|          |    trunc_ln2_fu_195   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |    0    |   105   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       FIR_accu32_reg_226       |   32   |
|H_filter_FIR_int_41_addr_reg_243|    3   |
|  b_FIR_dec_int_41_addr_reg_248 |    3   |
|            i_reg_233           |    3   |
|           y_3_reg_219          |   14   |
+--------------------------------+--------+
|              Total             |   55   |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_93 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  0.854  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   105  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   55   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   55   |   123  |
+-----------+--------+--------+--------+--------+
