Drill report for /home/dmitryneuro/git.neuroidss.local/FreeEEG32/KiCad/FreeEEG32.kicad_pcb
Created on Fri 31 Mar 2017 02:31:45 MSK

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    inner1
    L3 :  In2.Cu                    inner2
    L4 :  B.Cu                      back


Drill file 'FreeEEG32.drl' contains
    plated through holes:
    =============================================================
    T1  0.40mm  0.016"  (223 holes)
    T2  0.50mm  0.020"  (2 holes)  (with 2 slots)
    T3  0.55mm  0.022"  (2 holes)  (with 2 slots)
    T4  1.02mm  0.040"  (95 holes)

    Total plated holes count 322


Drill file 'FreeEEG32-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  0.80mm  0.031"  (3 holes)

    Total unplated holes count 3
