Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec 13 10:28:30 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_basic_timing_summary_routed.rpt -pb uart_basic_timing_summary_routed.pb -rpx uart_basic_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_basic
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.983        0.000                      0                  112        0.178        0.000                      0                  112        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.983        0.000                      0                  112        0.178        0.000                      0                  112        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_tick_blk/acc_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.799ns (34.390%)  route 1.524ns (65.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.536ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.851     5.536    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.478     6.014 f  uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.867     6.881    uart_tx_blk/state[1]
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.321     7.202 r  uart_tx_blk/acc[18]_i_1/O
                         net (fo=19, routed)          0.657     7.859    baud_tick_blk/SR[0]
    SLICE_X3Y104         FDRE                                         r  baud_tick_blk/acc_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.732    15.232    baud_tick_blk/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  baud_tick_blk/acc_reg[10]/C
                         clock pessimism              0.279    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.633    14.843    baud_tick_blk/acc_reg[10]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_tick_blk/acc_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.799ns (34.390%)  route 1.524ns (65.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.536ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.851     5.536    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.478     6.014 f  uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.867     6.881    uart_tx_blk/state[1]
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.321     7.202 r  uart_tx_blk/acc[18]_i_1/O
                         net (fo=19, routed)          0.657     7.859    baud_tick_blk/SR[0]
    SLICE_X3Y104         FDRE                                         r  baud_tick_blk/acc_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.732    15.232    baud_tick_blk/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  baud_tick_blk/acc_reg[11]/C
                         clock pessimism              0.279    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.633    14.843    baud_tick_blk/acc_reg[11]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_tick_blk/acc_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.799ns (34.390%)  route 1.524ns (65.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.536ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.851     5.536    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.478     6.014 f  uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.867     6.881    uart_tx_blk/state[1]
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.321     7.202 r  uart_tx_blk/acc[18]_i_1/O
                         net (fo=19, routed)          0.657     7.859    baud_tick_blk/SR[0]
    SLICE_X3Y104         FDSE                                         r  baud_tick_blk/acc_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.732    15.232    baud_tick_blk/clk_IBUF_BUFG
    SLICE_X3Y104         FDSE                                         r  baud_tick_blk/acc_reg[8]/C
                         clock pessimism              0.279    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X3Y104         FDSE (Setup_fdse_C_S)       -0.633    14.843    baud_tick_blk/acc_reg[8]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_tick_blk/acc_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.799ns (34.390%)  route 1.524ns (65.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.536ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.851     5.536    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.478     6.014 f  uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.867     6.881    uart_tx_blk/state[1]
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.321     7.202 r  uart_tx_blk/acc[18]_i_1/O
                         net (fo=19, routed)          0.657     7.859    baud_tick_blk/SR[0]
    SLICE_X3Y104         FDRE                                         r  baud_tick_blk/acc_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.732    15.232    baud_tick_blk/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  baud_tick_blk/acc_reg[9]/C
                         clock pessimism              0.279    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.633    14.843    baud_tick_blk/acc_reg[9]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 uart_rx_blk/spacing_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.704ns (26.152%)  route 1.988ns (73.848%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.850     5.535    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  uart_rx_blk/spacing_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.991 f  uart_rx_blk/spacing_counter_reg[1]/Q
                         net (fo=4, routed)           0.843     6.834    uart_rx_blk/spacing_counter[1]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  uart_rx_blk/rx_data[7]_i_2/O
                         net (fo=4, routed)           0.286     7.244    uart_rx_blk/rx_data[7]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.368 r  uart_rx_blk/rx_data[7]_i_1/O
                         net (fo=15, routed)          0.859     8.227    uart_rx_blk/rx_data[7]_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.727    15.227    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[2]/C
                         clock pessimism              0.279    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.205    15.266    uart_rx_blk/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 uart_rx_blk/spacing_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_data_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.704ns (26.152%)  route 1.988ns (73.848%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.850     5.535    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  uart_rx_blk/spacing_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.991 f  uart_rx_blk/spacing_counter_reg[1]/Q
                         net (fo=4, routed)           0.843     6.834    uart_rx_blk/spacing_counter[1]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  uart_rx_blk/rx_data[7]_i_2/O
                         net (fo=4, routed)           0.286     7.244    uart_rx_blk/rx_data[7]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.368 r  uart_rx_blk/rx_data[7]_i_1/O
                         net (fo=15, routed)          0.859     8.227    uart_rx_blk/rx_data[7]_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.727    15.227    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[2]_lopt_replica/C
                         clock pessimism              0.279    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.205    15.266    uart_rx_blk/rx_data_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 uart_rx_blk/spacing_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.704ns (26.152%)  route 1.988ns (73.848%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.850     5.535    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  uart_rx_blk/spacing_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.991 f  uart_rx_blk/spacing_counter_reg[1]/Q
                         net (fo=4, routed)           0.843     6.834    uart_rx_blk/spacing_counter[1]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  uart_rx_blk/rx_data[7]_i_2/O
                         net (fo=4, routed)           0.286     7.244    uart_rx_blk/rx_data[7]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.368 r  uart_rx_blk/rx_data[7]_i_1/O
                         net (fo=15, routed)          0.859     8.227    uart_rx_blk/rx_data[7]_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.727    15.227    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[3]/C
                         clock pessimism              0.279    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.205    15.266    uart_rx_blk/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 uart_rx_blk/spacing_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_data_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.704ns (26.152%)  route 1.988ns (73.848%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.850     5.535    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  uart_rx_blk/spacing_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.991 f  uart_rx_blk/spacing_counter_reg[1]/Q
                         net (fo=4, routed)           0.843     6.834    uart_rx_blk/spacing_counter[1]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  uart_rx_blk/rx_data[7]_i_2/O
                         net (fo=4, routed)           0.286     7.244    uart_rx_blk/rx_data[7]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.368 r  uart_rx_blk/rx_data[7]_i_1/O
                         net (fo=15, routed)          0.859     8.227    uart_rx_blk/rx_data[7]_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.727    15.227    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[3]_lopt_replica/C
                         clock pessimism              0.279    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X0Y113         FDRE (Setup_fdre_C_CE)      -0.205    15.266    uart_rx_blk/rx_data_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 uart_rx_blk/spacing_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.704ns (26.241%)  route 1.979ns (73.759%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.850     5.535    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  uart_rx_blk/spacing_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.991 f  uart_rx_blk/spacing_counter_reg[1]/Q
                         net (fo=4, routed)           0.843     6.834    uart_rx_blk/spacing_counter[1]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  uart_rx_blk/rx_data[7]_i_2/O
                         net (fo=4, routed)           0.286     7.244    uart_rx_blk/rx_data[7]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.368 r  uart_rx_blk/rx_data[7]_i_1/O
                         net (fo=15, routed)          0.850     8.218    uart_rx_blk/rx_data[7]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.727    15.227    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[4]/C
                         clock pessimism              0.279    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.205    15.266    uart_rx_blk/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 uart_rx_blk/spacing_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_data_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.704ns (26.241%)  route 1.979ns (73.759%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.535ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.850     5.535    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  uart_rx_blk/spacing_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.456     5.991 f  uart_rx_blk/spacing_counter_reg[1]/Q
                         net (fo=4, routed)           0.843     6.834    uart_rx_blk/spacing_counter[1]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.124     6.958 r  uart_rx_blk/rx_data[7]_i_2/O
                         net (fo=4, routed)           0.286     7.244    uart_rx_blk/rx_data[7]_i_2_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.124     7.368 r  uart_rx_blk/rx_data[7]_i_1/O
                         net (fo=15, routed)          0.850     8.218    uart_rx_blk/rx_data[7]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.727    15.227    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[4]_lopt_replica/C
                         clock pessimism              0.279    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.205    15.266    uart_rx_blk/rx_data_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  7.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_rx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.663%)  route 0.097ns (34.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.654     1.599    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  uart_rx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  uart_rx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.097     1.837    uart_rx_blk/state__0[1]
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.045     1.882 r  uart_rx_blk/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    uart_rx_blk/bit_counter[2]_i_1_n_0
    SLICE_X1Y109         FDRE                                         r  uart_rx_blk/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.928     2.121    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  uart_rx_blk/bit_counter_reg[2]/C
                         clock pessimism             -0.509     1.612    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.092     1.704    uart_rx_blk/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_rx_blk/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.651     1.596    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  uart_rx_blk/rx_data_reg[5]/Q
                         net (fo=2, routed)           0.113     1.850    uart_rx_blk/Q[5]
    SLICE_X1Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.924     2.117    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[4]/C
                         clock pessimism             -0.521     1.596    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.070     1.666    uart_rx_blk/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_rx_blk/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.651     1.596    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  uart_rx_blk/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.125     1.862    uart_rx_blk/Q[7]
    SLICE_X0Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.924     2.117    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[6]/C
                         clock pessimism             -0.521     1.596    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.070     1.666    uart_rx_blk/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.653     1.598    uart_rx_blk/rx_sync_inst/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128     1.726 r  uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.069     1.795    uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X3Y110         LUT3 (Prop_lut3_I0_O)        0.099     1.894 r  uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.927     2.120    uart_rx_blk/rx_sync_inst/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism             -0.522     1.598    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.092     1.690    uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_blk/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.655     1.600    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.148     1.748 r  uart_tx_blk/counter_reg[1]/Q
                         net (fo=5, routed)           0.088     1.836    uart_tx_blk/counter[1]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.098     1.934 r  uart_tx_blk/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    uart_tx_blk/counter[2]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  uart_tx_blk/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.929     2.122    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  uart_tx_blk/counter_reg[2]/C
                         clock pessimism             -0.522     1.600    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121     1.721    uart_tx_blk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 baud8_tick_blk/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud8_tick_blk/acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.654     1.599    baud8_tick_blk/clk_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  baud8_tick_blk/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDRE (Prop_fdre_C_Q)         0.164     1.763 r  baud8_tick_blk/acc_reg[5]/Q
                         net (fo=2, routed)           0.067     1.830    baud8_tick_blk/acc[5]
    SLICE_X2Y108         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.959 r  baud8_tick_blk/acc_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    baud8_tick_blk/p_1_in[6]
    SLICE_X2Y108         FDRE                                         r  baud8_tick_blk/acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.928     2.121    baud8_tick_blk/clk_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  baud8_tick_blk/acc_reg[6]/C
                         clock pessimism             -0.522     1.599    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.134     1.733    baud8_tick_blk/acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 baud8_tick_blk/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud8_tick_blk/acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.653     1.598    baud8_tick_blk/clk_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  baud8_tick_blk/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.762 r  baud8_tick_blk/acc_reg[11]/Q
                         net (fo=2, routed)           0.067     1.829    baud8_tick_blk/acc[11]
    SLICE_X2Y110         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.958 r  baud8_tick_blk/acc_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    baud8_tick_blk/p_1_in[12]
    SLICE_X2Y110         FDRE                                         r  baud8_tick_blk/acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.927     2.120    baud8_tick_blk/clk_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  baud8_tick_blk/acc_reg[12]/C
                         clock pessimism             -0.522     1.598    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.134     1.732    baud8_tick_blk/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 baud_tick_blk/acc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_tick_blk/acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.655     1.600    baud_tick_blk/clk_IBUF_BUFG
    SLICE_X3Y104         FDSE                                         r  baud_tick_blk/acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDSE (Prop_fdse_C_Q)         0.141     1.741 r  baud_tick_blk/acc_reg[8]/Q
                         net (fo=2, routed)           0.067     1.808    baud_tick_blk/acc[8]
    SLICE_X3Y104         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.932 r  baud_tick_blk/acc_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.932    baud_tick_blk/acc_reg[11]_i_1_n_6
    SLICE_X3Y104         FDRE                                         r  baud_tick_blk/acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.929     2.122    baud_tick_blk/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  baud_tick_blk/acc_reg[9]/C
                         clock pessimism             -0.522     1.600    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.105     1.705    baud_tick_blk/acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 baud_tick_blk/acc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_tick_blk/acc_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (79.999%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.656     1.601    baud_tick_blk/clk_IBUF_BUFG
    SLICE_X3Y102         FDSE                                         r  baud_tick_blk/acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDSE (Prop_fdse_C_Q)         0.141     1.742 r  baud_tick_blk/acc_reg[2]/Q
                         net (fo=2, routed)           0.067     1.809    baud_tick_blk/acc[2]
    SLICE_X3Y102         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.936 r  baud_tick_blk/acc_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    baud_tick_blk/acc_reg[3]_i_1_n_4
    SLICE_X3Y102         FDSE                                         r  baud_tick_blk/acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.930     2.123    baud_tick_blk/clk_IBUF_BUFG
    SLICE_X3Y102         FDSE                                         r  baud_tick_blk/acc_reg[3]/C
                         clock pessimism             -0.522     1.601    
    SLICE_X3Y102         FDSE (Hold_fdse_C_D)         0.105     1.706    baud_tick_blk/acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 uart_rx_blk/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.608%)  route 0.155ns (45.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.654     1.599    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  uart_rx_blk/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  uart_rx_blk/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.155     1.894    uart_rx_blk/state__0[2]
    SLICE_X3Y108         LUT6 (Prop_lut6_I3_O)        0.045     1.939 r  uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.939    uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X3Y108         FDRE                                         r  uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.928     2.121    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  uart_rx_blk/spacing_counter_reg[1]/C
                         clock pessimism             -0.506     1.615    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.091     1.706    uart_rx_blk/spacing_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111   rx_ready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108   rx_ready_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y109   baud8_tick_blk/acc_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110   baud8_tick_blk/acc_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110   baud8_tick_blk/acc_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110   baud8_tick_blk/acc_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110   baud8_tick_blk/acc_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111   baud8_tick_blk/acc_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111   baud8_tick_blk/acc_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   rx_ready_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   rx_ready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   rx_ready_sync_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   rx_ready_sync_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109   baud8_tick_blk/acc_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109   baud8_tick_blk/acc_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   baud8_tick_blk/acc_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   baud8_tick_blk/acc_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   baud8_tick_blk/acc_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   baud8_tick_blk/acc_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   rx_ready_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   rx_ready_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   rx_ready_sync_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108   rx_ready_sync_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109   baud8_tick_blk/acc_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y109   baud8_tick_blk/acc_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   baud8_tick_blk/acc_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   baud8_tick_blk/acc_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   baud8_tick_blk/acc_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   baud8_tick_blk/acc_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.192ns  (logic 3.558ns (49.480%)  route 3.633ns (50.520%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.851     5.536    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.478     6.014 r  uart_tx_blk/counter_reg[1]/Q
                         net (fo=5, routed)           0.873     6.887    uart_tx_blk/counter[1]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.295     7.182 r  uart_tx_blk/tx_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.664     7.845    uart_tx_blk/tx_OBUF_inst_i_3_n_0
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.124     7.969 r  uart_tx_blk/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.097    10.066    tx_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         2.661    12.728 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.728    tx
    AA19                                                              r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.224ns  (logic 3.637ns (58.441%)  route 2.587ns (41.559%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.851     5.536    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.478     6.014 r  uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.473     6.487    uart_tx_blk/state[1]
    SLICE_X2Y105         LUT2 (Prop_lut2_I1_O)        0.288     6.775 r  uart_tx_blk/tx_busy_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.113     8.889    tx_busy_OBUF
    V19                  OBUF (Prop_obuf_I_O)         2.871    11.760 r  tx_busy_OBUF_inst/O
                         net (fo=0)                   0.000    11.760    tx_busy
    V19                                                               r  tx_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.024ns  (logic 3.114ns (61.996%)  route 1.909ns (38.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.848     5.533    clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.456     5.989 r  rx_ready_reg/Q
                         net (fo=1, routed)           1.909     7.898    rx_ready_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         2.658    10.557 r  rx_ready_OBUF_inst/O
                         net (fo=0)                   0.000    10.557    rx_ready
    AB20                                                              r  rx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.935ns  (logic 3.120ns (63.215%)  route 1.815ns (36.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.846     5.531    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.456     5.987 r  uart_rx_blk/rx_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.815     7.802    lopt_4
    AA18                 OBUF (Prop_obuf_I_O)         2.664    10.466 r  rx_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.466    rx_data[5]
    AA18                                                              r  rx_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.923ns  (logic 3.096ns (62.896%)  route 1.827ns (37.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.846     5.531    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.456     5.987 r  uart_rx_blk/rx_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.827     7.814    lopt_5
    W17                  OBUF (Prop_obuf_I_O)         2.640    10.454 r  rx_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.454    rx_data[6]
    W17                                                               r  rx_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.821ns  (logic 3.106ns (64.424%)  route 1.715ns (35.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.846     5.531    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.456     5.987 r  uart_rx_blk/rx_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.715     7.702    lopt_6
    V17                  OBUF (Prop_obuf_I_O)         2.650    10.352 r  rx_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.352    rx_data[7]
    V17                                                               r  rx_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.792ns  (logic 3.118ns (65.067%)  route 1.674ns (34.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.846     5.531    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.456     5.987 r  uart_rx_blk/rx_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.674     7.661    lopt_3
    AB18                 OBUF (Prop_obuf_I_O)         2.662    10.323 r  rx_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.323    rx_data[4]
    AB18                                                              r  rx_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.784ns  (logic 3.096ns (64.708%)  route 1.688ns (35.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.846     5.531    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.987 r  uart_rx_blk/rx_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.688     7.675    lopt_1
    U18                  OBUF (Prop_obuf_I_O)         2.640    10.315 r  rx_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.315    rx_data[2]
    U18                                                               r  rx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.763ns  (logic 3.098ns (65.035%)  route 1.666ns (34.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.846     5.531    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.987 r  uart_rx_blk/rx_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.666     7.653    lopt_2
    U17                  OBUF (Prop_obuf_I_O)         2.642    10.294 r  rx_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.294    rx_data[3]
    U17                                                               r  rx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.747ns  (logic 3.074ns (64.744%)  route 1.674ns (35.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.846     5.531    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.987 r  uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=1, routed)           1.674     7.661    rx_data_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         2.618    10.278 r  rx_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.278    rx_data[0]
    R14                                                               r  rx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.586ns  (logic 1.261ns (79.509%)  route 0.325ns (20.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.651     1.596    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  uart_rx_blk/rx_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.325     2.062    lopt
    P14                  OBUF (Prop_obuf_I_O)         1.120     3.182 r  rx_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.182    rx_data[1]
    P14                                                               r  rx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.618ns  (logic 1.275ns (78.824%)  route 0.343ns (21.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.651     1.596    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.343     2.079    rx_data_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.134     3.214 r  rx_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.214    rx_data[0]
    R14                                                               r  rx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.631ns  (logic 1.300ns (79.673%)  route 0.332ns (20.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.651     1.596    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  uart_rx_blk/rx_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.332     2.068    lopt_2
    U17                  OBUF (Prop_obuf_I_O)         1.159     3.227 r  rx_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.227    rx_data[3]
    U17                                                               r  rx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.320ns (80.238%)  route 0.325ns (19.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.651     1.596    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  uart_rx_blk/rx_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.325     2.062    lopt_3
    AB18                 OBUF (Prop_obuf_I_O)         1.179     3.240 r  rx_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.240    rx_data[4]
    AB18                                                              r  rx_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.651ns  (logic 1.298ns (78.591%)  route 0.353ns (21.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.651     1.596    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  uart_rx_blk/rx_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  uart_rx_blk/rx_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.353     2.090    lopt_1
    U18                  OBUF (Prop_obuf_I_O)         1.157     3.247 r  rx_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    rx_data[2]
    U18                                                               r  rx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.663ns  (logic 1.307ns (78.597%)  route 0.356ns (21.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.651     1.596    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  uart_rx_blk/rx_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.356     2.093    lopt_6
    V17                  OBUF (Prop_obuf_I_O)         1.166     3.259 r  rx_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.259    rx_data[7]
    V17                                                               r  rx_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.298ns (76.733%)  route 0.394ns (23.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.651     1.596    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  uart_rx_blk/rx_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.394     2.130    lopt_5
    W17                  OBUF (Prop_obuf_I_O)         1.157     3.287 r  rx_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.287    rx_data[6]
    W17                                                               r  rx_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.321ns (77.782%)  route 0.377ns (22.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.651     1.596    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  uart_rx_blk/rx_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.377     2.114    lopt_4
    AA18                 OBUF (Prop_obuf_I_O)         1.180     3.294 r  rx_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.294    rx_data[5]
    AA18                                                              r  rx_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.316ns (75.020%)  route 0.438ns (24.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.653     1.598    clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  rx_ready_reg/Q
                         net (fo=1, routed)           0.438     2.177    rx_ready_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         1.175     3.352 r  rx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     3.352    rx_ready
    AB20                                                              r  rx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.387ns (66.828%)  route 0.688ns (33.172%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.655     1.600    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     1.764 r  uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           0.176     1.939    uart_tx_blk/state[0]
    SLICE_X2Y104         LUT5 (Prop_lut5_I4_O)        0.045     1.984 r  uart_tx_blk/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.513     2.497    tx_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.178     3.675 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.675    tx
    AA19                                                              r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_start
                            (input port)
  Destination:            uart_tx_blk/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.410ns  (logic 1.198ns (35.133%)  route 2.212ns (64.867%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  tx_start (IN)
                         net (fo=0)                   0.000     0.000    tx_start
    R18                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  tx_start_IBUF_inst/O
                         net (fo=2, routed)           1.411     2.361    uart_tx_blk/tx_start_IBUF
    SLICE_X2Y104         LUT5 (Prop_lut5_I4_O)        0.124     2.485 r  uart_tx_blk/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.801     3.286    uart_tx_blk/FSM_sequential_state[0]_i_2_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I3_O)        0.124     3.410 r  uart_tx_blk/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.410    uart_tx_blk/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y105         FDRE                                         r  uart_tx_blk/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.732     5.232    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  uart_tx_blk/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 tx_start
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 1.074ns (32.703%)  route 2.210ns (67.297%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  tx_start (IN)
                         net (fo=0)                   0.000     0.000    tx_start
    R18                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  tx_start_IBUF_inst/O
                         net (fo=2, routed)           1.424     2.374    uart_tx_blk/tx_start_IBUF
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.124     2.498 r  uart_tx_blk/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.786     3.284    uart_tx_blk/tx_data_reg[7]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.733     5.233    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[0]/C

Slack:                    inf
  Source:                 tx_start
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 1.074ns (32.703%)  route 2.210ns (67.297%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  tx_start (IN)
                         net (fo=0)                   0.000     0.000    tx_start
    R18                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  tx_start_IBUF_inst/O
                         net (fo=2, routed)           1.424     2.374    uart_tx_blk/tx_start_IBUF
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.124     2.498 r  uart_tx_blk/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.786     3.284    uart_tx_blk/tx_data_reg[7]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.733     5.233    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[1]/C

Slack:                    inf
  Source:                 tx_start
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 1.074ns (32.703%)  route 2.210ns (67.297%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  tx_start (IN)
                         net (fo=0)                   0.000     0.000    tx_start
    R18                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  tx_start_IBUF_inst/O
                         net (fo=2, routed)           1.424     2.374    uart_tx_blk/tx_start_IBUF
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.124     2.498 r  uart_tx_blk/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.786     3.284    uart_tx_blk/tx_data_reg[7]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.733     5.233    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[2]/C

Slack:                    inf
  Source:                 tx_start
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 1.074ns (32.703%)  route 2.210ns (67.297%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  tx_start (IN)
                         net (fo=0)                   0.000     0.000    tx_start
    R18                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  tx_start_IBUF_inst/O
                         net (fo=2, routed)           1.424     2.374    uart_tx_blk/tx_start_IBUF
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.124     2.498 r  uart_tx_blk/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.786     3.284    uart_tx_blk/tx_data_reg[7]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.733     5.233    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[3]/C

Slack:                    inf
  Source:                 tx_start
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 1.074ns (34.192%)  route 2.067ns (65.808%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  tx_start (IN)
                         net (fo=0)                   0.000     0.000    tx_start
    R18                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  tx_start_IBUF_inst/O
                         net (fo=2, routed)           1.424     2.374    uart_tx_blk/tx_start_IBUF
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.124     2.498 r  uart_tx_blk/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.643     3.141    uart_tx_blk/tx_data_reg[7]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.732     5.232    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[4]/C

Slack:                    inf
  Source:                 tx_start
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 1.074ns (34.192%)  route 2.067ns (65.808%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  tx_start (IN)
                         net (fo=0)                   0.000     0.000    tx_start
    R18                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  tx_start_IBUF_inst/O
                         net (fo=2, routed)           1.424     2.374    uart_tx_blk/tx_start_IBUF
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.124     2.498 r  uart_tx_blk/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.643     3.141    uart_tx_blk/tx_data_reg[7]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.732     5.232    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[5]/C

Slack:                    inf
  Source:                 tx_start
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 1.074ns (34.192%)  route 2.067ns (65.808%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  tx_start (IN)
                         net (fo=0)                   0.000     0.000    tx_start
    R18                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  tx_start_IBUF_inst/O
                         net (fo=2, routed)           1.424     2.374    uart_tx_blk/tx_start_IBUF
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.124     2.498 r  uart_tx_blk/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.643     3.141    uart_tx_blk/tx_data_reg[7]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.732     5.232    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[6]/C

Slack:                    inf
  Source:                 tx_start
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 1.074ns (34.192%)  route 2.067ns (65.808%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  tx_start (IN)
                         net (fo=0)                   0.000     0.000    tx_start
    R18                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  tx_start_IBUF_inst/O
                         net (fo=2, routed)           1.424     2.374    uart_tx_blk/tx_start_IBUF
    SLICE_X2Y105         LUT3 (Prop_lut3_I0_O)        0.124     2.498 r  uart_tx_blk/tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.643     3.141    uart_tx_blk/tx_data_reg[7]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.732     5.232    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_blk/rx_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.920ns  (logic 0.939ns (32.150%)  route 1.981ns (67.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  reset_IBUF_inst/O
                         net (fo=37, routed)          1.981     2.920    uart_rx_blk/reset_IBUF
    SLICE_X0Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.727     5.227    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  uart_rx_blk/rx_data_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_data[3]
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.171ns (33.495%)  route 0.339ns (66.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  tx_data[3] (IN)
                         net (fo=0)                   0.000     0.000    tx_data[3]
    N14                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  tx_data_IBUF[3]_inst/O
                         net (fo=1, routed)           0.339     0.509    uart_tx_blk/D[3]
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.930     2.123    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[3]/C

Slack:                    inf
  Source:                 tx_data[4]
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.173ns (32.427%)  route 0.362ns (67.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  tx_data[4] (IN)
                         net (fo=0)                   0.000     0.000    tx_data[4]
    N13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  tx_data_IBUF[4]_inst/O
                         net (fo=1, routed)           0.362     0.535    uart_tx_blk/D[4]
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.929     2.122    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[4]/C

Slack:                    inf
  Source:                 tx_data[6]
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.158ns (29.156%)  route 0.383ns (70.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  tx_data[6] (IN)
                         net (fo=0)                   0.000     0.000    tx_data[6]
    P15                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  tx_data_IBUF[6]_inst/O
                         net (fo=1, routed)           0.383     0.541    uart_tx_blk/D[6]
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.929     2.122    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[6]/C

Slack:                    inf
  Source:                 tx_data[5]
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.173ns (31.095%)  route 0.384ns (68.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  tx_data[5] (IN)
                         net (fo=0)                   0.000     0.000    tx_data[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  tx_data_IBUF[5]_inst/O
                         net (fo=1, routed)           0.384     0.558    uart_tx_blk/D[5]
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.929     2.122    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[5]/C

Slack:                    inf
  Source:                 tx_data[1]
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.166ns (29.605%)  route 0.396ns (70.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  tx_data[1] (IN)
                         net (fo=0)                   0.000     0.000    tx_data[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  tx_data_IBUF[1]_inst/O
                         net (fo=1, routed)           0.396     0.562    uart_tx_blk/D[1]
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.930     2.123    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[1]/C

Slack:                    inf
  Source:                 tx_data[0]
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.160ns (27.862%)  route 0.415ns (72.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  tx_data[0] (IN)
                         net (fo=0)                   0.000     0.000    tx_data[0]
    N15                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  tx_data_IBUF[0]_inst/O
                         net (fo=1, routed)           0.415     0.576    uart_tx_blk/D[0]
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.930     2.123    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[0]/C

Slack:                    inf
  Source:                 tx_data[7]
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.170ns (29.172%)  route 0.413ns (70.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  tx_data[7] (IN)
                         net (fo=0)                   0.000     0.000    tx_data[7]
    P17                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  tx_data_IBUF[7]_inst/O
                         net (fo=1, routed)           0.413     0.583    uart_tx_blk/D[7]
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.929     2.122    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[7]/C

Slack:                    inf
  Source:                 tx_data[2]
                            (input port)
  Destination:            uart_tx_blk/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.177ns (30.086%)  route 0.411ns (69.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  tx_data[2] (IN)
                         net (fo=0)                   0.000     0.000    tx_data[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  tx_data_IBUF[2]_inst/O
                         net (fo=1, routed)           0.411     0.588    uart_tx_blk/D[2]
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.930     2.123    uart_tx_blk/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  uart_tx_blk/tx_data_reg_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.180ns (28.381%)  route 0.453ns (71.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    T18                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.453     0.633    uart_rx_blk/rx_sync_inst/D[0]
    SLICE_X3Y111         FDRE                                         r  uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.927     2.120    uart_rx_blk/rx_sync_inst/clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_rx_blk/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.168ns (25.041%)  route 0.503ns (74.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  reset_IBUF_inst/O
                         net (fo=37, routed)          0.503     0.670    uart_rx_blk/reset_IBUF
    SLICE_X3Y109         FDRE                                         r  uart_rx_blk/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.928     2.121    uart_rx_blk/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  uart_rx_blk/bit_counter_reg[0]/C





