<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="PH_DLY_FIFO" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2014 03 08 00:52:28.948" version="5.5" type="Module" synthesis="" source_format="Verilog">
  <Package>
		<File name="PH_DLY_FIFO.lpc" type="lpc" modified="2014 03 08 00:52:27.713"/>
		<File name="PH_DLY_FIFO.v" type="top_level_verilog" modified="2014 03 08 00:52:27.888"/>
		<File name="PH_DLY_FIFO_tmpl.v" type="template_verilog" modified="2014 03 08 00:52:27.888"/>
		<File name="tb_PH_DLY_FIFO_tmpl.v" type="testbench_verilog" modified="2014 03 08 00:52:27.955"/>
  </Package>
</DiamondModule>
