// Seed: 4124791819
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri0 id_2
);
  logic [7:0][1] id_4;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    output wor id_5,
    output supply1 id_6,
    input wand id_7,
    output wor id_8
);
  assign id_4 = id_7;
  module_0(
      id_0, id_2, id_1
  );
  wor  id_10;
  wire id_11;
  assign id_10 = 1;
  id_12(
      .id_0(1'd0),
      .id_1(),
      .id_2(1'b0),
      .id_3(1),
      .id_4(id_10),
      .id_5((id_10)),
      .id_6({id_1{1}}),
      .id_7(id_11),
      .id_8(1),
      .id_9(1),
      .product(1 ? id_6 : 1'b0),
      .id_10(id_6),
      .id_11(id_5),
      .id_12(id_0),
      .id_13(id_5),
      .id_14(1),
      .id_15(id_2),
      .id_16(1),
      .id_17(1),
      .id_18(id_8),
      .id_19(1),
      .id_20(id_6),
      .id_21(1),
      .id_22(1),
      .id_23(id_11 - id_2 - 1),
      .id_24(id_0),
      .id_25()
  );
endmodule
