// generated by newgenasym  Thu Aug 24 12:12:33 2017


module din_96_b72 (\+12v , \+12v_gnd , \2.5v , \3.3v , addr0, addr1, addr2, addr3,
        as_dt1, asdo, \ce_mo+ , \ce_mo- , \clk_mo+ , \clk_mo- , \d_miso+ ,
        \d_miso- , \d_mosi+ , \d_mosi- , dclk, ncso, \reset+ , \reset- ,
        rezerv1, rezerv10, rezerv11, rezerv2, rezerv3, rezerv4,
        rezerv5, rezerv6, rezerv8, rezerv9, \sync1+ , \sync1- , \sync2+ ,
        \sync2- , \sync3+ , \sync3- , tck, tdi, tdo, tms);
    input [8:0] \+12v ;
    input [8:0] \+12v_gnd ;
    inout \2.5v ;
    inout \3.3v ;
    inout addr0;
    inout addr1;
    inout addr2;
    inout addr3;
    inout as_dt1;
    inout asdo;
    inout \ce_mo+ ;
    inout \ce_mo- ;
    inout \clk_mo+ ;
    inout \clk_mo- ;
    inout \d_miso+ ;
    inout \d_miso- ;
    inout \d_mosi+ ;
    inout \d_mosi- ;
    inout dclk;
    inout ncso;
    inout \reset+ ;
    inout \reset- ;
    inout rezerv1;
    inout rezerv10;
    inout rezerv11;
    inout rezerv2;
    inout rezerv3;
    inout rezerv4;
    inout rezerv5;
    inout rezerv6;
    inout rezerv8;
    inout rezerv9;
    inout \sync1+ ;
    inout \sync1- ;
    inout \sync2+ ;
    inout \sync2- ;
    inout \sync3+ ;
    inout \sync3- ;
    inout tck;
    inout tdi;
    inout tdo;
    inout tms;


    initial
        begin
        end

endmodule
