module Tb;
  reg [3:0]A,B;
  reg Cin;
  wire [3:0]S,Cout;
  wire [4:0]add;
  ripple_carry_adder rca(A,B,Cin,S,Cout);
  assign add={Cout[3],S};
  initial begin $monitor("A=%b,B=%b,Cin=%b,S=%b,Cout[3]=%b,Addition=%0d",A,B,Cin,S,Cout,add);
    A=4'h8;B=3;Cin=6;#3;
    A=3;B=4'h7;Cin=7;#3;
    A=4;B=4'h4;Cin=2;#3;
    A=8;B=3;Cin=4'h3;#3;
    $finish;
  end
  initial begin
    $dumpfile("waves.vcd");
    $dumpvars;
  end
endmodule
    
