set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {image_processor.vo image_processor_v.sdo}}
	{{"Fast Model"} {image_processor_fast.vo image_processor_v_fast.sdo}}
}
