

Implementation tool: Xilinx Vivado v.2022.2
Project:             gp5
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Wed Nov 09 20:56:29 +0530 2022

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1209
FF:            1512
DSP:             25
BRAM:             0
URAM:             0
LATCH:            0
SRL:             48
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.458
Timing met
