 
set ::env(PROJECT_NAME) aes_decrypt_fpga_256
set ::env(DESIGN_TOP) aes_decrypt256
set ::env(DESIGN_DIR)  RTL_Benchmark/SVerilog/Cores/crypto_core/aes_decrypt_fpga/rtl/verilog/aes_decrypt256
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Cores/crypto_core/aes_decrypt_fpga/rtl/verilog/aes_decrypt256/aes_decrypt256.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
