-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dds_ddc_center is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ddc_control_out_TDATA : IN STD_LOGIC_VECTOR (679 downto 0);
    ddc_control_out_TVALID : IN STD_LOGIC;
    ddc_control_out_TREADY : OUT STD_LOGIC;
    ddc_control_out_TKEEP : IN STD_LOGIC_VECTOR (84 downto 0);
    ddc_control_out_TSTRB : IN STD_LOGIC_VECTOR (84 downto 0);
    ddc_control_out_TUSER : IN STD_LOGIC_VECTOR (7 downto 0);
    ddc_control_out_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    res_out_TDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    res_out_TVALID : OUT STD_LOGIC;
    res_out_TREADY : IN STD_LOGIC;
    res_out_TKEEP : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_out_TSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_out_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
    res_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of dds_ddc_center is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dds_ddc_center_dds_ddc_center,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.237000,HLS_SYN_LAT=24,HLS_SYN_TPT=1,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=20090,HLS_SYN_LUT=14152,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_114 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101000";
    constant ap_const_lv32_1B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110111";
    constant ap_const_lv32_1B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111000";
    constant ap_const_lv32_1C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000111";
    constant ap_const_lv32_115 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010101";
    constant ap_const_lv32_129 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_1C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001000";
    constant ap_const_lv32_1D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010111";
    constant ap_const_lv32_1D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011000";
    constant ap_const_lv32_1E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100111";
    constant ap_const_lv32_12A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101010";
    constant ap_const_lv32_13E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111110";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_1E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111101000";
    constant ap_const_lv32_1F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110111";
    constant ap_const_lv32_1F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111000";
    constant ap_const_lv32_207 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000111";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_153 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010011";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_208 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001000";
    constant ap_const_lv32_217 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000010111";
    constant ap_const_lv32_218 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000011000";
    constant ap_const_lv32_227 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100111";
    constant ap_const_lv32_154 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010100";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_228 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000101000";
    constant ap_const_lv32_237 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000110111";
    constant ap_const_lv32_238 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111000";
    constant ap_const_lv32_247 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000111";
    constant ap_const_lv32_169 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101001";
    constant ap_const_lv32_17D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111101";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_248 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001001000";
    constant ap_const_lv32_257 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001010111";
    constant ap_const_lv32_258 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001011000";
    constant ap_const_lv32_267 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001100111";
    constant ap_const_lv32_17E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111110";
    constant ap_const_lv32_192 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010010";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_268 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001101000";
    constant ap_const_lv32_277 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001110111";
    constant ap_const_lv32_278 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001111000";
    constant ap_const_lv32_287 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010000111";
    constant ap_const_lv32_193 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010011";
    constant ap_const_lv32_1A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_288 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010001000";
    constant ap_const_lv32_297 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010010111";
    constant ap_const_lv32_298 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010011000";
    constant ap_const_lv32_2A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010100111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20001 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8001 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ddc_control_out_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal res_out_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal tmp_user_V_reg_9120 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal regslice_both_res_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_user_V_reg_9120_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter10_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter11_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter14_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter15_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter20_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter21_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_reg_9120_pp0_iter22_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_reg_9125 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_9125_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal iq_M_real_fu_428_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_reg_9130_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_reg_9135_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_9140_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_reg_9145_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_1_reg_9150_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_1_reg_9155_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_9160_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_9165_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_2_reg_9170_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_2_reg_9175_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_9180_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_9185_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_3_reg_9190_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_3_reg_9195_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_9200_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_9205_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_4_reg_9210_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_4_reg_9215_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_9220_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_9225_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_5_reg_9230_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_5_reg_9235_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_9240_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_9245_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_6_reg_9250_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_6_reg_9255_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_9260_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_9265_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_real_7_reg_9270_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275 : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal iq_M_imag_7_reg_9275_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_9280_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_9285_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_fu_819_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_reg_9290 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_reg_9290_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_reg_9290_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_reg_9296 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_reg_9296_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_reg_9296_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_reg_9296_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_reg_9296_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_s_reg_9302 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_1_fu_843_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_1_reg_9307 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_1_reg_9307_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_1_reg_9307_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_1_reg_9313 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_1_reg_9313_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_1_reg_9313_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_1_reg_9313_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_1_reg_9313_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_5_reg_9319 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_2_fu_867_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_2_reg_9324 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_2_reg_9324_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_2_reg_9324_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_2_reg_9330 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_2_reg_9330_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_2_reg_9330_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_2_reg_9330_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_2_reg_9330_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_16_reg_9336 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_3_fu_891_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_3_reg_9341 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_3_reg_9341_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_3_reg_9341_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_3_reg_9347 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_3_reg_9347_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_3_reg_9347_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_3_reg_9347_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_3_reg_9347_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_24_reg_9353 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_4_fu_915_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_4_reg_9358 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_4_reg_9358_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_4_reg_9358_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_4_reg_9364 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_4_reg_9364_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_4_reg_9364_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_4_reg_9364_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_4_reg_9364_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_31_reg_9370 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_5_fu_939_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_5_reg_9375 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_5_reg_9375_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_5_reg_9375_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_5_reg_9381 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_5_reg_9381_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_5_reg_9381_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_5_reg_9381_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_5_reg_9381_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_39_reg_9387 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_6_fu_963_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_6_reg_9392 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_6_reg_9392_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_6_reg_9392_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_6_reg_9398 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_6_reg_9398_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_6_reg_9398_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_6_reg_9398_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_6_reg_9398_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_48_reg_9404 : STD_LOGIC_VECTOR (15 downto 0);
    signal dds_cos_word_V_7_fu_987_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_7_reg_9409 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_7_reg_9409_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_cos_word_V_7_reg_9409_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_7_reg_9415 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_7_reg_9415_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_7_reg_9415_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_7_reg_9415_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sin_word_V_7_reg_9415_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_56_reg_9421 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1319_fu_1014_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_1_fu_1023_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_2_fu_1032_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_3_fu_1041_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_4_fu_1050_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_5_fu_1059_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_6_fu_1068_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln1319_7_fu_1077_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8760_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_reg_9594 : STD_LOGIC_VECTOR (43 downto 0);
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ret_V_reg_9594_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_158_reg_9601 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_158_reg_9601_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_158_reg_9601_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_158_reg_9601_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_fu_1178_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_reg_9609 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_160_reg_9614 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_160_reg_9614_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_160_reg_9614_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_160_reg_9614_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8771_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_84_reg_9620 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_84_reg_9620_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_1_fu_1188_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_1_reg_9627 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8778_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_6_reg_9632 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_6_reg_9632_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_174_reg_9639 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_174_reg_9639_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_174_reg_9639_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_174_reg_9639_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_2_fu_1198_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_2_reg_9647 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_176_reg_9652 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_176_reg_9652_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_176_reg_9652_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_176_reg_9652_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8789_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_90_reg_9658 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_90_reg_9658_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_3_fu_1208_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_3_reg_9665 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8796_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_12_reg_9670 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_12_reg_9670_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_190_reg_9677 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_190_reg_9677_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_190_reg_9677_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_190_reg_9677_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_4_fu_1218_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_4_reg_9685 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_192_reg_9690 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_192_reg_9690_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_192_reg_9690_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_192_reg_9690_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8807_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_96_reg_9696 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_96_reg_9696_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_5_fu_1228_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_5_reg_9703 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8814_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_18_reg_9708 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_18_reg_9708_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_206_reg_9715 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_206_reg_9715_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_206_reg_9715_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_206_reg_9715_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_6_fu_1238_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_6_reg_9723 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_208_reg_9728 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_208_reg_9728_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_208_reg_9728_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_208_reg_9728_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8825_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_102_reg_9734 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_102_reg_9734_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_7_fu_1248_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_7_reg_9741 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8832_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_24_reg_9746 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_24_reg_9746_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_222_reg_9753 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_222_reg_9753_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_222_reg_9753_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_222_reg_9753_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_8_fu_1258_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_8_reg_9761 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_224_reg_9766 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_224_reg_9766_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_224_reg_9766_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_224_reg_9766_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8843_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_108_reg_9772 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_108_reg_9772_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_9_fu_1268_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_9_reg_9779 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8850_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_30_reg_9784 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_30_reg_9784_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_238_reg_9791 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_238_reg_9791_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_238_reg_9791_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_238_reg_9791_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_10_fu_1278_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_10_reg_9799 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_240_reg_9804 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_240_reg_9804_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_240_reg_9804_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_240_reg_9804_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8861_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_114_reg_9810 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_114_reg_9810_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_11_fu_1288_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_11_reg_9817 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8868_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_36_reg_9822 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_36_reg_9822_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_254_reg_9829 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_254_reg_9829_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_254_reg_9829_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_254_reg_9829_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_12_fu_1298_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_12_reg_9837 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_256_reg_9842 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_256_reg_9842_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_256_reg_9842_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_256_reg_9842_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8879_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_120_reg_9848 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_120_reg_9848_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_13_fu_1308_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_13_reg_9855 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_8886_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_42_reg_9860 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_42_reg_9860_pp0_iter10_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_270_reg_9867 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_270_reg_9867_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_270_reg_9867_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_270_reg_9867_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln874_14_fu_1318_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_14_reg_9875 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_272_reg_9880 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_272_reg_9880_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_272_reg_9880_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_272_reg_9880_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_8897_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_126_reg_9886 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_126_reg_9886_pp0_iter10_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln874_15_fu_1328_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln874_15_reg_9893 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_fu_1331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_reg_9898 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_1_fu_1359_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_1_reg_9903 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_162_reg_9909 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_162_reg_9909_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_162_reg_9909_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_1_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_1_reg_9917 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_164_reg_9922 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_164_reg_9922_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_164_reg_9922_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_2_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_2_reg_9928 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_2_fu_1414_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_2_reg_9933 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_178_reg_9939 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_178_reg_9939_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_178_reg_9939_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_3_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_3_reg_9947 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_180_reg_9952 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_180_reg_9952_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_180_reg_9952_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_4_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_4_reg_9958 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_3_fu_1469_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_3_reg_9963 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_194_reg_9969 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_194_reg_9969_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_194_reg_9969_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_5_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_5_reg_9977 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_196_reg_9982 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_196_reg_9982_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_196_reg_9982_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_6_fu_1496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_6_reg_9988 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_4_fu_1524_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_4_reg_9993 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_210_reg_9999 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_210_reg_9999_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_210_reg_9999_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_7_fu_1538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_7_reg_10007 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_212_reg_10012 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_212_reg_10012_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_212_reg_10012_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_8_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_8_reg_10018 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_5_fu_1579_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_5_reg_10023 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_226_reg_10029 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_226_reg_10029_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_226_reg_10029_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_9_fu_1593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_9_reg_10037 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_228_reg_10042 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_228_reg_10042_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_228_reg_10042_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_10_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_10_reg_10048 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_6_fu_1634_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_6_reg_10053 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_242_reg_10059 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_242_reg_10059_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_242_reg_10059_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_11_fu_1648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_11_reg_10067 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_244_reg_10072 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_244_reg_10072_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_244_reg_10072_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_12_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_12_reg_10078 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_7_fu_1689_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_7_reg_10083 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_258_reg_10089 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_258_reg_10089_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_258_reg_10089_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_13_fu_1703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_13_reg_10097 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_260_reg_10102 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_260_reg_10102_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_260_reg_10102_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_14_fu_1716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_14_reg_10108 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1393_8_fu_1744_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_ln1393_8_reg_10113 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Result_274_reg_10119 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_274_reg_10119_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_274_reg_10119_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_15_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_15_reg_10127 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_276_reg_10132 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_276_reg_10132_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_276_reg_10132_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_1809_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_reg_10138 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_5_reg_10138_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_161_reg_10143 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_161_reg_10143_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_fu_1823_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_reg_10150 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_8_fu_1865_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_8_reg_10155 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_8_reg_10155_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_165_reg_10160 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_165_reg_10160_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_2_fu_1879_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_2_reg_10167 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_18_fu_1921_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_18_reg_10172 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_18_reg_10172_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_177_reg_10177 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_177_reg_10177_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_5_fu_1935_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_5_reg_10184 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_21_fu_1977_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_21_reg_10189 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_21_reg_10189_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_181_reg_10194 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_181_reg_10194_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_6_fu_1991_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_6_reg_10201 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_32_fu_2033_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_32_reg_10206 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_32_reg_10206_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_193_reg_10211 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_193_reg_10211_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_9_fu_2047_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_9_reg_10218 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_35_fu_2089_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_35_reg_10223 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_35_reg_10223_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_197_reg_10228 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_197_reg_10228_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_10_fu_2103_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_10_reg_10235 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_46_fu_2145_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_46_reg_10240 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_46_reg_10240_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_209_reg_10245 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_209_reg_10245_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_13_fu_2159_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_13_reg_10252 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_49_fu_2201_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_49_reg_10257 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_49_reg_10257_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_213_reg_10262 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_213_reg_10262_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_14_fu_2215_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_14_reg_10269 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_60_fu_2257_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_60_reg_10274 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_60_reg_10274_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_225_reg_10279 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_225_reg_10279_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_17_fu_2271_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_17_reg_10286 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_63_fu_2313_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_63_reg_10291 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_63_reg_10291_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_229_reg_10296 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_229_reg_10296_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_18_fu_2327_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_18_reg_10303 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_74_fu_2369_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_74_reg_10308 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_74_reg_10308_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_241_reg_10313 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_241_reg_10313_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_21_fu_2383_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_21_reg_10320 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_77_fu_2425_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_77_reg_10325 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_77_reg_10325_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_245_reg_10330 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_245_reg_10330_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_22_fu_2439_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_22_reg_10337 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_88_fu_2481_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_88_reg_10342 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_88_reg_10342_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_257_reg_10347 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_257_reg_10347_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_25_fu_2495_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_25_reg_10354 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_91_fu_2537_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_91_reg_10359 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_91_reg_10359_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_261_reg_10364 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_261_reg_10364_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_26_fu_2551_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_26_reg_10371 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_102_fu_2593_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_102_reg_10376 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_102_reg_10376_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_273_reg_10381 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_273_reg_10381_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_29_fu_2607_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_29_reg_10388 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_105_fu_2649_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_105_reg_10393 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_105_reg_10393_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_277_reg_10398 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_277_reg_10398_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_30_fu_2663_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln946_30_reg_10405 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln942_fu_2667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_reg_10410 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_reg_10416 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_2_fu_2677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_2_reg_10421 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_2_fu_2682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_2_reg_10427 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_8_fu_2687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_8_reg_10432 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_5_fu_2692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_5_reg_10438 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_10_fu_2697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_10_reg_10443 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_6_fu_2702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_6_reg_10449 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_16_fu_2707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_16_reg_10454 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_9_fu_2712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_9_reg_10460 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_18_fu_2717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_18_reg_10465 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_10_fu_2722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_10_reg_10471 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_24_fu_2727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_24_reg_10476 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_13_fu_2732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_13_reg_10482 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_26_fu_2737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_26_reg_10487 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_14_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_14_reg_10493 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_32_fu_2747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_32_reg_10498 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_17_fu_2752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_17_reg_10504 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_34_fu_2757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_34_reg_10509 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_18_fu_2762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_18_reg_10515 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_40_fu_2767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_40_reg_10520 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_21_fu_2772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_21_reg_10526 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_42_fu_2777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_42_reg_10531 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_22_fu_2782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_22_reg_10537 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_48_fu_2787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_48_reg_10542 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_25_fu_2792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_25_reg_10548 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_50_fu_2797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_50_reg_10553 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_26_fu_2802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_26_reg_10559 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_56_fu_2807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_56_reg_10564 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_29_fu_2812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_29_reg_10570 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_58_fu_2817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_58_reg_10575 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_30_fu_2822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_30_reg_10581 : STD_LOGIC_VECTOR (0 downto 0);
    signal dds_sincos_M_real_V_fu_2918_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_reg_10586 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_fu_3016_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_reg_10591 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_1_fu_3114_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_1_reg_10596 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_1_fu_3212_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_1_reg_10601 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_2_fu_3310_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_2_reg_10606 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_2_fu_3408_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_2_reg_10611 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_3_fu_3506_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_3_reg_10616 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_3_fu_3604_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_3_reg_10621 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_4_fu_3702_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_4_reg_10626 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_4_fu_3800_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_4_reg_10631 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_5_fu_3898_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_5_reg_10636 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_5_fu_3996_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_5_reg_10641 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_6_fu_4094_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_6_reg_10646 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_6_fu_4192_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_6_reg_10651 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_7_fu_4290_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_real_V_7_reg_10656 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_7_fu_4388_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal dds_sincos_M_imag_V_7_reg_10661 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1317_fu_4395_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_fu_4398_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_reg_10672 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_1_fu_4401_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_1_reg_10678 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_2_fu_4404_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_2_fu_4407_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_2_reg_10690 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_3_fu_4410_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_3_reg_10696 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_4_fu_4413_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_4_fu_4416_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_4_reg_10708 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_5_fu_4419_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_5_reg_10714 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_6_fu_4422_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_6_fu_4425_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_6_reg_10726 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_7_fu_4428_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_7_reg_10732 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_8_fu_4431_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_8_fu_4434_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_8_reg_10744 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_9_fu_4437_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_9_reg_10750 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_10_fu_4440_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_10_fu_4443_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_10_reg_10762 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_11_fu_4446_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_11_reg_10768 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_12_fu_4449_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_12_fu_4452_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_12_reg_10780 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_13_fu_4455_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_13_reg_10786 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_14_fu_4458_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_14_fu_4461_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_14_reg_10798 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_15_fu_4464_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1319_15_reg_10804 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_1_fu_4467_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_3_fu_4470_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_5_fu_4473_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_7_fu_4476_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_9_fu_4479_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_11_fu_4482_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_13_fu_4485_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1317_15_fu_4488_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8904_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8917_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8930_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8943_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8956_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8969_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8982_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8995_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_9008_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_2_reg_10938 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal grp_fu_9015_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_4_reg_10943 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_9022_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_8_reg_10948 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_9029_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_10_reg_10953 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_9036_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_14_reg_10958 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_9043_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_16_reg_10963 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_9050_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_20_reg_10968 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_9057_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_22_reg_10973 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_9064_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_26_reg_10978 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_9071_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_28_reg_10983 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_9078_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_32_reg_10988 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_9085_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_34_reg_10993 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_9092_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_38_reg_10998 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_9099_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_40_reg_11003 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_9106_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_44_reg_11008 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_9113_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_46_reg_11013 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_3_fu_4529_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_3_reg_11018 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_3_reg_11018_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_3_reg_11018_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_3_reg_11018_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_166_reg_11029 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_166_reg_11029_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_166_reg_11029_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_166_reg_11029_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_168_reg_11035 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_168_reg_11035_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_168_reg_11035_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_11040 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_reg_11040_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_reg_11040_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_5_fu_4572_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_5_fu_4572_p2 : signal is "no";
    signal ret_V_5_reg_11046 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_5_reg_11046_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_5_reg_11046_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_5_reg_11046_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_170_reg_11057 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_170_reg_11057_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_170_reg_11057_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_170_reg_11057_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_172_reg_11063 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_172_reg_11063_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_172_reg_11063_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_11068 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_reg_11068_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_reg_11068_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_9_fu_4617_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_9_reg_11074 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_9_reg_11074_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_9_reg_11074_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_9_reg_11074_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_182_reg_11085 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_182_reg_11085_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_182_reg_11085_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_182_reg_11085_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_184_reg_11091 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_184_reg_11091_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_184_reg_11091_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_11096 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_reg_11096_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_reg_11096_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_11_fu_4660_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_11_fu_4660_p2 : signal is "no";
    signal ret_V_11_reg_11102 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_11_reg_11102_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_11_reg_11102_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_11_reg_11102_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_186_reg_11113 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_186_reg_11113_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_186_reg_11113_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_186_reg_11113_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_188_reg_11119 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_188_reg_11119_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_188_reg_11119_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_11124 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_reg_11124_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_reg_11124_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_15_fu_4705_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_15_reg_11130 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_15_reg_11130_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_15_reg_11130_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_15_reg_11130_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_198_reg_11141 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_198_reg_11141_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_198_reg_11141_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_198_reg_11141_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_200_reg_11147 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_200_reg_11147_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_200_reg_11147_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_11152 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_reg_11152_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_reg_11152_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_17_fu_4748_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_17_fu_4748_p2 : signal is "no";
    signal ret_V_17_reg_11158 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_17_reg_11158_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_17_reg_11158_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_17_reg_11158_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_202_reg_11169 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_202_reg_11169_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_202_reg_11169_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_202_reg_11169_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_204_reg_11175 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_204_reg_11175_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_204_reg_11175_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_11180 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_reg_11180_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_reg_11180_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_21_fu_4793_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_21_reg_11186 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_21_reg_11186_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_21_reg_11186_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_21_reg_11186_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_214_reg_11197 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_214_reg_11197_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_214_reg_11197_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_214_reg_11197_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_216_reg_11203 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_216_reg_11203_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_216_reg_11203_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_11208 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_reg_11208_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_reg_11208_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_23_fu_4836_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_23_fu_4836_p2 : signal is "no";
    signal ret_V_23_reg_11214 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_23_reg_11214_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_23_reg_11214_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_23_reg_11214_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_218_reg_11225 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_218_reg_11225_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_218_reg_11225_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_218_reg_11225_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_220_reg_11231 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_220_reg_11231_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_220_reg_11231_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_11236 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_reg_11236_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_reg_11236_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_27_fu_4881_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_27_reg_11242 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_27_reg_11242_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_27_reg_11242_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_27_reg_11242_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_230_reg_11253 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_230_reg_11253_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_230_reg_11253_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_230_reg_11253_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_232_reg_11259 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_232_reg_11259_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_232_reg_11259_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_11264 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_reg_11264_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_reg_11264_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_29_fu_4924_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_29_fu_4924_p2 : signal is "no";
    signal ret_V_29_reg_11270 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_29_reg_11270_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_29_reg_11270_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_29_reg_11270_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_234_reg_11281 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_234_reg_11281_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_234_reg_11281_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_234_reg_11281_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_236_reg_11287 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_236_reg_11287_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_236_reg_11287_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_11292 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_reg_11292_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_reg_11292_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_33_fu_4969_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_33_reg_11298 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_33_reg_11298_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_33_reg_11298_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_33_reg_11298_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_246_reg_11309 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_246_reg_11309_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_246_reg_11309_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_246_reg_11309_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_248_reg_11315 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_248_reg_11315_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_248_reg_11315_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_11320 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_reg_11320_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_reg_11320_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_35_fu_5012_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_35_fu_5012_p2 : signal is "no";
    signal ret_V_35_reg_11326 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_35_reg_11326_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_35_reg_11326_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_35_reg_11326_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_250_reg_11337 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_250_reg_11337_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_250_reg_11337_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_250_reg_11337_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_252_reg_11343 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_252_reg_11343_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_252_reg_11343_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_11348 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_reg_11348_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_reg_11348_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_39_fu_5057_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_39_reg_11354 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_39_reg_11354_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_39_reg_11354_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_39_reg_11354_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_262_reg_11365 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_262_reg_11365_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_262_reg_11365_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_262_reg_11365_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_264_reg_11371 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_264_reg_11371_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_264_reg_11371_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_reg_11376 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_reg_11376_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_reg_11376_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_41_fu_5100_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_41_fu_5100_p2 : signal is "no";
    signal ret_V_41_reg_11382 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_41_reg_11382_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_41_reg_11382_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_41_reg_11382_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_266_reg_11393 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_266_reg_11393_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_266_reg_11393_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_266_reg_11393_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_268_reg_11399 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_268_reg_11399_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_268_reg_11399_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_11404 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_reg_11404_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_reg_11404_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_45_fu_5145_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_45_reg_11410 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_45_reg_11410_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_45_reg_11410_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_45_reg_11410_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_278_reg_11421 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_278_reg_11421_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_278_reg_11421_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_278_reg_11421_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_280_reg_11427 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_280_reg_11427_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_280_reg_11427_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_11432 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_reg_11432_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_reg_11432_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_47_fu_5188_p2 : STD_LOGIC_VECTOR (34 downto 0);
    attribute use_dsp48 of ret_V_47_fu_5188_p2 : signal is "no";
    signal ret_V_47_reg_11438 : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_47_reg_11438_pp0_iter20_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_47_reg_11438_pp0_iter21_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal ret_V_47_reg_11438_pp0_iter22_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_282_reg_11449 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_282_reg_11449_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_282_reg_11449_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_282_reg_11449_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_284_reg_11455 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_284_reg_11455_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_284_reg_11455_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_reg_11460 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_reg_11460_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_reg_11460_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln420_fu_5252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_reg_11466 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_1_fu_5291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_1_reg_11471 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_2_fu_5330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_2_reg_11476 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_3_fu_5369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_3_reg_11481 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_4_fu_5408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_4_reg_11486 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_5_fu_5447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_5_reg_11491 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_6_fu_5486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_6_reg_11496 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_7_fu_5525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_7_reg_11501 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_8_fu_5564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_8_reg_11506 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_9_fu_5603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_9_reg_11511 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_10_fu_5642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_10_reg_11516 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_11_fu_5681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_11_reg_11521 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_12_fu_5720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_12_reg_11526 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_13_fu_5759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_13_reg_11531 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_14_fu_5798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_14_reg_11536 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_15_fu_5837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln420_15_reg_11541 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_fu_5868_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_11_reg_11546 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_11_reg_11546_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_169_reg_11551 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_3_fu_5882_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_3_reg_11557 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_13_fu_5911_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_13_reg_11562 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_13_reg_11562_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_173_reg_11567 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_4_fu_5925_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_4_reg_11573 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_24_fu_5954_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_24_reg_11578 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_24_reg_11578_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_185_reg_11583 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_7_fu_5968_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_7_reg_11589 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_27_fu_5997_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_27_reg_11594 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_27_reg_11594_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_189_reg_11599 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_8_fu_6011_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_8_reg_11605 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_38_fu_6040_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_38_reg_11610 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_38_reg_11610_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_201_reg_11615 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_11_fu_6054_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_11_reg_11621 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_41_fu_6083_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_41_reg_11626 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_41_reg_11626_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_205_reg_11631 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_12_fu_6097_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_12_reg_11637 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_52_fu_6126_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_52_reg_11642 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_52_reg_11642_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_217_reg_11647 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_15_fu_6140_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_15_reg_11653 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_55_fu_6169_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_55_reg_11658 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_55_reg_11658_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_221_reg_11663 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_16_fu_6183_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_16_reg_11669 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_66_fu_6212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_66_reg_11674 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_66_reg_11674_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_233_reg_11679 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_19_fu_6226_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_19_reg_11685 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_69_fu_6255_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_69_reg_11690 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_69_reg_11690_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_237_reg_11695 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_20_fu_6269_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_20_reg_11701 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_80_fu_6298_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_80_reg_11706 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_80_reg_11706_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_249_reg_11711 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_23_fu_6312_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_23_reg_11717 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_83_fu_6341_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_83_reg_11722 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_83_reg_11722_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_253_reg_11727 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_24_fu_6355_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_24_reg_11733 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_94_fu_6384_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_94_reg_11738 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_94_reg_11738_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_265_reg_11743 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_27_fu_6398_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_27_reg_11749 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_97_fu_6427_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_97_reg_11754 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_97_reg_11754_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_269_reg_11759 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_28_fu_6441_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_28_reg_11765 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_108_fu_6470_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_108_reg_11770 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_108_reg_11770_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_281_reg_11775 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_31_fu_6484_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_31_reg_11781 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_111_fu_6513_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_111_reg_11786 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_111_reg_11786_pp0_iter22_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_285_reg_11791 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln946_32_fu_6527_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln946_32_reg_11797 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_ln942_4_fu_6531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_4_reg_11802 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_fu_6536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_reg_11807 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_6541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_reg_11813 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_6575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_reg_11819 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_3_fu_6581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_3_reg_11825 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_6_fu_6586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_6_reg_11830 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_fu_6591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_reg_11835 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_6596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_reg_11841 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_6630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_reg_11847 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_4_fu_6636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_4_reg_11853 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_12_fu_6641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_12_reg_11858 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_13_fu_6646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_13_reg_11863 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_fu_6651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_reg_11869 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_fu_6685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_reg_11875 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_7_fu_6691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_7_reg_11881 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_14_fu_6696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_14_reg_11886 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_fu_6701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_reg_11891 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_fu_6706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_reg_11897 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_fu_6740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_reg_11903 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_8_fu_6746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_8_reg_11909 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_20_fu_6751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_20_reg_11914 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_21_fu_6756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_21_reg_11919 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_fu_6761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_10_reg_11925 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_10_fu_6795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_10_reg_11931 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_11_fu_6801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_11_reg_11937 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_22_fu_6806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_22_reg_11942 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_23_fu_6811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_23_reg_11947 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_fu_6816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_11_reg_11953 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_11_fu_6850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_11_reg_11959 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_12_fu_6856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_12_reg_11965 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_28_fu_6861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_28_reg_11970 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_29_fu_6866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_29_reg_11975 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_14_fu_6871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_14_reg_11981 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_fu_6905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_14_reg_11987 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_15_fu_6911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_15_reg_11993 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_30_fu_6916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_30_reg_11998 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_31_fu_6921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_31_reg_12003 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_15_fu_6926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_15_reg_12009 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_fu_6960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_15_reg_12015 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_16_fu_6966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_16_reg_12021 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_36_fu_6971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_36_reg_12026 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_37_fu_6976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_37_reg_12031 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_18_fu_6981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_18_reg_12037 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_18_fu_7015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_18_reg_12043 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_19_fu_7021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_19_reg_12049 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_38_fu_7026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_38_reg_12054 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_39_fu_7031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_39_reg_12059 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_19_fu_7036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_19_reg_12065 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_19_fu_7070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_19_reg_12071 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_20_fu_7076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_20_reg_12077 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_44_fu_7081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_44_reg_12082 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_45_fu_7086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_45_reg_12087 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_22_fu_7091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_22_reg_12093 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_22_fu_7125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_22_reg_12099 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_23_fu_7131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_23_reg_12105 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_46_fu_7136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_46_reg_12110 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_47_fu_7141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_47_reg_12115 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_23_fu_7146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_23_reg_12121 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_23_fu_7180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_23_reg_12127 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_24_fu_7186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_24_reg_12133 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_52_fu_7191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_52_reg_12138 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_53_fu_7196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_53_reg_12143 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_26_fu_7201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_26_reg_12149 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_26_fu_7235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_26_reg_12155 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_27_fu_7241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_27_reg_12161 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_54_fu_7246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_54_reg_12166 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_55_fu_7251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_55_reg_12171 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_27_fu_7256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_27_reg_12177 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_27_fu_7290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_27_reg_12183 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_28_fu_7296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_28_reg_12189 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_60_fu_7301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_60_reg_12194 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_61_fu_7306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_61_reg_12199 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_30_fu_7311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_30_reg_12205 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_30_fu_7345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_30_reg_12211 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_31_fu_7351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_31_reg_12217 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_62_fu_7356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_62_reg_12222 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_63_fu_7361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_63_reg_12227 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_31_fu_7366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_31_reg_12233 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_31_fu_7400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_31_reg_12239 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_32_fu_7406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_32_reg_12245 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal grp_phase_sincos_LUT_fu_333_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_333_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_333_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_333_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_333_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_333_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_333_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call22 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call22 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call22 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call22 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call22 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call22 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call22 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call22 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call22 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call22 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call22 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call22 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call22 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call22 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call22 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call22 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call22 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call22 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call22 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call22 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call22 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call22 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call22 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call22 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp33 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_342_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_342_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_342_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_342_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_342_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_342_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_342_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call209 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call209 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call209 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call209 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call209 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call209 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call209 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call209 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call209 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call209 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call209 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call209 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call209 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call209 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call209 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call209 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call209 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call209 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call209 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call209 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call209 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call209 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call209 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call209 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call209 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp39 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_351_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_351_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_351_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_351_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_351_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_351_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_351_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call396 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call396 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call396 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call396 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call396 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call396 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call396 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call396 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call396 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call396 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call396 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call396 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call396 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call396 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call396 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call396 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call396 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call396 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call396 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call396 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call396 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call396 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call396 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call396 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call396 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp45 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_360_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_360_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_360_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_360_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_360_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_360_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_360_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call583 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call583 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call583 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call583 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call583 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call583 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call583 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call583 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call583 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call583 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call583 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call583 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call583 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call583 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call583 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call583 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call583 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call583 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call583 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call583 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call583 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call583 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call583 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call583 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call583 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp51 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_369_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_369_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_369_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_369_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_369_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_369_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_369_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call770 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call770 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call770 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call770 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call770 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call770 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call770 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call770 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call770 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call770 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call770 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call770 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call770 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call770 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call770 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call770 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call770 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call770 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call770 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call770 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call770 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call770 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call770 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call770 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call770 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp57 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_378_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_378_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_378_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_378_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_378_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_378_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_378_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call957 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call957 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call957 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call957 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call957 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call957 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call957 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call957 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call957 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call957 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call957 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call957 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call957 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call957 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call957 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call957 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call957 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call957 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call957 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call957 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call957 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call957 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call957 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call957 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call957 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp63 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_387_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_387_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_387_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_387_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_387_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_387_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_387_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call1144 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call1144 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call1144 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call1144 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call1144 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call1144 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call1144 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call1144 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call1144 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call1144 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call1144 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call1144 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call1144 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call1144 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call1144 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call1144 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call1144 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call1144 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call1144 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call1144 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call1144 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call1144 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call1144 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call1144 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call1144 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp69 : BOOLEAN;
    signal grp_phase_sincos_LUT_fu_396_ap_start : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_396_ap_done : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_396_ap_idle : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_396_ap_ready : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_396_ap_ce : STD_LOGIC;
    signal grp_phase_sincos_LUT_fu_396_acc : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_phase_sincos_LUT_fu_396_ap_return : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call1331 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call1331 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call1331 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call1331 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call1331 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call1331 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call1331 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call1331 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call1331 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call1331 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call1331 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call1331 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call1331 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call1331 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call1331 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call1331 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call1331 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call1331 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call1331 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call1331 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call1331 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call1331 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call1331 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call1331 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call1331 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp75 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal lhs_V_1_fu_1083_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_8_fu_1094_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_16_fu_1105_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_24_fu_1116_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_32_fu_1127_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_40_fu_1138_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_48_fu_1149_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_56_fu_1160_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_2_fu_1336_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_fu_1343_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_1_fu_1347_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_1_fu_1350_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_1_fu_1353_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_10_fu_1391_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_2_fu_1398_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_5_fu_1402_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_3_fu_1405_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_7_fu_1408_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_18_fu_1446_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_4_fu_1453_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_9_fu_1457_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_5_fu_1460_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_13_fu_1463_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_26_fu_1501_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_6_fu_1508_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_13_fu_1512_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_7_fu_1515_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_19_fu_1518_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_34_fu_1556_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_8_fu_1563_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_17_fu_1567_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_9_fu_1570_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_25_fu_1573_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_42_fu_1611_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_10_fu_1618_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_21_fu_1622_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_11_fu_1625_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_31_fu_1628_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_50_fu_1666_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_12_fu_1673_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_25_fu_1677_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_13_fu_1680_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_37_fu_1683_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal lhs_V_58_fu_1721_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal sext_ln1393_14_fu_1728_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln859_29_fu_1732_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal sext_ln1393_15_fu_1735_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_43_fu_1738_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Result_s_fu_1780_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_fu_1794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_159_fu_1787_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_fu_1799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_4_fu_1771_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_fu_1805_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_5_fu_1836_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_1_fu_1850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_163_fu_1843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_1_fu_1855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_1827_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_1_fu_1861_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_20_fu_1892_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_4_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_175_fu_1899_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_4_fu_1911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_17_fu_1883_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_4_fu_1917_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_25_fu_1948_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_5_fu_1962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_179_fu_1955_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_5_fu_1967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_20_fu_1939_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_5_fu_1973_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_40_fu_2004_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_8_fu_2018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_191_fu_2011_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_8_fu_2023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_31_fu_1995_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_8_fu_2029_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_45_fu_2060_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_9_fu_2074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_195_fu_2067_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_9_fu_2079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_34_fu_2051_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_9_fu_2085_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_60_fu_2116_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_12_fu_2130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_207_fu_2123_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_12_fu_2135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_45_fu_2107_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_12_fu_2141_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_65_fu_2172_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_13_fu_2186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_211_fu_2179_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_13_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_48_fu_2163_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_13_fu_2197_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_80_fu_2228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_16_fu_2242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_223_fu_2235_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_16_fu_2247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_59_fu_2219_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_16_fu_2253_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_85_fu_2284_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_17_fu_2298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_227_fu_2291_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_17_fu_2303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_62_fu_2275_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_17_fu_2309_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_100_fu_2340_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_20_fu_2354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_239_fu_2347_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_20_fu_2359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_73_fu_2331_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_20_fu_2365_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_105_fu_2396_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_21_fu_2410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_243_fu_2403_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_21_fu_2415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_76_fu_2387_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_21_fu_2421_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_120_fu_2452_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_24_fu_2466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_255_fu_2459_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_24_fu_2471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_fu_2443_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_24_fu_2477_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_125_fu_2508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_25_fu_2522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_259_fu_2515_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_25_fu_2527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_90_fu_2499_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_25_fu_2533_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_140_fu_2564_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_28_fu_2578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_271_fu_2571_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_28_fu_2583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_101_fu_2555_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_28_fu_2589_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_145_fu_2620_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_29_fu_2634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_275_fu_2627_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_29_fu_2639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_104_fu_2611_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln423_29_fu_2645_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_1_fu_2827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_2831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_fu_2850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_2836_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_fu_2860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_fu_2866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_2843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_1_fu_2877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_fu_2883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_fu_2855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_1_fu_2888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_fu_2893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_2899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_fu_2912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_1_fu_2904_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_3_fu_2925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_2929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_1_fu_2948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_2934_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_1_fu_2958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_1_fu_2964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_2941_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_3_fu_2975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_2_fu_2981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_1_fu_2953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_3_fu_2986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_2_fu_2991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_2997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_1_fu_3010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_fu_3002_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_9_fu_3023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_fu_3027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_2_fu_3046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_4_fu_3032_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_6_fu_3056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_4_fu_3062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_4_fu_3039_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_9_fu_3073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_8_fu_3079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_2_fu_3051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_9_fu_3084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_6_fu_3089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_3067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_3095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_4_fu_3108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_8_fu_3100_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_11_fu_3121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_fu_3125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_3_fu_3144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_fu_3130_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_7_fu_3154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_5_fu_3160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_fu_3137_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_11_fu_3171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_10_fu_3177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_3_fu_3149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_11_fu_3182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_8_fu_3187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_3165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_3193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_5_fu_3206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_10_fu_3198_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_17_fu_3219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_8_fu_3223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_4_fu_3242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_8_fu_3228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_12_fu_3252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_8_fu_3258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_8_fu_3235_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_17_fu_3269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_16_fu_3275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_4_fu_3247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_17_fu_3280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_12_fu_3285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_8_fu_3263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_8_fu_3291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_8_fu_3304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_16_fu_3296_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_19_fu_3317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_9_fu_3321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_5_fu_3340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_9_fu_3326_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_13_fu_3350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_9_fu_3356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_9_fu_3333_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_19_fu_3367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_18_fu_3373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_5_fu_3345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_19_fu_3378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_14_fu_3383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_9_fu_3361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_9_fu_3389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_9_fu_3402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_18_fu_3394_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_25_fu_3415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_12_fu_3419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_6_fu_3438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_12_fu_3424_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_18_fu_3448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_12_fu_3454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_12_fu_3431_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_25_fu_3465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_24_fu_3471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_6_fu_3443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_25_fu_3476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_18_fu_3481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_12_fu_3459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_12_fu_3487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_12_fu_3500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_24_fu_3492_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_27_fu_3513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_13_fu_3517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_7_fu_3536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_13_fu_3522_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_19_fu_3546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_13_fu_3552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_13_fu_3529_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_27_fu_3563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_26_fu_3569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_7_fu_3541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_27_fu_3574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_20_fu_3579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_13_fu_3557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_13_fu_3585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_13_fu_3598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_26_fu_3590_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_33_fu_3611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_16_fu_3615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_8_fu_3634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_16_fu_3620_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_24_fu_3644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_16_fu_3650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_16_fu_3627_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_33_fu_3661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_32_fu_3667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_8_fu_3639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_33_fu_3672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_24_fu_3677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_16_fu_3655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_16_fu_3683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_16_fu_3696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_32_fu_3688_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_35_fu_3709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_17_fu_3713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_9_fu_3732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_17_fu_3718_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_25_fu_3742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_17_fu_3748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_17_fu_3725_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_35_fu_3759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_34_fu_3765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_9_fu_3737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_35_fu_3770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_26_fu_3775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_17_fu_3753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_17_fu_3781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_17_fu_3794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_34_fu_3786_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_41_fu_3807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_20_fu_3811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_10_fu_3830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_20_fu_3816_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_30_fu_3840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_20_fu_3846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_20_fu_3823_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_41_fu_3857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_40_fu_3863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_10_fu_3835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_41_fu_3868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_30_fu_3873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_20_fu_3851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_20_fu_3879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_20_fu_3892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_40_fu_3884_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_43_fu_3905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_21_fu_3909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_11_fu_3928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_21_fu_3914_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_31_fu_3938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_21_fu_3944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_21_fu_3921_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_43_fu_3955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_42_fu_3961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_11_fu_3933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_43_fu_3966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_32_fu_3971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_21_fu_3949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_21_fu_3977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_21_fu_3990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_42_fu_3982_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_49_fu_4003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_24_fu_4007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_12_fu_4026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_24_fu_4012_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_36_fu_4036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_24_fu_4042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_24_fu_4019_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_49_fu_4053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_48_fu_4059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_12_fu_4031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_49_fu_4064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_36_fu_4069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_24_fu_4047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_24_fu_4075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_24_fu_4088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_48_fu_4080_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_51_fu_4101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_25_fu_4105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_13_fu_4124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_25_fu_4110_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_37_fu_4134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_25_fu_4140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_25_fu_4117_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_51_fu_4151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_50_fu_4157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_13_fu_4129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_51_fu_4162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_38_fu_4167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_25_fu_4145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_25_fu_4173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_25_fu_4186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_50_fu_4178_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_57_fu_4199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_28_fu_4203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_14_fu_4222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_28_fu_4208_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_42_fu_4232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_28_fu_4238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_28_fu_4215_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_57_fu_4249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_56_fu_4255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_14_fu_4227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_57_fu_4260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_42_fu_4265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_28_fu_4243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_28_fu_4271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_28_fu_4284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_56_fu_4276_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_59_fu_4297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_29_fu_4301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln937_15_fu_4320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_29_fu_4306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_43_fu_4330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_29_fu_4336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_29_fu_4313_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_59_fu_4347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_58_fu_4353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln937_15_fu_4325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_59_fu_4358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln944_44_fu_4363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_29_fu_4341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_29_fu_4369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_29_fu_4382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_58_fu_4374_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_8910_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8923_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8936_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8949_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8962_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8975_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_8988_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_9001_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal rhs_3_fu_4518_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_1_fu_4515_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_2_fu_4525_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_5_fu_4561_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_3_fu_4568_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_9_fu_4606_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_5_fu_4603_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_6_fu_4613_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_11_fu_4649_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_7_fu_4656_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_15_fu_4694_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_9_fu_4691_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_10_fu_4701_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_17_fu_4737_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_11_fu_4744_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_21_fu_4782_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_13_fu_4779_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_14_fu_4789_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_23_fu_4825_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_15_fu_4832_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_27_fu_4870_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_17_fu_4867_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_18_fu_4877_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_29_fu_4913_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_19_fu_4920_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_33_fu_4958_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_21_fu_4955_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_22_fu_4965_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_35_fu_5001_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_23_fu_5008_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_39_fu_5046_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_25_fu_5043_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_26_fu_5053_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_41_fu_5089_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_27_fu_5096_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_45_fu_5134_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_29_fu_5131_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sext_ln1394_30_fu_5141_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal rhs_47_fu_5177_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1394_31_fu_5184_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln420_fu_5226_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_5219_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_5235_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_31_fu_5229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_2_fu_5244_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_1_fu_5265_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_5258_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_5274_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_32_fu_5268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_3_fu_5283_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_2_fu_5304_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_5297_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_5313_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_33_fu_5307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_6_fu_5322_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_3_fu_5343_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_5336_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_5352_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_34_fu_5346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_7_fu_5361_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_4_fu_5382_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_5375_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_5391_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_35_fu_5385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_s_fu_5400_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_5_fu_5421_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_5414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_5430_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_36_fu_5424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_10_fu_5439_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_6_fu_5460_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_5453_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_5469_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_37_fu_5463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_11_fu_5478_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_7_fu_5499_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_116_fu_5492_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_5508_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_38_fu_5502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_14_fu_5517_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_8_fu_5538_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_fu_5531_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_5547_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_39_fu_5541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_15_fu_5556_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_9_fu_5577_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_151_fu_5570_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_5586_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_40_fu_5580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_18_fu_5595_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_10_fu_5616_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_168_fu_5609_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_5625_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_41_fu_5619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_19_fu_5634_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_11_fu_5655_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_175_fu_5648_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_5664_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_42_fu_5658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_22_fu_5673_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_12_fu_5694_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_192_fu_5687_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_5703_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_43_fu_5697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_23_fu_5712_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_13_fu_5733_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_199_fu_5726_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_5742_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_44_fu_5736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_26_fu_5751_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_14_fu_5772_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_216_fu_5765_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_5781_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_45_fu_5775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_27_fu_5790_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln420_15_fu_5811_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_223_fu_5804_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_5820_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln420_46_fu_5814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln420_30_fu_5829_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_167_fu_5852_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_2_fu_5859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_fu_5843_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_2_fu_5864_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_171_fu_5895_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_3_fu_5902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_fu_5886_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_3_fu_5907_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_183_fu_5938_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_6_fu_5945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_23_fu_5929_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_6_fu_5950_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_187_fu_5981_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_7_fu_5988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_26_fu_5972_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_7_fu_5993_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_199_fu_6024_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_10_fu_6031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_37_fu_6015_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_10_fu_6036_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_203_fu_6067_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_11_fu_6074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_40_fu_6058_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_11_fu_6079_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_215_fu_6110_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_14_fu_6117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_51_fu_6101_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_14_fu_6122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_219_fu_6153_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_15_fu_6160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_54_fu_6144_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_15_fu_6165_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_231_fu_6196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_18_fu_6203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_65_fu_6187_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_18_fu_6208_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_235_fu_6239_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_19_fu_6246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_68_fu_6230_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_19_fu_6251_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_247_fu_6282_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_22_fu_6289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_79_fu_6273_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_22_fu_6294_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_251_fu_6325_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_23_fu_6332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_82_fu_6316_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_23_fu_6337_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_263_fu_6368_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_26_fu_6375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_93_fu_6359_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_26_fu_6380_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_267_fu_6411_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_27_fu_6418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_96_fu_6402_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_27_fu_6423_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_279_fu_6454_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_30_fu_6461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_107_fu_6445_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_30_fu_6466_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_283_fu_6497_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln420_31_fu_6504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_110_fu_6488_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln423_31_fu_6509_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Range1_all_zeros_2_fu_6546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_6551_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_2_fu_6559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_2_fu_6565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_3_fu_6570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_6601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_3_fu_6606_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_4_fu_6614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_3_fu_6620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_5_fu_6625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_fu_6656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_fu_6661_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_8_fu_6669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_6_fu_6675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_9_fu_6680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_fu_6711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_fu_6716_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_10_fu_6724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_7_fu_6730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_11_fu_6735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_10_fu_6766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_10_fu_6771_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_14_fu_6779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_10_fu_6785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_15_fu_6790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_11_fu_6821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_11_fu_6826_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_16_fu_6834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_11_fu_6840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_17_fu_6845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_14_fu_6876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_14_fu_6881_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_20_fu_6889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_14_fu_6895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_21_fu_6900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_15_fu_6931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_15_fu_6936_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_22_fu_6944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_15_fu_6950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_23_fu_6955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_18_fu_6986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_18_fu_6991_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_26_fu_6999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_18_fu_7005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_27_fu_7010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_19_fu_7041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_19_fu_7046_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_28_fu_7054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_19_fu_7060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_29_fu_7065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_22_fu_7096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_22_fu_7101_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_32_fu_7109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_22_fu_7115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_33_fu_7120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_23_fu_7151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_23_fu_7156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_34_fu_7164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_23_fu_7170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_35_fu_7175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_26_fu_7206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_26_fu_7211_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_38_fu_7219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_26_fu_7225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_39_fu_7230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_27_fu_7261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_27_fu_7266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_40_fu_7274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_27_fu_7280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_41_fu_7285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_30_fu_7316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_30_fu_7321_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_44_fu_7329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_30_fu_7335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_45_fu_7340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_31_fu_7371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_31_fu_7376_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_46_fu_7384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln941_31_fu_7390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln941_47_fu_7395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_7418_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_7411_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_fu_7425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_fu_7431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_7437_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_5_fu_7447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_4_fu_7453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_fu_7443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_5_fu_7458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_fu_7463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_7469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_2_fu_7481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_3_fu_7474_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_fu_7500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_fu_7493_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_1_fu_7507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_1_fu_7513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_3_fu_7519_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_7_fu_7529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_6_fu_7535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_1_fu_7525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_7_fu_7540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_1_fu_7545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_7551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_3_fu_7563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_5_fu_7556_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_7582_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_2_fu_7575_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_2_fu_7589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_2_fu_7595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_fu_7601_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_13_fu_7611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_12_fu_7617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_2_fu_7607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_13_fu_7622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_2_fu_7627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_fu_7633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_6_fu_7645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_12_fu_7638_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_fu_7664_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_3_fu_7657_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_3_fu_7671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_3_fu_7677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_fu_7683_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_15_fu_7693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_14_fu_7699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_3_fu_7689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_15_fu_7704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_3_fu_7709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_fu_7715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_7_fu_7727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_14_fu_7720_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_75_fu_7746_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_4_fu_7739_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_4_fu_7753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_4_fu_7759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_10_fu_7765_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_21_fu_7775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_20_fu_7781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_4_fu_7771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_21_fu_7786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_4_fu_7791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_10_fu_7797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_10_fu_7809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_20_fu_7802_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_85_fu_7828_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_fu_7821_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_5_fu_7835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_5_fu_7841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_11_fu_7847_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_23_fu_7857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_22_fu_7863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_5_fu_7853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_23_fu_7868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_5_fu_7873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_11_fu_7879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_11_fu_7891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_22_fu_7884_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_113_fu_7910_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_6_fu_7903_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_6_fu_7917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_6_fu_7923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_14_fu_7929_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_29_fu_7939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_28_fu_7945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_6_fu_7935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_29_fu_7950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_6_fu_7955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_14_fu_7961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_14_fu_7973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_28_fu_7966_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_127_fu_7992_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_7_fu_7985_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_7_fu_7999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_7_fu_8005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_15_fu_8011_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_31_fu_8021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_30_fu_8027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_7_fu_8017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_31_fu_8032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_7_fu_8037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_15_fu_8043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_15_fu_8055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_30_fu_8048_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_149_fu_8074_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_8_fu_8067_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_8_fu_8081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_8_fu_8087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_18_fu_8093_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_37_fu_8103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_36_fu_8109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_8_fu_8099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_37_fu_8114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_8_fu_8119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_18_fu_8125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_18_fu_8137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_36_fu_8130_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_156_fu_8156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_9_fu_8149_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_9_fu_8163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_9_fu_8169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_19_fu_8175_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_39_fu_8185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_38_fu_8191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_9_fu_8181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_39_fu_8196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_9_fu_8201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_19_fu_8207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_19_fu_8219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_38_fu_8212_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_173_fu_8238_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_10_fu_8231_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_10_fu_8245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_10_fu_8251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_22_fu_8257_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_45_fu_8267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_44_fu_8273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_10_fu_8263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_45_fu_8278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_10_fu_8283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_22_fu_8289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_22_fu_8301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_44_fu_8294_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_180_fu_8320_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_11_fu_8313_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_11_fu_8327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_11_fu_8333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_23_fu_8339_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_47_fu_8349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_46_fu_8355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_11_fu_8345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_47_fu_8360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_11_fu_8365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_23_fu_8371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_23_fu_8383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_46_fu_8376_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_197_fu_8402_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_12_fu_8395_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_12_fu_8409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_12_fu_8415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_26_fu_8421_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_53_fu_8431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_52_fu_8437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_12_fu_8427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_53_fu_8442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_12_fu_8447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_26_fu_8453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_26_fu_8465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_52_fu_8458_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_204_fu_8484_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_13_fu_8477_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_13_fu_8491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_13_fu_8497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_27_fu_8503_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_55_fu_8513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_54_fu_8519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_13_fu_8509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_55_fu_8524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_13_fu_8529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_27_fu_8535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_27_fu_8547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_54_fu_8540_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_221_fu_8566_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_14_fu_8559_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_14_fu_8573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_14_fu_8579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_30_fu_8585_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_61_fu_8595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_60_fu_8601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_14_fu_8591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_61_fu_8606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_14_fu_8611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_30_fu_8617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_30_fu_8629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_60_fu_8622_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_228_fu_8648_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_15_fu_8641_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln936_15_fu_8655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln936_15_fu_8661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_31_fu_8667_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln942_63_fu_8677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_62_fu_8683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln937_15_fu_8673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln944_63_fu_8688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln944_15_fu_8693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_31_fu_8699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln392_31_fu_8711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln392_62_fu_8704_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_128_fu_8716_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_127_fu_8634_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_126_fu_8552_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_125_fu_8470_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_124_fu_8388_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_123_fu_8306_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_122_fu_8224_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_121_fu_8142_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_120_fu_8060_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_119_fu_7978_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_118_fu_7896_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_117_fu_7814_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_116_fu_7732_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_115_fu_7650_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_114_fu_7568_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_fu_7486_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8760_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8771_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8778_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8789_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8796_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8807_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8814_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8825_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8832_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8843_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8850_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8861_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8868_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8879_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8886_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8897_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8904_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8910_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8917_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8923_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8930_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8936_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8943_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8949_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8956_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8962_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8969_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8975_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8982_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8988_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8995_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9001_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9008_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9008_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9015_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9015_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9022_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9022_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9029_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9029_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9036_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9036_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9043_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9043_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9050_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9050_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9057_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9057_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9064_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9064_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9071_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9071_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9078_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9078_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9085_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9085_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9092_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9092_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9099_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9099_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9106_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9106_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_9113_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_9113_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_8760_ce : STD_LOGIC;
    signal grp_fu_8771_ce : STD_LOGIC;
    signal grp_fu_8778_ce : STD_LOGIC;
    signal grp_fu_8789_ce : STD_LOGIC;
    signal grp_fu_8796_ce : STD_LOGIC;
    signal grp_fu_8807_ce : STD_LOGIC;
    signal grp_fu_8814_ce : STD_LOGIC;
    signal grp_fu_8825_ce : STD_LOGIC;
    signal grp_fu_8832_ce : STD_LOGIC;
    signal grp_fu_8843_ce : STD_LOGIC;
    signal grp_fu_8850_ce : STD_LOGIC;
    signal grp_fu_8861_ce : STD_LOGIC;
    signal grp_fu_8868_ce : STD_LOGIC;
    signal grp_fu_8879_ce : STD_LOGIC;
    signal grp_fu_8886_ce : STD_LOGIC;
    signal grp_fu_8897_ce : STD_LOGIC;
    signal grp_fu_8904_ce : STD_LOGIC;
    signal grp_fu_8910_ce : STD_LOGIC;
    signal grp_fu_8917_ce : STD_LOGIC;
    signal grp_fu_8923_ce : STD_LOGIC;
    signal grp_fu_8930_ce : STD_LOGIC;
    signal grp_fu_8936_ce : STD_LOGIC;
    signal grp_fu_8943_ce : STD_LOGIC;
    signal grp_fu_8949_ce : STD_LOGIC;
    signal grp_fu_8956_ce : STD_LOGIC;
    signal grp_fu_8962_ce : STD_LOGIC;
    signal grp_fu_8969_ce : STD_LOGIC;
    signal grp_fu_8975_ce : STD_LOGIC;
    signal grp_fu_8982_ce : STD_LOGIC;
    signal grp_fu_8988_ce : STD_LOGIC;
    signal grp_fu_8995_ce : STD_LOGIC;
    signal grp_fu_9001_ce : STD_LOGIC;
    signal grp_fu_9008_ce : STD_LOGIC;
    signal grp_fu_9015_ce : STD_LOGIC;
    signal grp_fu_9022_ce : STD_LOGIC;
    signal grp_fu_9029_ce : STD_LOGIC;
    signal grp_fu_9036_ce : STD_LOGIC;
    signal grp_fu_9043_ce : STD_LOGIC;
    signal grp_fu_9050_ce : STD_LOGIC;
    signal grp_fu_9057_ce : STD_LOGIC;
    signal grp_fu_9064_ce : STD_LOGIC;
    signal grp_fu_9071_ce : STD_LOGIC;
    signal grp_fu_9078_ce : STD_LOGIC;
    signal grp_fu_9085_ce : STD_LOGIC;
    signal grp_fu_9092_ce : STD_LOGIC;
    signal grp_fu_9099_ce : STD_LOGIC;
    signal grp_fu_9106_ce : STD_LOGIC;
    signal grp_fu_9113_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_ddc_control_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ddc_control_out_TDATA_int_regslice : STD_LOGIC_VECTOR (679 downto 0);
    signal ddc_control_out_TVALID_int_regslice : STD_LOGIC;
    signal ddc_control_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_ddc_control_out_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ddc_control_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal ddc_control_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (84 downto 0);
    signal regslice_both_ddc_control_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ddc_control_out_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ddc_control_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal ddc_control_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (84 downto 0);
    signal regslice_both_ddc_control_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ddc_control_out_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ddc_control_out_V_user_V_U_apdone_blk : STD_LOGIC;
    signal ddc_control_out_TUSER_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_ddc_control_out_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ddc_control_out_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ddc_control_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal ddc_control_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_ddc_control_out_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ddc_control_out_V_last_V_U_ack_in : STD_LOGIC;
    signal res_out_TDATA_int_regslice : STD_LOGIC_VECTOR (255 downto 0);
    signal res_out_TVALID_int_regslice : STD_LOGIC;
    signal res_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_res_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_res_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_res_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_res_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_res_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_res_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_res_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_res_out_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_res_out_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_res_out_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_res_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_res_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_res_out_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dds_ddc_center_phase_sincos_LUT IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        acc : IN STD_LOGIC_VECTOR (20 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (42 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component dds_ddc_center_mul_mul_16ns_18s_34_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component dds_ddc_center_mul_mul_18s_16s_34_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (33 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (33 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (34 downto 0) );
    end component;


    component dds_ddc_center_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_phase_sincos_LUT_fu_333 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_333_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_333_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_333_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_333_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_333_ap_ce,
        acc => grp_phase_sincos_LUT_fu_333_acc,
        ap_return => grp_phase_sincos_LUT_fu_333_ap_return);

    grp_phase_sincos_LUT_fu_342 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_342_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_342_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_342_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_342_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_342_ap_ce,
        acc => grp_phase_sincos_LUT_fu_342_acc,
        ap_return => grp_phase_sincos_LUT_fu_342_ap_return);

    grp_phase_sincos_LUT_fu_351 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_351_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_351_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_351_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_351_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_351_ap_ce,
        acc => grp_phase_sincos_LUT_fu_351_acc,
        ap_return => grp_phase_sincos_LUT_fu_351_ap_return);

    grp_phase_sincos_LUT_fu_360 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_360_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_360_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_360_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_360_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_360_ap_ce,
        acc => grp_phase_sincos_LUT_fu_360_acc,
        ap_return => grp_phase_sincos_LUT_fu_360_ap_return);

    grp_phase_sincos_LUT_fu_369 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_369_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_369_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_369_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_369_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_369_ap_ce,
        acc => grp_phase_sincos_LUT_fu_369_acc,
        ap_return => grp_phase_sincos_LUT_fu_369_ap_return);

    grp_phase_sincos_LUT_fu_378 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_378_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_378_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_378_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_378_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_378_ap_ce,
        acc => grp_phase_sincos_LUT_fu_378_acc,
        ap_return => grp_phase_sincos_LUT_fu_378_ap_return);

    grp_phase_sincos_LUT_fu_387 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_387_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_387_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_387_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_387_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_387_ap_ce,
        acc => grp_phase_sincos_LUT_fu_387_acc,
        ap_return => grp_phase_sincos_LUT_fu_387_ap_return);

    grp_phase_sincos_LUT_fu_396 : component dds_ddc_center_phase_sincos_LUT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_phase_sincos_LUT_fu_396_ap_start,
        ap_done => grp_phase_sincos_LUT_fu_396_ap_done,
        ap_idle => grp_phase_sincos_LUT_fu_396_ap_idle,
        ap_ready => grp_phase_sincos_LUT_fu_396_ap_ready,
        ap_ce => grp_phase_sincos_LUT_fu_396_ap_ce,
        acc => grp_phase_sincos_LUT_fu_396_acc,
        ap_return => grp_phase_sincos_LUT_fu_396_ap_return);

    mac_mulsub_18s_16ns_43s_44_4_1_U4 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_reg_9296,
        din1 => grp_fu_8760_p1,
        din2 => lhs_V_1_fu_1083_p3,
        ce => grp_fu_8760_ce,
        dout => grp_fu_8760_p3);

    mul_mul_16ns_18s_34_4_1_U5 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8771_p0,
        din1 => dds_cos_word_V_reg_9290,
        ce => grp_fu_8771_ce,
        dout => grp_fu_8771_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U6 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_1_reg_9313,
        din1 => grp_fu_8778_p1,
        din2 => lhs_V_8_fu_1094_p3,
        ce => grp_fu_8778_ce,
        dout => grp_fu_8778_p3);

    mul_mul_16ns_18s_34_4_1_U7 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8789_p0,
        din1 => dds_cos_word_V_1_reg_9307,
        ce => grp_fu_8789_ce,
        dout => grp_fu_8789_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U8 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_2_reg_9330,
        din1 => grp_fu_8796_p1,
        din2 => lhs_V_16_fu_1105_p3,
        ce => grp_fu_8796_ce,
        dout => grp_fu_8796_p3);

    mul_mul_16ns_18s_34_4_1_U9 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8807_p0,
        din1 => dds_cos_word_V_2_reg_9324,
        ce => grp_fu_8807_ce,
        dout => grp_fu_8807_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U10 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_3_reg_9347,
        din1 => grp_fu_8814_p1,
        din2 => lhs_V_24_fu_1116_p3,
        ce => grp_fu_8814_ce,
        dout => grp_fu_8814_p3);

    mul_mul_16ns_18s_34_4_1_U11 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8825_p0,
        din1 => dds_cos_word_V_3_reg_9341,
        ce => grp_fu_8825_ce,
        dout => grp_fu_8825_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U12 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_4_reg_9364,
        din1 => grp_fu_8832_p1,
        din2 => lhs_V_32_fu_1127_p3,
        ce => grp_fu_8832_ce,
        dout => grp_fu_8832_p3);

    mul_mul_16ns_18s_34_4_1_U13 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8843_p0,
        din1 => dds_cos_word_V_4_reg_9358,
        ce => grp_fu_8843_ce,
        dout => grp_fu_8843_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U14 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_5_reg_9381,
        din1 => grp_fu_8850_p1,
        din2 => lhs_V_40_fu_1138_p3,
        ce => grp_fu_8850_ce,
        dout => grp_fu_8850_p3);

    mul_mul_16ns_18s_34_4_1_U15 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8861_p0,
        din1 => dds_cos_word_V_5_reg_9375,
        ce => grp_fu_8861_ce,
        dout => grp_fu_8861_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U16 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_6_reg_9398,
        din1 => grp_fu_8868_p1,
        din2 => lhs_V_48_fu_1149_p3,
        ce => grp_fu_8868_ce,
        dout => grp_fu_8868_p3);

    mul_mul_16ns_18s_34_4_1_U17 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8879_p0,
        din1 => dds_cos_word_V_6_reg_9392,
        ce => grp_fu_8879_ce,
        dout => grp_fu_8879_p2);

    mac_mulsub_18s_16ns_43s_44_4_1_U18 : component dds_ddc_center_mac_mulsub_18s_16ns_43s_44_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 43,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sin_word_V_7_reg_9415,
        din1 => grp_fu_8886_p1,
        din2 => lhs_V_56_fu_1160_p3,
        ce => grp_fu_8886_ce,
        dout => grp_fu_8886_p3);

    mul_mul_16ns_18s_34_4_1_U19 : component dds_ddc_center_mul_mul_16ns_18s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 18,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_8897_p0,
        din1 => dds_cos_word_V_7_reg_9409,
        ce => grp_fu_8897_ce,
        dout => grp_fu_8897_p2);

    mul_mul_18s_16s_34_4_1_U20 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_reg_10586,
        din1 => grp_fu_8904_p1,
        ce => grp_fu_8904_ce,
        dout => grp_fu_8904_p2);

    mul_mul_18s_16s_34_4_1_U21 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_reg_10591,
        din1 => grp_fu_8910_p1,
        ce => grp_fu_8910_ce,
        dout => grp_fu_8910_p2);

    mul_mul_18s_16s_34_4_1_U22 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_1_reg_10596,
        din1 => grp_fu_8917_p1,
        ce => grp_fu_8917_ce,
        dout => grp_fu_8917_p2);

    mul_mul_18s_16s_34_4_1_U23 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_1_reg_10601,
        din1 => grp_fu_8923_p1,
        ce => grp_fu_8923_ce,
        dout => grp_fu_8923_p2);

    mul_mul_18s_16s_34_4_1_U24 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_2_reg_10606,
        din1 => grp_fu_8930_p1,
        ce => grp_fu_8930_ce,
        dout => grp_fu_8930_p2);

    mul_mul_18s_16s_34_4_1_U25 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_2_reg_10611,
        din1 => grp_fu_8936_p1,
        ce => grp_fu_8936_ce,
        dout => grp_fu_8936_p2);

    mul_mul_18s_16s_34_4_1_U26 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_3_reg_10616,
        din1 => grp_fu_8943_p1,
        ce => grp_fu_8943_ce,
        dout => grp_fu_8943_p2);

    mul_mul_18s_16s_34_4_1_U27 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_3_reg_10621,
        din1 => grp_fu_8949_p1,
        ce => grp_fu_8949_ce,
        dout => grp_fu_8949_p2);

    mul_mul_18s_16s_34_4_1_U28 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_4_reg_10626,
        din1 => grp_fu_8956_p1,
        ce => grp_fu_8956_ce,
        dout => grp_fu_8956_p2);

    mul_mul_18s_16s_34_4_1_U29 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_4_reg_10631,
        din1 => grp_fu_8962_p1,
        ce => grp_fu_8962_ce,
        dout => grp_fu_8962_p2);

    mul_mul_18s_16s_34_4_1_U30 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_5_reg_10636,
        din1 => grp_fu_8969_p1,
        ce => grp_fu_8969_ce,
        dout => grp_fu_8969_p2);

    mul_mul_18s_16s_34_4_1_U31 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_5_reg_10641,
        din1 => grp_fu_8975_p1,
        ce => grp_fu_8975_ce,
        dout => grp_fu_8975_p2);

    mul_mul_18s_16s_34_4_1_U32 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_6_reg_10646,
        din1 => grp_fu_8982_p1,
        ce => grp_fu_8982_ce,
        dout => grp_fu_8982_p2);

    mul_mul_18s_16s_34_4_1_U33 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_6_reg_10651,
        din1 => grp_fu_8988_p1,
        ce => grp_fu_8988_ce,
        dout => grp_fu_8988_p2);

    mul_mul_18s_16s_34_4_1_U34 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_real_V_7_reg_10656,
        din1 => grp_fu_8995_p1,
        ce => grp_fu_8995_ce,
        dout => grp_fu_8995_p2);

    mul_mul_18s_16s_34_4_1_U35 : component dds_ddc_center_mul_mul_18s_16s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => dds_sincos_M_imag_V_7_reg_10661,
        din1 => grp_fu_9001_p1,
        ce => grp_fu_9001_ce,
        dout => grp_fu_9001_p2);

    mac_mulsub_18s_16s_34s_34_4_1_U36 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9008_p0,
        din1 => grp_fu_9008_p1,
        din2 => grp_fu_8904_p2,
        ce => grp_fu_9008_ce,
        dout => grp_fu_9008_p3);

    mac_muladd_18s_16s_34s_35_4_1_U37 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9015_p0,
        din1 => grp_fu_9015_p1,
        din2 => grp_fu_8910_p2,
        ce => grp_fu_9015_ce,
        dout => grp_fu_9015_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U38 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9022_p0,
        din1 => grp_fu_9022_p1,
        din2 => grp_fu_8917_p2,
        ce => grp_fu_9022_ce,
        dout => grp_fu_9022_p3);

    mac_muladd_18s_16s_34s_35_4_1_U39 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9029_p0,
        din1 => grp_fu_9029_p1,
        din2 => grp_fu_8923_p2,
        ce => grp_fu_9029_ce,
        dout => grp_fu_9029_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U40 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9036_p0,
        din1 => grp_fu_9036_p1,
        din2 => grp_fu_8930_p2,
        ce => grp_fu_9036_ce,
        dout => grp_fu_9036_p3);

    mac_muladd_18s_16s_34s_35_4_1_U41 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9043_p0,
        din1 => grp_fu_9043_p1,
        din2 => grp_fu_8936_p2,
        ce => grp_fu_9043_ce,
        dout => grp_fu_9043_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U42 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9050_p0,
        din1 => grp_fu_9050_p1,
        din2 => grp_fu_8943_p2,
        ce => grp_fu_9050_ce,
        dout => grp_fu_9050_p3);

    mac_muladd_18s_16s_34s_35_4_1_U43 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9057_p0,
        din1 => grp_fu_9057_p1,
        din2 => grp_fu_8949_p2,
        ce => grp_fu_9057_ce,
        dout => grp_fu_9057_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U44 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9064_p0,
        din1 => grp_fu_9064_p1,
        din2 => grp_fu_8956_p2,
        ce => grp_fu_9064_ce,
        dout => grp_fu_9064_p3);

    mac_muladd_18s_16s_34s_35_4_1_U45 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9071_p0,
        din1 => grp_fu_9071_p1,
        din2 => grp_fu_8962_p2,
        ce => grp_fu_9071_ce,
        dout => grp_fu_9071_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U46 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9078_p0,
        din1 => grp_fu_9078_p1,
        din2 => grp_fu_8969_p2,
        ce => grp_fu_9078_ce,
        dout => grp_fu_9078_p3);

    mac_muladd_18s_16s_34s_35_4_1_U47 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9085_p0,
        din1 => grp_fu_9085_p1,
        din2 => grp_fu_8975_p2,
        ce => grp_fu_9085_ce,
        dout => grp_fu_9085_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U48 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9092_p0,
        din1 => grp_fu_9092_p1,
        din2 => grp_fu_8982_p2,
        ce => grp_fu_9092_ce,
        dout => grp_fu_9092_p3);

    mac_muladd_18s_16s_34s_35_4_1_U49 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9099_p0,
        din1 => grp_fu_9099_p1,
        din2 => grp_fu_8988_p2,
        ce => grp_fu_9099_ce,
        dout => grp_fu_9099_p3);

    mac_mulsub_18s_16s_34s_34_4_1_U50 : component dds_ddc_center_mac_mulsub_18s_16s_34s_34_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 34)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9106_p0,
        din1 => grp_fu_9106_p1,
        din2 => grp_fu_8995_p2,
        ce => grp_fu_9106_ce,
        dout => grp_fu_9106_p3);

    mac_muladd_18s_16s_34s_35_4_1_U51 : component dds_ddc_center_mac_muladd_18s_16s_34s_35_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 16,
        din2_WIDTH => 34,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_9113_p0,
        din1 => grp_fu_9113_p1,
        din2 => grp_fu_9001_p2,
        ce => grp_fu_9113_ce,
        dout => grp_fu_9113_p3);

    regslice_both_ddc_control_out_V_data_V_U : component dds_ddc_center_regslice_both
    generic map (
        DataWidth => 680)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ddc_control_out_TDATA,
        vld_in => ddc_control_out_TVALID,
        ack_in => regslice_both_ddc_control_out_V_data_V_U_ack_in,
        data_out => ddc_control_out_TDATA_int_regslice,
        vld_out => ddc_control_out_TVALID_int_regslice,
        ack_out => ddc_control_out_TREADY_int_regslice,
        apdone_blk => regslice_both_ddc_control_out_V_data_V_U_apdone_blk);

    regslice_both_ddc_control_out_V_keep_V_U : component dds_ddc_center_regslice_both
    generic map (
        DataWidth => 85)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ddc_control_out_TKEEP,
        vld_in => ddc_control_out_TVALID,
        ack_in => regslice_both_ddc_control_out_V_keep_V_U_ack_in,
        data_out => ddc_control_out_TKEEP_int_regslice,
        vld_out => regslice_both_ddc_control_out_V_keep_V_U_vld_out,
        ack_out => ddc_control_out_TREADY_int_regslice,
        apdone_blk => regslice_both_ddc_control_out_V_keep_V_U_apdone_blk);

    regslice_both_ddc_control_out_V_strb_V_U : component dds_ddc_center_regslice_both
    generic map (
        DataWidth => 85)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ddc_control_out_TSTRB,
        vld_in => ddc_control_out_TVALID,
        ack_in => regslice_both_ddc_control_out_V_strb_V_U_ack_in,
        data_out => ddc_control_out_TSTRB_int_regslice,
        vld_out => regslice_both_ddc_control_out_V_strb_V_U_vld_out,
        ack_out => ddc_control_out_TREADY_int_regslice,
        apdone_blk => regslice_both_ddc_control_out_V_strb_V_U_apdone_blk);

    regslice_both_ddc_control_out_V_user_V_U : component dds_ddc_center_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ddc_control_out_TUSER,
        vld_in => ddc_control_out_TVALID,
        ack_in => regslice_both_ddc_control_out_V_user_V_U_ack_in,
        data_out => ddc_control_out_TUSER_int_regslice,
        vld_out => regslice_both_ddc_control_out_V_user_V_U_vld_out,
        ack_out => ddc_control_out_TREADY_int_regslice,
        apdone_blk => regslice_both_ddc_control_out_V_user_V_U_apdone_blk);

    regslice_both_ddc_control_out_V_last_V_U : component dds_ddc_center_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ddc_control_out_TLAST,
        vld_in => ddc_control_out_TVALID,
        ack_in => regslice_both_ddc_control_out_V_last_V_U_ack_in,
        data_out => ddc_control_out_TLAST_int_regslice,
        vld_out => regslice_both_ddc_control_out_V_last_V_U_vld_out,
        ack_out => ddc_control_out_TREADY_int_regslice,
        apdone_blk => regslice_both_ddc_control_out_V_last_V_U_apdone_blk);

    regslice_both_res_out_V_data_V_U : component dds_ddc_center_regslice_both
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_out_TDATA_int_regslice,
        vld_in => res_out_TVALID_int_regslice,
        ack_in => res_out_TREADY_int_regslice,
        data_out => res_out_TDATA,
        vld_out => regslice_both_res_out_V_data_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_V_data_V_U_apdone_blk);

    regslice_both_res_out_V_keep_V_U : component dds_ddc_center_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv32_0,
        vld_in => res_out_TVALID_int_regslice,
        ack_in => regslice_both_res_out_V_keep_V_U_ack_in_dummy,
        data_out => res_out_TKEEP,
        vld_out => regslice_both_res_out_V_keep_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_V_keep_V_U_apdone_blk);

    regslice_both_res_out_V_strb_V_U : component dds_ddc_center_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv32_0,
        vld_in => res_out_TVALID_int_regslice,
        ack_in => regslice_both_res_out_V_strb_V_U_ack_in_dummy,
        data_out => res_out_TSTRB,
        vld_out => regslice_both_res_out_V_strb_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_V_strb_V_U_apdone_blk);

    regslice_both_res_out_V_user_V_U : component dds_ddc_center_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_user_V_reg_9120_pp0_iter22_reg,
        vld_in => res_out_TVALID_int_regslice,
        ack_in => regslice_both_res_out_V_user_V_U_ack_in_dummy,
        data_out => res_out_TUSER,
        vld_out => regslice_both_res_out_V_user_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_V_user_V_U_apdone_blk);

    regslice_both_res_out_V_last_V_U : component dds_ddc_center_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_last_V_reg_9125_pp0_iter22_reg,
        vld_in => res_out_TVALID_int_regslice,
        ack_in => regslice_both_res_out_V_last_V_U_ack_in_dummy,
        data_out => res_out_TLAST,
        vld_out => regslice_both_res_out_V_last_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                Range1_all_ones_10_reg_11925 <= Range1_all_ones_10_fu_6761_p2;
                Range1_all_ones_11_reg_11953 <= Range1_all_ones_11_fu_6816_p2;
                Range1_all_ones_14_reg_11981 <= Range1_all_ones_14_fu_6871_p2;
                Range1_all_ones_15_reg_12009 <= Range1_all_ones_15_fu_6926_p2;
                Range1_all_ones_18_reg_12037 <= Range1_all_ones_18_fu_6981_p2;
                Range1_all_ones_19_reg_12065 <= Range1_all_ones_19_fu_7036_p2;
                Range1_all_ones_22_reg_12093 <= Range1_all_ones_22_fu_7091_p2;
                Range1_all_ones_23_reg_12121 <= Range1_all_ones_23_fu_7146_p2;
                Range1_all_ones_26_reg_12149 <= Range1_all_ones_26_fu_7201_p2;
                Range1_all_ones_27_reg_12177 <= Range1_all_ones_27_fu_7256_p2;
                Range1_all_ones_2_reg_11813 <= Range1_all_ones_2_fu_6541_p2;
                Range1_all_ones_30_reg_12205 <= Range1_all_ones_30_fu_7311_p2;
                Range1_all_ones_31_reg_12233 <= Range1_all_ones_31_fu_7366_p2;
                Range1_all_ones_3_reg_11841 <= Range1_all_ones_3_fu_6596_p2;
                Range1_all_ones_6_reg_11869 <= Range1_all_ones_6_fu_6651_p2;
                Range1_all_ones_7_reg_11897 <= Range1_all_ones_7_fu_6706_p2;
                add_ln1393_1_reg_9903 <= add_ln1393_1_fu_1359_p2;
                add_ln1393_2_reg_9933 <= add_ln1393_2_fu_1414_p2;
                add_ln1393_3_reg_9963 <= add_ln1393_3_fu_1469_p2;
                add_ln1393_4_reg_9993 <= add_ln1393_4_fu_1524_p2;
                add_ln1393_5_reg_10023 <= add_ln1393_5_fu_1579_p2;
                add_ln1393_6_reg_10053 <= add_ln1393_6_fu_1634_p2;
                add_ln1393_7_reg_10083 <= add_ln1393_7_fu_1689_p2;
                add_ln1393_8_reg_10113 <= add_ln1393_8_fu_1744_p2;
                carry_13_reg_11863 <= carry_13_fu_6646_p2;
                carry_15_reg_11891 <= carry_15_fu_6701_p2;
                carry_21_reg_11919 <= carry_21_fu_6756_p2;
                carry_23_reg_11947 <= carry_23_fu_6811_p2;
                carry_29_reg_11975 <= carry_29_fu_6866_p2;
                carry_31_reg_12003 <= carry_31_fu_6921_p2;
                carry_37_reg_12031 <= carry_37_fu_6976_p2;
                carry_39_reg_12059 <= carry_39_fu_7031_p2;
                carry_45_reg_12087 <= carry_45_fu_7086_p2;
                carry_47_reg_12115 <= carry_47_fu_7141_p2;
                carry_53_reg_12143 <= carry_53_fu_7196_p2;
                carry_55_reg_12171 <= carry_55_fu_7251_p2;
                carry_5_reg_11807 <= carry_5_fu_6536_p2;
                carry_61_reg_12199 <= carry_61_fu_7306_p2;
                carry_63_reg_12227 <= carry_63_fu_7361_p2;
                carry_7_reg_11835 <= carry_7_fu_6591_p2;
                dds_cos_word_V_1_reg_9307 <= dds_cos_word_V_1_fu_843_p1;
                dds_cos_word_V_1_reg_9307_pp0_iter6_reg <= dds_cos_word_V_1_reg_9307;
                dds_cos_word_V_1_reg_9307_pp0_iter7_reg <= dds_cos_word_V_1_reg_9307_pp0_iter6_reg;
                dds_cos_word_V_2_reg_9324 <= dds_cos_word_V_2_fu_867_p1;
                dds_cos_word_V_2_reg_9324_pp0_iter6_reg <= dds_cos_word_V_2_reg_9324;
                dds_cos_word_V_2_reg_9324_pp0_iter7_reg <= dds_cos_word_V_2_reg_9324_pp0_iter6_reg;
                dds_cos_word_V_3_reg_9341 <= dds_cos_word_V_3_fu_891_p1;
                dds_cos_word_V_3_reg_9341_pp0_iter6_reg <= dds_cos_word_V_3_reg_9341;
                dds_cos_word_V_3_reg_9341_pp0_iter7_reg <= dds_cos_word_V_3_reg_9341_pp0_iter6_reg;
                dds_cos_word_V_4_reg_9358 <= dds_cos_word_V_4_fu_915_p1;
                dds_cos_word_V_4_reg_9358_pp0_iter6_reg <= dds_cos_word_V_4_reg_9358;
                dds_cos_word_V_4_reg_9358_pp0_iter7_reg <= dds_cos_word_V_4_reg_9358_pp0_iter6_reg;
                dds_cos_word_V_5_reg_9375 <= dds_cos_word_V_5_fu_939_p1;
                dds_cos_word_V_5_reg_9375_pp0_iter6_reg <= dds_cos_word_V_5_reg_9375;
                dds_cos_word_V_5_reg_9375_pp0_iter7_reg <= dds_cos_word_V_5_reg_9375_pp0_iter6_reg;
                dds_cos_word_V_6_reg_9392 <= dds_cos_word_V_6_fu_963_p1;
                dds_cos_word_V_6_reg_9392_pp0_iter6_reg <= dds_cos_word_V_6_reg_9392;
                dds_cos_word_V_6_reg_9392_pp0_iter7_reg <= dds_cos_word_V_6_reg_9392_pp0_iter6_reg;
                dds_cos_word_V_7_reg_9409 <= dds_cos_word_V_7_fu_987_p1;
                dds_cos_word_V_7_reg_9409_pp0_iter6_reg <= dds_cos_word_V_7_reg_9409;
                dds_cos_word_V_7_reg_9409_pp0_iter7_reg <= dds_cos_word_V_7_reg_9409_pp0_iter6_reg;
                dds_cos_word_V_reg_9290 <= dds_cos_word_V_fu_819_p1;
                dds_cos_word_V_reg_9290_pp0_iter6_reg <= dds_cos_word_V_reg_9290;
                dds_cos_word_V_reg_9290_pp0_iter7_reg <= dds_cos_word_V_reg_9290_pp0_iter6_reg;
                dds_sin_word_V_1_reg_9313 <= grp_phase_sincos_LUT_fu_342_ap_return(35 downto 18);
                dds_sin_word_V_1_reg_9313_pp0_iter6_reg <= dds_sin_word_V_1_reg_9313;
                dds_sin_word_V_1_reg_9313_pp0_iter7_reg <= dds_sin_word_V_1_reg_9313_pp0_iter6_reg;
                dds_sin_word_V_1_reg_9313_pp0_iter8_reg <= dds_sin_word_V_1_reg_9313_pp0_iter7_reg;
                dds_sin_word_V_1_reg_9313_pp0_iter9_reg <= dds_sin_word_V_1_reg_9313_pp0_iter8_reg;
                dds_sin_word_V_2_reg_9330 <= grp_phase_sincos_LUT_fu_351_ap_return(35 downto 18);
                dds_sin_word_V_2_reg_9330_pp0_iter6_reg <= dds_sin_word_V_2_reg_9330;
                dds_sin_word_V_2_reg_9330_pp0_iter7_reg <= dds_sin_word_V_2_reg_9330_pp0_iter6_reg;
                dds_sin_word_V_2_reg_9330_pp0_iter8_reg <= dds_sin_word_V_2_reg_9330_pp0_iter7_reg;
                dds_sin_word_V_2_reg_9330_pp0_iter9_reg <= dds_sin_word_V_2_reg_9330_pp0_iter8_reg;
                dds_sin_word_V_3_reg_9347 <= grp_phase_sincos_LUT_fu_360_ap_return(35 downto 18);
                dds_sin_word_V_3_reg_9347_pp0_iter6_reg <= dds_sin_word_V_3_reg_9347;
                dds_sin_word_V_3_reg_9347_pp0_iter7_reg <= dds_sin_word_V_3_reg_9347_pp0_iter6_reg;
                dds_sin_word_V_3_reg_9347_pp0_iter8_reg <= dds_sin_word_V_3_reg_9347_pp0_iter7_reg;
                dds_sin_word_V_3_reg_9347_pp0_iter9_reg <= dds_sin_word_V_3_reg_9347_pp0_iter8_reg;
                dds_sin_word_V_4_reg_9364 <= grp_phase_sincos_LUT_fu_369_ap_return(35 downto 18);
                dds_sin_word_V_4_reg_9364_pp0_iter6_reg <= dds_sin_word_V_4_reg_9364;
                dds_sin_word_V_4_reg_9364_pp0_iter7_reg <= dds_sin_word_V_4_reg_9364_pp0_iter6_reg;
                dds_sin_word_V_4_reg_9364_pp0_iter8_reg <= dds_sin_word_V_4_reg_9364_pp0_iter7_reg;
                dds_sin_word_V_4_reg_9364_pp0_iter9_reg <= dds_sin_word_V_4_reg_9364_pp0_iter8_reg;
                dds_sin_word_V_5_reg_9381 <= grp_phase_sincos_LUT_fu_378_ap_return(35 downto 18);
                dds_sin_word_V_5_reg_9381_pp0_iter6_reg <= dds_sin_word_V_5_reg_9381;
                dds_sin_word_V_5_reg_9381_pp0_iter7_reg <= dds_sin_word_V_5_reg_9381_pp0_iter6_reg;
                dds_sin_word_V_5_reg_9381_pp0_iter8_reg <= dds_sin_word_V_5_reg_9381_pp0_iter7_reg;
                dds_sin_word_V_5_reg_9381_pp0_iter9_reg <= dds_sin_word_V_5_reg_9381_pp0_iter8_reg;
                dds_sin_word_V_6_reg_9398 <= grp_phase_sincos_LUT_fu_387_ap_return(35 downto 18);
                dds_sin_word_V_6_reg_9398_pp0_iter6_reg <= dds_sin_word_V_6_reg_9398;
                dds_sin_word_V_6_reg_9398_pp0_iter7_reg <= dds_sin_word_V_6_reg_9398_pp0_iter6_reg;
                dds_sin_word_V_6_reg_9398_pp0_iter8_reg <= dds_sin_word_V_6_reg_9398_pp0_iter7_reg;
                dds_sin_word_V_6_reg_9398_pp0_iter9_reg <= dds_sin_word_V_6_reg_9398_pp0_iter8_reg;
                dds_sin_word_V_7_reg_9415 <= grp_phase_sincos_LUT_fu_396_ap_return(35 downto 18);
                dds_sin_word_V_7_reg_9415_pp0_iter6_reg <= dds_sin_word_V_7_reg_9415;
                dds_sin_word_V_7_reg_9415_pp0_iter7_reg <= dds_sin_word_V_7_reg_9415_pp0_iter6_reg;
                dds_sin_word_V_7_reg_9415_pp0_iter8_reg <= dds_sin_word_V_7_reg_9415_pp0_iter7_reg;
                dds_sin_word_V_7_reg_9415_pp0_iter9_reg <= dds_sin_word_V_7_reg_9415_pp0_iter8_reg;
                dds_sin_word_V_reg_9296 <= grp_phase_sincos_LUT_fu_333_ap_return(35 downto 18);
                dds_sin_word_V_reg_9296_pp0_iter6_reg <= dds_sin_word_V_reg_9296;
                dds_sin_word_V_reg_9296_pp0_iter7_reg <= dds_sin_word_V_reg_9296_pp0_iter6_reg;
                dds_sin_word_V_reg_9296_pp0_iter8_reg <= dds_sin_word_V_reg_9296_pp0_iter7_reg;
                dds_sin_word_V_reg_9296_pp0_iter9_reg <= dds_sin_word_V_reg_9296_pp0_iter8_reg;
                dds_sincos_M_imag_V_1_reg_10601 <= dds_sincos_M_imag_V_1_fu_3212_p3;
                dds_sincos_M_imag_V_2_reg_10611 <= dds_sincos_M_imag_V_2_fu_3408_p3;
                dds_sincos_M_imag_V_3_reg_10621 <= dds_sincos_M_imag_V_3_fu_3604_p3;
                dds_sincos_M_imag_V_4_reg_10631 <= dds_sincos_M_imag_V_4_fu_3800_p3;
                dds_sincos_M_imag_V_5_reg_10641 <= dds_sincos_M_imag_V_5_fu_3996_p3;
                dds_sincos_M_imag_V_6_reg_10651 <= dds_sincos_M_imag_V_6_fu_4192_p3;
                dds_sincos_M_imag_V_7_reg_10661 <= dds_sincos_M_imag_V_7_fu_4388_p3;
                dds_sincos_M_imag_V_reg_10591 <= dds_sincos_M_imag_V_fu_3016_p3;
                dds_sincos_M_real_V_1_reg_10596 <= dds_sincos_M_real_V_1_fu_3114_p3;
                dds_sincos_M_real_V_2_reg_10606 <= dds_sincos_M_real_V_2_fu_3310_p3;
                dds_sincos_M_real_V_3_reg_10616 <= dds_sincos_M_real_V_3_fu_3506_p3;
                dds_sincos_M_real_V_4_reg_10626 <= dds_sincos_M_real_V_4_fu_3702_p3;
                dds_sincos_M_real_V_5_reg_10636 <= dds_sincos_M_real_V_5_fu_3898_p3;
                dds_sincos_M_real_V_6_reg_10646 <= dds_sincos_M_real_V_6_fu_4094_p3;
                dds_sincos_M_real_V_7_reg_10656 <= dds_sincos_M_real_V_7_fu_4290_p3;
                dds_sincos_M_real_V_reg_10586 <= dds_sincos_M_real_V_fu_2918_p3;
                icmp_ln420_10_reg_11516 <= icmp_ln420_10_fu_5642_p2;
                icmp_ln420_11_reg_11521 <= icmp_ln420_11_fu_5681_p2;
                icmp_ln420_12_reg_11526 <= icmp_ln420_12_fu_5720_p2;
                icmp_ln420_13_reg_11531 <= icmp_ln420_13_fu_5759_p2;
                icmp_ln420_14_reg_11536 <= icmp_ln420_14_fu_5798_p2;
                icmp_ln420_15_reg_11541 <= icmp_ln420_15_fu_5837_p2;
                icmp_ln420_1_reg_11471 <= icmp_ln420_1_fu_5291_p2;
                icmp_ln420_2_reg_11476 <= icmp_ln420_2_fu_5330_p2;
                icmp_ln420_3_reg_11481 <= icmp_ln420_3_fu_5369_p2;
                icmp_ln420_4_reg_11486 <= icmp_ln420_4_fu_5408_p2;
                icmp_ln420_5_reg_11491 <= icmp_ln420_5_fu_5447_p2;
                icmp_ln420_6_reg_11496 <= icmp_ln420_6_fu_5486_p2;
                icmp_ln420_7_reg_11501 <= icmp_ln420_7_fu_5525_p2;
                icmp_ln420_8_reg_11506 <= icmp_ln420_8_fu_5564_p2;
                icmp_ln420_9_reg_11511 <= icmp_ln420_9_fu_5603_p2;
                icmp_ln420_reg_11466 <= icmp_ln420_fu_5252_p2;
                icmp_ln946_10_reg_10471 <= icmp_ln946_10_fu_2722_p2;
                icmp_ln946_11_reg_11937 <= icmp_ln946_11_fu_6801_p2;
                icmp_ln946_12_reg_11965 <= icmp_ln946_12_fu_6856_p2;
                icmp_ln946_13_reg_10482 <= icmp_ln946_13_fu_2732_p2;
                icmp_ln946_14_reg_10493 <= icmp_ln946_14_fu_2742_p2;
                icmp_ln946_15_reg_11993 <= icmp_ln946_15_fu_6911_p2;
                icmp_ln946_16_reg_12021 <= icmp_ln946_16_fu_6966_p2;
                icmp_ln946_17_reg_10504 <= icmp_ln946_17_fu_2752_p2;
                icmp_ln946_18_reg_10515 <= icmp_ln946_18_fu_2762_p2;
                icmp_ln946_19_reg_12049 <= icmp_ln946_19_fu_7021_p2;
                icmp_ln946_20_reg_12077 <= icmp_ln946_20_fu_7076_p2;
                icmp_ln946_21_reg_10526 <= icmp_ln946_21_fu_2772_p2;
                icmp_ln946_22_reg_10537 <= icmp_ln946_22_fu_2782_p2;
                icmp_ln946_23_reg_12105 <= icmp_ln946_23_fu_7131_p2;
                icmp_ln946_24_reg_12133 <= icmp_ln946_24_fu_7186_p2;
                icmp_ln946_25_reg_10548 <= icmp_ln946_25_fu_2792_p2;
                icmp_ln946_26_reg_10559 <= icmp_ln946_26_fu_2802_p2;
                icmp_ln946_27_reg_12161 <= icmp_ln946_27_fu_7241_p2;
                icmp_ln946_28_reg_12189 <= icmp_ln946_28_fu_7296_p2;
                icmp_ln946_29_reg_10570 <= icmp_ln946_29_fu_2812_p2;
                icmp_ln946_2_reg_10427 <= icmp_ln946_2_fu_2682_p2;
                icmp_ln946_30_reg_10581 <= icmp_ln946_30_fu_2822_p2;
                icmp_ln946_31_reg_12217 <= icmp_ln946_31_fu_7351_p2;
                icmp_ln946_32_reg_12245 <= icmp_ln946_32_fu_7406_p2;
                icmp_ln946_3_reg_11825 <= icmp_ln946_3_fu_6581_p2;
                icmp_ln946_4_reg_11853 <= icmp_ln946_4_fu_6636_p2;
                icmp_ln946_5_reg_10438 <= icmp_ln946_5_fu_2692_p2;
                icmp_ln946_6_reg_10449 <= icmp_ln946_6_fu_2702_p2;
                icmp_ln946_7_reg_11881 <= icmp_ln946_7_fu_6691_p2;
                icmp_ln946_8_reg_11909 <= icmp_ln946_8_fu_6746_p2;
                icmp_ln946_9_reg_10460 <= icmp_ln946_9_fu_2712_p2;
                icmp_ln946_reg_10416 <= icmp_ln946_fu_2672_p2;
                iq_M_imag_1_reg_9155_pp0_iter10_reg <= iq_M_imag_1_reg_9155_pp0_iter9_reg;
                iq_M_imag_1_reg_9155_pp0_iter11_reg <= iq_M_imag_1_reg_9155_pp0_iter10_reg;
                iq_M_imag_1_reg_9155_pp0_iter12_reg <= iq_M_imag_1_reg_9155_pp0_iter11_reg;
                iq_M_imag_1_reg_9155_pp0_iter13_reg <= iq_M_imag_1_reg_9155_pp0_iter12_reg;
                iq_M_imag_1_reg_9155_pp0_iter14_reg <= iq_M_imag_1_reg_9155_pp0_iter13_reg;
                iq_M_imag_1_reg_9155_pp0_iter2_reg <= iq_M_imag_1_reg_9155_pp0_iter1_reg;
                iq_M_imag_1_reg_9155_pp0_iter3_reg <= iq_M_imag_1_reg_9155_pp0_iter2_reg;
                iq_M_imag_1_reg_9155_pp0_iter4_reg <= iq_M_imag_1_reg_9155_pp0_iter3_reg;
                iq_M_imag_1_reg_9155_pp0_iter5_reg <= iq_M_imag_1_reg_9155_pp0_iter4_reg;
                iq_M_imag_1_reg_9155_pp0_iter6_reg <= iq_M_imag_1_reg_9155_pp0_iter5_reg;
                iq_M_imag_1_reg_9155_pp0_iter7_reg <= iq_M_imag_1_reg_9155_pp0_iter6_reg;
                iq_M_imag_1_reg_9155_pp0_iter8_reg <= iq_M_imag_1_reg_9155_pp0_iter7_reg;
                iq_M_imag_1_reg_9155_pp0_iter9_reg <= iq_M_imag_1_reg_9155_pp0_iter8_reg;
                iq_M_imag_2_reg_9175_pp0_iter10_reg <= iq_M_imag_2_reg_9175_pp0_iter9_reg;
                iq_M_imag_2_reg_9175_pp0_iter11_reg <= iq_M_imag_2_reg_9175_pp0_iter10_reg;
                iq_M_imag_2_reg_9175_pp0_iter12_reg <= iq_M_imag_2_reg_9175_pp0_iter11_reg;
                iq_M_imag_2_reg_9175_pp0_iter13_reg <= iq_M_imag_2_reg_9175_pp0_iter12_reg;
                iq_M_imag_2_reg_9175_pp0_iter14_reg <= iq_M_imag_2_reg_9175_pp0_iter13_reg;
                iq_M_imag_2_reg_9175_pp0_iter2_reg <= iq_M_imag_2_reg_9175_pp0_iter1_reg;
                iq_M_imag_2_reg_9175_pp0_iter3_reg <= iq_M_imag_2_reg_9175_pp0_iter2_reg;
                iq_M_imag_2_reg_9175_pp0_iter4_reg <= iq_M_imag_2_reg_9175_pp0_iter3_reg;
                iq_M_imag_2_reg_9175_pp0_iter5_reg <= iq_M_imag_2_reg_9175_pp0_iter4_reg;
                iq_M_imag_2_reg_9175_pp0_iter6_reg <= iq_M_imag_2_reg_9175_pp0_iter5_reg;
                iq_M_imag_2_reg_9175_pp0_iter7_reg <= iq_M_imag_2_reg_9175_pp0_iter6_reg;
                iq_M_imag_2_reg_9175_pp0_iter8_reg <= iq_M_imag_2_reg_9175_pp0_iter7_reg;
                iq_M_imag_2_reg_9175_pp0_iter9_reg <= iq_M_imag_2_reg_9175_pp0_iter8_reg;
                iq_M_imag_3_reg_9195_pp0_iter10_reg <= iq_M_imag_3_reg_9195_pp0_iter9_reg;
                iq_M_imag_3_reg_9195_pp0_iter11_reg <= iq_M_imag_3_reg_9195_pp0_iter10_reg;
                iq_M_imag_3_reg_9195_pp0_iter12_reg <= iq_M_imag_3_reg_9195_pp0_iter11_reg;
                iq_M_imag_3_reg_9195_pp0_iter13_reg <= iq_M_imag_3_reg_9195_pp0_iter12_reg;
                iq_M_imag_3_reg_9195_pp0_iter14_reg <= iq_M_imag_3_reg_9195_pp0_iter13_reg;
                iq_M_imag_3_reg_9195_pp0_iter2_reg <= iq_M_imag_3_reg_9195_pp0_iter1_reg;
                iq_M_imag_3_reg_9195_pp0_iter3_reg <= iq_M_imag_3_reg_9195_pp0_iter2_reg;
                iq_M_imag_3_reg_9195_pp0_iter4_reg <= iq_M_imag_3_reg_9195_pp0_iter3_reg;
                iq_M_imag_3_reg_9195_pp0_iter5_reg <= iq_M_imag_3_reg_9195_pp0_iter4_reg;
                iq_M_imag_3_reg_9195_pp0_iter6_reg <= iq_M_imag_3_reg_9195_pp0_iter5_reg;
                iq_M_imag_3_reg_9195_pp0_iter7_reg <= iq_M_imag_3_reg_9195_pp0_iter6_reg;
                iq_M_imag_3_reg_9195_pp0_iter8_reg <= iq_M_imag_3_reg_9195_pp0_iter7_reg;
                iq_M_imag_3_reg_9195_pp0_iter9_reg <= iq_M_imag_3_reg_9195_pp0_iter8_reg;
                iq_M_imag_4_reg_9215_pp0_iter10_reg <= iq_M_imag_4_reg_9215_pp0_iter9_reg;
                iq_M_imag_4_reg_9215_pp0_iter11_reg <= iq_M_imag_4_reg_9215_pp0_iter10_reg;
                iq_M_imag_4_reg_9215_pp0_iter12_reg <= iq_M_imag_4_reg_9215_pp0_iter11_reg;
                iq_M_imag_4_reg_9215_pp0_iter13_reg <= iq_M_imag_4_reg_9215_pp0_iter12_reg;
                iq_M_imag_4_reg_9215_pp0_iter14_reg <= iq_M_imag_4_reg_9215_pp0_iter13_reg;
                iq_M_imag_4_reg_9215_pp0_iter2_reg <= iq_M_imag_4_reg_9215_pp0_iter1_reg;
                iq_M_imag_4_reg_9215_pp0_iter3_reg <= iq_M_imag_4_reg_9215_pp0_iter2_reg;
                iq_M_imag_4_reg_9215_pp0_iter4_reg <= iq_M_imag_4_reg_9215_pp0_iter3_reg;
                iq_M_imag_4_reg_9215_pp0_iter5_reg <= iq_M_imag_4_reg_9215_pp0_iter4_reg;
                iq_M_imag_4_reg_9215_pp0_iter6_reg <= iq_M_imag_4_reg_9215_pp0_iter5_reg;
                iq_M_imag_4_reg_9215_pp0_iter7_reg <= iq_M_imag_4_reg_9215_pp0_iter6_reg;
                iq_M_imag_4_reg_9215_pp0_iter8_reg <= iq_M_imag_4_reg_9215_pp0_iter7_reg;
                iq_M_imag_4_reg_9215_pp0_iter9_reg <= iq_M_imag_4_reg_9215_pp0_iter8_reg;
                iq_M_imag_5_reg_9235_pp0_iter10_reg <= iq_M_imag_5_reg_9235_pp0_iter9_reg;
                iq_M_imag_5_reg_9235_pp0_iter11_reg <= iq_M_imag_5_reg_9235_pp0_iter10_reg;
                iq_M_imag_5_reg_9235_pp0_iter12_reg <= iq_M_imag_5_reg_9235_pp0_iter11_reg;
                iq_M_imag_5_reg_9235_pp0_iter13_reg <= iq_M_imag_5_reg_9235_pp0_iter12_reg;
                iq_M_imag_5_reg_9235_pp0_iter14_reg <= iq_M_imag_5_reg_9235_pp0_iter13_reg;
                iq_M_imag_5_reg_9235_pp0_iter2_reg <= iq_M_imag_5_reg_9235_pp0_iter1_reg;
                iq_M_imag_5_reg_9235_pp0_iter3_reg <= iq_M_imag_5_reg_9235_pp0_iter2_reg;
                iq_M_imag_5_reg_9235_pp0_iter4_reg <= iq_M_imag_5_reg_9235_pp0_iter3_reg;
                iq_M_imag_5_reg_9235_pp0_iter5_reg <= iq_M_imag_5_reg_9235_pp0_iter4_reg;
                iq_M_imag_5_reg_9235_pp0_iter6_reg <= iq_M_imag_5_reg_9235_pp0_iter5_reg;
                iq_M_imag_5_reg_9235_pp0_iter7_reg <= iq_M_imag_5_reg_9235_pp0_iter6_reg;
                iq_M_imag_5_reg_9235_pp0_iter8_reg <= iq_M_imag_5_reg_9235_pp0_iter7_reg;
                iq_M_imag_5_reg_9235_pp0_iter9_reg <= iq_M_imag_5_reg_9235_pp0_iter8_reg;
                iq_M_imag_6_reg_9255_pp0_iter10_reg <= iq_M_imag_6_reg_9255_pp0_iter9_reg;
                iq_M_imag_6_reg_9255_pp0_iter11_reg <= iq_M_imag_6_reg_9255_pp0_iter10_reg;
                iq_M_imag_6_reg_9255_pp0_iter12_reg <= iq_M_imag_6_reg_9255_pp0_iter11_reg;
                iq_M_imag_6_reg_9255_pp0_iter13_reg <= iq_M_imag_6_reg_9255_pp0_iter12_reg;
                iq_M_imag_6_reg_9255_pp0_iter14_reg <= iq_M_imag_6_reg_9255_pp0_iter13_reg;
                iq_M_imag_6_reg_9255_pp0_iter2_reg <= iq_M_imag_6_reg_9255_pp0_iter1_reg;
                iq_M_imag_6_reg_9255_pp0_iter3_reg <= iq_M_imag_6_reg_9255_pp0_iter2_reg;
                iq_M_imag_6_reg_9255_pp0_iter4_reg <= iq_M_imag_6_reg_9255_pp0_iter3_reg;
                iq_M_imag_6_reg_9255_pp0_iter5_reg <= iq_M_imag_6_reg_9255_pp0_iter4_reg;
                iq_M_imag_6_reg_9255_pp0_iter6_reg <= iq_M_imag_6_reg_9255_pp0_iter5_reg;
                iq_M_imag_6_reg_9255_pp0_iter7_reg <= iq_M_imag_6_reg_9255_pp0_iter6_reg;
                iq_M_imag_6_reg_9255_pp0_iter8_reg <= iq_M_imag_6_reg_9255_pp0_iter7_reg;
                iq_M_imag_6_reg_9255_pp0_iter9_reg <= iq_M_imag_6_reg_9255_pp0_iter8_reg;
                iq_M_imag_7_reg_9275_pp0_iter10_reg <= iq_M_imag_7_reg_9275_pp0_iter9_reg;
                iq_M_imag_7_reg_9275_pp0_iter11_reg <= iq_M_imag_7_reg_9275_pp0_iter10_reg;
                iq_M_imag_7_reg_9275_pp0_iter12_reg <= iq_M_imag_7_reg_9275_pp0_iter11_reg;
                iq_M_imag_7_reg_9275_pp0_iter13_reg <= iq_M_imag_7_reg_9275_pp0_iter12_reg;
                iq_M_imag_7_reg_9275_pp0_iter14_reg <= iq_M_imag_7_reg_9275_pp0_iter13_reg;
                iq_M_imag_7_reg_9275_pp0_iter2_reg <= iq_M_imag_7_reg_9275_pp0_iter1_reg;
                iq_M_imag_7_reg_9275_pp0_iter3_reg <= iq_M_imag_7_reg_9275_pp0_iter2_reg;
                iq_M_imag_7_reg_9275_pp0_iter4_reg <= iq_M_imag_7_reg_9275_pp0_iter3_reg;
                iq_M_imag_7_reg_9275_pp0_iter5_reg <= iq_M_imag_7_reg_9275_pp0_iter4_reg;
                iq_M_imag_7_reg_9275_pp0_iter6_reg <= iq_M_imag_7_reg_9275_pp0_iter5_reg;
                iq_M_imag_7_reg_9275_pp0_iter7_reg <= iq_M_imag_7_reg_9275_pp0_iter6_reg;
                iq_M_imag_7_reg_9275_pp0_iter8_reg <= iq_M_imag_7_reg_9275_pp0_iter7_reg;
                iq_M_imag_7_reg_9275_pp0_iter9_reg <= iq_M_imag_7_reg_9275_pp0_iter8_reg;
                iq_M_imag_reg_9135_pp0_iter10_reg <= iq_M_imag_reg_9135_pp0_iter9_reg;
                iq_M_imag_reg_9135_pp0_iter11_reg <= iq_M_imag_reg_9135_pp0_iter10_reg;
                iq_M_imag_reg_9135_pp0_iter12_reg <= iq_M_imag_reg_9135_pp0_iter11_reg;
                iq_M_imag_reg_9135_pp0_iter13_reg <= iq_M_imag_reg_9135_pp0_iter12_reg;
                iq_M_imag_reg_9135_pp0_iter14_reg <= iq_M_imag_reg_9135_pp0_iter13_reg;
                iq_M_imag_reg_9135_pp0_iter2_reg <= iq_M_imag_reg_9135_pp0_iter1_reg;
                iq_M_imag_reg_9135_pp0_iter3_reg <= iq_M_imag_reg_9135_pp0_iter2_reg;
                iq_M_imag_reg_9135_pp0_iter4_reg <= iq_M_imag_reg_9135_pp0_iter3_reg;
                iq_M_imag_reg_9135_pp0_iter5_reg <= iq_M_imag_reg_9135_pp0_iter4_reg;
                iq_M_imag_reg_9135_pp0_iter6_reg <= iq_M_imag_reg_9135_pp0_iter5_reg;
                iq_M_imag_reg_9135_pp0_iter7_reg <= iq_M_imag_reg_9135_pp0_iter6_reg;
                iq_M_imag_reg_9135_pp0_iter8_reg <= iq_M_imag_reg_9135_pp0_iter7_reg;
                iq_M_imag_reg_9135_pp0_iter9_reg <= iq_M_imag_reg_9135_pp0_iter8_reg;
                iq_M_real_1_reg_9150_pp0_iter10_reg <= iq_M_real_1_reg_9150_pp0_iter9_reg;
                iq_M_real_1_reg_9150_pp0_iter11_reg <= iq_M_real_1_reg_9150_pp0_iter10_reg;
                iq_M_real_1_reg_9150_pp0_iter12_reg <= iq_M_real_1_reg_9150_pp0_iter11_reg;
                iq_M_real_1_reg_9150_pp0_iter13_reg <= iq_M_real_1_reg_9150_pp0_iter12_reg;
                iq_M_real_1_reg_9150_pp0_iter2_reg <= iq_M_real_1_reg_9150_pp0_iter1_reg;
                iq_M_real_1_reg_9150_pp0_iter3_reg <= iq_M_real_1_reg_9150_pp0_iter2_reg;
                iq_M_real_1_reg_9150_pp0_iter4_reg <= iq_M_real_1_reg_9150_pp0_iter3_reg;
                iq_M_real_1_reg_9150_pp0_iter5_reg <= iq_M_real_1_reg_9150_pp0_iter4_reg;
                iq_M_real_1_reg_9150_pp0_iter6_reg <= iq_M_real_1_reg_9150_pp0_iter5_reg;
                iq_M_real_1_reg_9150_pp0_iter7_reg <= iq_M_real_1_reg_9150_pp0_iter6_reg;
                iq_M_real_1_reg_9150_pp0_iter8_reg <= iq_M_real_1_reg_9150_pp0_iter7_reg;
                iq_M_real_1_reg_9150_pp0_iter9_reg <= iq_M_real_1_reg_9150_pp0_iter8_reg;
                iq_M_real_2_reg_9170_pp0_iter10_reg <= iq_M_real_2_reg_9170_pp0_iter9_reg;
                iq_M_real_2_reg_9170_pp0_iter11_reg <= iq_M_real_2_reg_9170_pp0_iter10_reg;
                iq_M_real_2_reg_9170_pp0_iter12_reg <= iq_M_real_2_reg_9170_pp0_iter11_reg;
                iq_M_real_2_reg_9170_pp0_iter13_reg <= iq_M_real_2_reg_9170_pp0_iter12_reg;
                iq_M_real_2_reg_9170_pp0_iter2_reg <= iq_M_real_2_reg_9170_pp0_iter1_reg;
                iq_M_real_2_reg_9170_pp0_iter3_reg <= iq_M_real_2_reg_9170_pp0_iter2_reg;
                iq_M_real_2_reg_9170_pp0_iter4_reg <= iq_M_real_2_reg_9170_pp0_iter3_reg;
                iq_M_real_2_reg_9170_pp0_iter5_reg <= iq_M_real_2_reg_9170_pp0_iter4_reg;
                iq_M_real_2_reg_9170_pp0_iter6_reg <= iq_M_real_2_reg_9170_pp0_iter5_reg;
                iq_M_real_2_reg_9170_pp0_iter7_reg <= iq_M_real_2_reg_9170_pp0_iter6_reg;
                iq_M_real_2_reg_9170_pp0_iter8_reg <= iq_M_real_2_reg_9170_pp0_iter7_reg;
                iq_M_real_2_reg_9170_pp0_iter9_reg <= iq_M_real_2_reg_9170_pp0_iter8_reg;
                iq_M_real_3_reg_9190_pp0_iter10_reg <= iq_M_real_3_reg_9190_pp0_iter9_reg;
                iq_M_real_3_reg_9190_pp0_iter11_reg <= iq_M_real_3_reg_9190_pp0_iter10_reg;
                iq_M_real_3_reg_9190_pp0_iter12_reg <= iq_M_real_3_reg_9190_pp0_iter11_reg;
                iq_M_real_3_reg_9190_pp0_iter13_reg <= iq_M_real_3_reg_9190_pp0_iter12_reg;
                iq_M_real_3_reg_9190_pp0_iter2_reg <= iq_M_real_3_reg_9190_pp0_iter1_reg;
                iq_M_real_3_reg_9190_pp0_iter3_reg <= iq_M_real_3_reg_9190_pp0_iter2_reg;
                iq_M_real_3_reg_9190_pp0_iter4_reg <= iq_M_real_3_reg_9190_pp0_iter3_reg;
                iq_M_real_3_reg_9190_pp0_iter5_reg <= iq_M_real_3_reg_9190_pp0_iter4_reg;
                iq_M_real_3_reg_9190_pp0_iter6_reg <= iq_M_real_3_reg_9190_pp0_iter5_reg;
                iq_M_real_3_reg_9190_pp0_iter7_reg <= iq_M_real_3_reg_9190_pp0_iter6_reg;
                iq_M_real_3_reg_9190_pp0_iter8_reg <= iq_M_real_3_reg_9190_pp0_iter7_reg;
                iq_M_real_3_reg_9190_pp0_iter9_reg <= iq_M_real_3_reg_9190_pp0_iter8_reg;
                iq_M_real_4_reg_9210_pp0_iter10_reg <= iq_M_real_4_reg_9210_pp0_iter9_reg;
                iq_M_real_4_reg_9210_pp0_iter11_reg <= iq_M_real_4_reg_9210_pp0_iter10_reg;
                iq_M_real_4_reg_9210_pp0_iter12_reg <= iq_M_real_4_reg_9210_pp0_iter11_reg;
                iq_M_real_4_reg_9210_pp0_iter13_reg <= iq_M_real_4_reg_9210_pp0_iter12_reg;
                iq_M_real_4_reg_9210_pp0_iter2_reg <= iq_M_real_4_reg_9210_pp0_iter1_reg;
                iq_M_real_4_reg_9210_pp0_iter3_reg <= iq_M_real_4_reg_9210_pp0_iter2_reg;
                iq_M_real_4_reg_9210_pp0_iter4_reg <= iq_M_real_4_reg_9210_pp0_iter3_reg;
                iq_M_real_4_reg_9210_pp0_iter5_reg <= iq_M_real_4_reg_9210_pp0_iter4_reg;
                iq_M_real_4_reg_9210_pp0_iter6_reg <= iq_M_real_4_reg_9210_pp0_iter5_reg;
                iq_M_real_4_reg_9210_pp0_iter7_reg <= iq_M_real_4_reg_9210_pp0_iter6_reg;
                iq_M_real_4_reg_9210_pp0_iter8_reg <= iq_M_real_4_reg_9210_pp0_iter7_reg;
                iq_M_real_4_reg_9210_pp0_iter9_reg <= iq_M_real_4_reg_9210_pp0_iter8_reg;
                iq_M_real_5_reg_9230_pp0_iter10_reg <= iq_M_real_5_reg_9230_pp0_iter9_reg;
                iq_M_real_5_reg_9230_pp0_iter11_reg <= iq_M_real_5_reg_9230_pp0_iter10_reg;
                iq_M_real_5_reg_9230_pp0_iter12_reg <= iq_M_real_5_reg_9230_pp0_iter11_reg;
                iq_M_real_5_reg_9230_pp0_iter13_reg <= iq_M_real_5_reg_9230_pp0_iter12_reg;
                iq_M_real_5_reg_9230_pp0_iter2_reg <= iq_M_real_5_reg_9230_pp0_iter1_reg;
                iq_M_real_5_reg_9230_pp0_iter3_reg <= iq_M_real_5_reg_9230_pp0_iter2_reg;
                iq_M_real_5_reg_9230_pp0_iter4_reg <= iq_M_real_5_reg_9230_pp0_iter3_reg;
                iq_M_real_5_reg_9230_pp0_iter5_reg <= iq_M_real_5_reg_9230_pp0_iter4_reg;
                iq_M_real_5_reg_9230_pp0_iter6_reg <= iq_M_real_5_reg_9230_pp0_iter5_reg;
                iq_M_real_5_reg_9230_pp0_iter7_reg <= iq_M_real_5_reg_9230_pp0_iter6_reg;
                iq_M_real_5_reg_9230_pp0_iter8_reg <= iq_M_real_5_reg_9230_pp0_iter7_reg;
                iq_M_real_5_reg_9230_pp0_iter9_reg <= iq_M_real_5_reg_9230_pp0_iter8_reg;
                iq_M_real_6_reg_9250_pp0_iter10_reg <= iq_M_real_6_reg_9250_pp0_iter9_reg;
                iq_M_real_6_reg_9250_pp0_iter11_reg <= iq_M_real_6_reg_9250_pp0_iter10_reg;
                iq_M_real_6_reg_9250_pp0_iter12_reg <= iq_M_real_6_reg_9250_pp0_iter11_reg;
                iq_M_real_6_reg_9250_pp0_iter13_reg <= iq_M_real_6_reg_9250_pp0_iter12_reg;
                iq_M_real_6_reg_9250_pp0_iter2_reg <= iq_M_real_6_reg_9250_pp0_iter1_reg;
                iq_M_real_6_reg_9250_pp0_iter3_reg <= iq_M_real_6_reg_9250_pp0_iter2_reg;
                iq_M_real_6_reg_9250_pp0_iter4_reg <= iq_M_real_6_reg_9250_pp0_iter3_reg;
                iq_M_real_6_reg_9250_pp0_iter5_reg <= iq_M_real_6_reg_9250_pp0_iter4_reg;
                iq_M_real_6_reg_9250_pp0_iter6_reg <= iq_M_real_6_reg_9250_pp0_iter5_reg;
                iq_M_real_6_reg_9250_pp0_iter7_reg <= iq_M_real_6_reg_9250_pp0_iter6_reg;
                iq_M_real_6_reg_9250_pp0_iter8_reg <= iq_M_real_6_reg_9250_pp0_iter7_reg;
                iq_M_real_6_reg_9250_pp0_iter9_reg <= iq_M_real_6_reg_9250_pp0_iter8_reg;
                iq_M_real_7_reg_9270_pp0_iter10_reg <= iq_M_real_7_reg_9270_pp0_iter9_reg;
                iq_M_real_7_reg_9270_pp0_iter11_reg <= iq_M_real_7_reg_9270_pp0_iter10_reg;
                iq_M_real_7_reg_9270_pp0_iter12_reg <= iq_M_real_7_reg_9270_pp0_iter11_reg;
                iq_M_real_7_reg_9270_pp0_iter13_reg <= iq_M_real_7_reg_9270_pp0_iter12_reg;
                iq_M_real_7_reg_9270_pp0_iter2_reg <= iq_M_real_7_reg_9270_pp0_iter1_reg;
                iq_M_real_7_reg_9270_pp0_iter3_reg <= iq_M_real_7_reg_9270_pp0_iter2_reg;
                iq_M_real_7_reg_9270_pp0_iter4_reg <= iq_M_real_7_reg_9270_pp0_iter3_reg;
                iq_M_real_7_reg_9270_pp0_iter5_reg <= iq_M_real_7_reg_9270_pp0_iter4_reg;
                iq_M_real_7_reg_9270_pp0_iter6_reg <= iq_M_real_7_reg_9270_pp0_iter5_reg;
                iq_M_real_7_reg_9270_pp0_iter7_reg <= iq_M_real_7_reg_9270_pp0_iter6_reg;
                iq_M_real_7_reg_9270_pp0_iter8_reg <= iq_M_real_7_reg_9270_pp0_iter7_reg;
                iq_M_real_7_reg_9270_pp0_iter9_reg <= iq_M_real_7_reg_9270_pp0_iter8_reg;
                iq_M_real_reg_9130_pp0_iter10_reg <= iq_M_real_reg_9130_pp0_iter9_reg;
                iq_M_real_reg_9130_pp0_iter11_reg <= iq_M_real_reg_9130_pp0_iter10_reg;
                iq_M_real_reg_9130_pp0_iter12_reg <= iq_M_real_reg_9130_pp0_iter11_reg;
                iq_M_real_reg_9130_pp0_iter13_reg <= iq_M_real_reg_9130_pp0_iter12_reg;
                iq_M_real_reg_9130_pp0_iter2_reg <= iq_M_real_reg_9130_pp0_iter1_reg;
                iq_M_real_reg_9130_pp0_iter3_reg <= iq_M_real_reg_9130_pp0_iter2_reg;
                iq_M_real_reg_9130_pp0_iter4_reg <= iq_M_real_reg_9130_pp0_iter3_reg;
                iq_M_real_reg_9130_pp0_iter5_reg <= iq_M_real_reg_9130_pp0_iter4_reg;
                iq_M_real_reg_9130_pp0_iter6_reg <= iq_M_real_reg_9130_pp0_iter5_reg;
                iq_M_real_reg_9130_pp0_iter7_reg <= iq_M_real_reg_9130_pp0_iter6_reg;
                iq_M_real_reg_9130_pp0_iter8_reg <= iq_M_real_reg_9130_pp0_iter7_reg;
                iq_M_real_reg_9130_pp0_iter9_reg <= iq_M_real_reg_9130_pp0_iter8_reg;
                overflow_10_reg_11931 <= overflow_10_fu_6795_p2;
                overflow_11_reg_11959 <= overflow_11_fu_6850_p2;
                overflow_14_reg_11987 <= overflow_14_fu_6905_p2;
                overflow_15_reg_12015 <= overflow_15_fu_6960_p2;
                overflow_18_reg_12043 <= overflow_18_fu_7015_p2;
                overflow_19_reg_12071 <= overflow_19_fu_7070_p2;
                overflow_22_reg_12099 <= overflow_22_fu_7125_p2;
                overflow_23_reg_12127 <= overflow_23_fu_7180_p2;
                overflow_26_reg_12155 <= overflow_26_fu_7235_p2;
                overflow_27_reg_12183 <= overflow_27_fu_7290_p2;
                overflow_2_reg_11819 <= overflow_2_fu_6575_p2;
                overflow_30_reg_12211 <= overflow_30_fu_7345_p2;
                overflow_31_reg_12239 <= overflow_31_fu_7400_p2;
                overflow_3_reg_11847 <= overflow_3_fu_6630_p2;
                overflow_6_reg_11875 <= overflow_6_fu_6685_p2;
                overflow_7_reg_11903 <= overflow_7_fu_6740_p2;
                p_Result_158_reg_9601 <= grp_fu_8760_p3(43 downto 43);
                p_Result_158_reg_9601_pp0_iter10_reg <= p_Result_158_reg_9601;
                p_Result_158_reg_9601_pp0_iter11_reg <= p_Result_158_reg_9601_pp0_iter10_reg;
                p_Result_158_reg_9601_pp0_iter12_reg <= p_Result_158_reg_9601_pp0_iter11_reg;
                p_Result_160_reg_9614 <= grp_fu_8760_p3(42 downto 42);
                p_Result_160_reg_9614_pp0_iter10_reg <= p_Result_160_reg_9614;
                p_Result_160_reg_9614_pp0_iter11_reg <= p_Result_160_reg_9614_pp0_iter10_reg;
                p_Result_160_reg_9614_pp0_iter12_reg <= p_Result_160_reg_9614_pp0_iter11_reg;
                p_Result_161_reg_10143 <= p_Val2_5_fu_1809_p2(17 downto 17);
                p_Result_161_reg_10143_pp0_iter12_reg <= p_Result_161_reg_10143;
                p_Result_162_reg_9909 <= ret_V_1_fu_1353_p2(43 downto 43);
                p_Result_162_reg_9909_pp0_iter11_reg <= p_Result_162_reg_9909;
                p_Result_162_reg_9909_pp0_iter12_reg <= p_Result_162_reg_9909_pp0_iter11_reg;
                p_Result_164_reg_9922 <= add_ln1393_1_fu_1359_p2(42 downto 42);
                p_Result_164_reg_9922_pp0_iter11_reg <= p_Result_164_reg_9922;
                p_Result_164_reg_9922_pp0_iter12_reg <= p_Result_164_reg_9922_pp0_iter11_reg;
                p_Result_165_reg_10160 <= p_Val2_8_fu_1865_p2(17 downto 17);
                p_Result_165_reg_10160_pp0_iter12_reg <= p_Result_165_reg_10160;
                p_Result_166_reg_11029 <= ret_V_3_fu_4529_p2(34 downto 34);
                p_Result_166_reg_11029_pp0_iter20_reg <= p_Result_166_reg_11029;
                p_Result_166_reg_11029_pp0_iter21_reg <= p_Result_166_reg_11029_pp0_iter20_reg;
                p_Result_166_reg_11029_pp0_iter22_reg <= p_Result_166_reg_11029_pp0_iter21_reg;
                p_Result_168_reg_11035 <= ret_V_3_fu_4529_p2(32 downto 32);
                p_Result_168_reg_11035_pp0_iter20_reg <= p_Result_168_reg_11035;
                p_Result_168_reg_11035_pp0_iter21_reg <= p_Result_168_reg_11035_pp0_iter20_reg;
                p_Result_169_reg_11551 <= p_Val2_11_fu_5868_p2(15 downto 15);
                p_Result_170_reg_11057 <= ret_V_5_fu_4572_p2(34 downto 34);
                p_Result_170_reg_11057_pp0_iter20_reg <= p_Result_170_reg_11057;
                p_Result_170_reg_11057_pp0_iter21_reg <= p_Result_170_reg_11057_pp0_iter20_reg;
                p_Result_170_reg_11057_pp0_iter22_reg <= p_Result_170_reg_11057_pp0_iter21_reg;
                p_Result_172_reg_11063 <= ret_V_5_fu_4572_p2(32 downto 32);
                p_Result_172_reg_11063_pp0_iter20_reg <= p_Result_172_reg_11063;
                p_Result_172_reg_11063_pp0_iter21_reg <= p_Result_172_reg_11063_pp0_iter20_reg;
                p_Result_173_reg_11567 <= p_Val2_13_fu_5911_p2(15 downto 15);
                p_Result_174_reg_9639 <= grp_fu_8778_p3(43 downto 43);
                p_Result_174_reg_9639_pp0_iter10_reg <= p_Result_174_reg_9639;
                p_Result_174_reg_9639_pp0_iter11_reg <= p_Result_174_reg_9639_pp0_iter10_reg;
                p_Result_174_reg_9639_pp0_iter12_reg <= p_Result_174_reg_9639_pp0_iter11_reg;
                p_Result_176_reg_9652 <= grp_fu_8778_p3(42 downto 42);
                p_Result_176_reg_9652_pp0_iter10_reg <= p_Result_176_reg_9652;
                p_Result_176_reg_9652_pp0_iter11_reg <= p_Result_176_reg_9652_pp0_iter10_reg;
                p_Result_176_reg_9652_pp0_iter12_reg <= p_Result_176_reg_9652_pp0_iter11_reg;
                p_Result_177_reg_10177 <= p_Val2_18_fu_1921_p2(17 downto 17);
                p_Result_177_reg_10177_pp0_iter12_reg <= p_Result_177_reg_10177;
                p_Result_178_reg_9939 <= ret_V_7_fu_1408_p2(43 downto 43);
                p_Result_178_reg_9939_pp0_iter11_reg <= p_Result_178_reg_9939;
                p_Result_178_reg_9939_pp0_iter12_reg <= p_Result_178_reg_9939_pp0_iter11_reg;
                p_Result_180_reg_9952 <= add_ln1393_2_fu_1414_p2(42 downto 42);
                p_Result_180_reg_9952_pp0_iter11_reg <= p_Result_180_reg_9952;
                p_Result_180_reg_9952_pp0_iter12_reg <= p_Result_180_reg_9952_pp0_iter11_reg;
                p_Result_181_reg_10194 <= p_Val2_21_fu_1977_p2(17 downto 17);
                p_Result_181_reg_10194_pp0_iter12_reg <= p_Result_181_reg_10194;
                p_Result_182_reg_11085 <= ret_V_9_fu_4617_p2(34 downto 34);
                p_Result_182_reg_11085_pp0_iter20_reg <= p_Result_182_reg_11085;
                p_Result_182_reg_11085_pp0_iter21_reg <= p_Result_182_reg_11085_pp0_iter20_reg;
                p_Result_182_reg_11085_pp0_iter22_reg <= p_Result_182_reg_11085_pp0_iter21_reg;
                p_Result_184_reg_11091 <= ret_V_9_fu_4617_p2(32 downto 32);
                p_Result_184_reg_11091_pp0_iter20_reg <= p_Result_184_reg_11091;
                p_Result_184_reg_11091_pp0_iter21_reg <= p_Result_184_reg_11091_pp0_iter20_reg;
                p_Result_185_reg_11583 <= p_Val2_24_fu_5954_p2(15 downto 15);
                p_Result_186_reg_11113 <= ret_V_11_fu_4660_p2(34 downto 34);
                p_Result_186_reg_11113_pp0_iter20_reg <= p_Result_186_reg_11113;
                p_Result_186_reg_11113_pp0_iter21_reg <= p_Result_186_reg_11113_pp0_iter20_reg;
                p_Result_186_reg_11113_pp0_iter22_reg <= p_Result_186_reg_11113_pp0_iter21_reg;
                p_Result_188_reg_11119 <= ret_V_11_fu_4660_p2(32 downto 32);
                p_Result_188_reg_11119_pp0_iter20_reg <= p_Result_188_reg_11119;
                p_Result_188_reg_11119_pp0_iter21_reg <= p_Result_188_reg_11119_pp0_iter20_reg;
                p_Result_189_reg_11599 <= p_Val2_27_fu_5997_p2(15 downto 15);
                p_Result_190_reg_9677 <= grp_fu_8796_p3(43 downto 43);
                p_Result_190_reg_9677_pp0_iter10_reg <= p_Result_190_reg_9677;
                p_Result_190_reg_9677_pp0_iter11_reg <= p_Result_190_reg_9677_pp0_iter10_reg;
                p_Result_190_reg_9677_pp0_iter12_reg <= p_Result_190_reg_9677_pp0_iter11_reg;
                p_Result_192_reg_9690 <= grp_fu_8796_p3(42 downto 42);
                p_Result_192_reg_9690_pp0_iter10_reg <= p_Result_192_reg_9690;
                p_Result_192_reg_9690_pp0_iter11_reg <= p_Result_192_reg_9690_pp0_iter10_reg;
                p_Result_192_reg_9690_pp0_iter12_reg <= p_Result_192_reg_9690_pp0_iter11_reg;
                p_Result_193_reg_10211 <= p_Val2_32_fu_2033_p2(17 downto 17);
                p_Result_193_reg_10211_pp0_iter12_reg <= p_Result_193_reg_10211;
                p_Result_194_reg_9969 <= ret_V_13_fu_1463_p2(43 downto 43);
                p_Result_194_reg_9969_pp0_iter11_reg <= p_Result_194_reg_9969;
                p_Result_194_reg_9969_pp0_iter12_reg <= p_Result_194_reg_9969_pp0_iter11_reg;
                p_Result_196_reg_9982 <= add_ln1393_3_fu_1469_p2(42 downto 42);
                p_Result_196_reg_9982_pp0_iter11_reg <= p_Result_196_reg_9982;
                p_Result_196_reg_9982_pp0_iter12_reg <= p_Result_196_reg_9982_pp0_iter11_reg;
                p_Result_197_reg_10228 <= p_Val2_35_fu_2089_p2(17 downto 17);
                p_Result_197_reg_10228_pp0_iter12_reg <= p_Result_197_reg_10228;
                p_Result_198_reg_11141 <= ret_V_15_fu_4705_p2(34 downto 34);
                p_Result_198_reg_11141_pp0_iter20_reg <= p_Result_198_reg_11141;
                p_Result_198_reg_11141_pp0_iter21_reg <= p_Result_198_reg_11141_pp0_iter20_reg;
                p_Result_198_reg_11141_pp0_iter22_reg <= p_Result_198_reg_11141_pp0_iter21_reg;
                p_Result_200_reg_11147 <= ret_V_15_fu_4705_p2(32 downto 32);
                p_Result_200_reg_11147_pp0_iter20_reg <= p_Result_200_reg_11147;
                p_Result_200_reg_11147_pp0_iter21_reg <= p_Result_200_reg_11147_pp0_iter20_reg;
                p_Result_201_reg_11615 <= p_Val2_38_fu_6040_p2(15 downto 15);
                p_Result_202_reg_11169 <= ret_V_17_fu_4748_p2(34 downto 34);
                p_Result_202_reg_11169_pp0_iter20_reg <= p_Result_202_reg_11169;
                p_Result_202_reg_11169_pp0_iter21_reg <= p_Result_202_reg_11169_pp0_iter20_reg;
                p_Result_202_reg_11169_pp0_iter22_reg <= p_Result_202_reg_11169_pp0_iter21_reg;
                p_Result_204_reg_11175 <= ret_V_17_fu_4748_p2(32 downto 32);
                p_Result_204_reg_11175_pp0_iter20_reg <= p_Result_204_reg_11175;
                p_Result_204_reg_11175_pp0_iter21_reg <= p_Result_204_reg_11175_pp0_iter20_reg;
                p_Result_205_reg_11631 <= p_Val2_41_fu_6083_p2(15 downto 15);
                p_Result_206_reg_9715 <= grp_fu_8814_p3(43 downto 43);
                p_Result_206_reg_9715_pp0_iter10_reg <= p_Result_206_reg_9715;
                p_Result_206_reg_9715_pp0_iter11_reg <= p_Result_206_reg_9715_pp0_iter10_reg;
                p_Result_206_reg_9715_pp0_iter12_reg <= p_Result_206_reg_9715_pp0_iter11_reg;
                p_Result_208_reg_9728 <= grp_fu_8814_p3(42 downto 42);
                p_Result_208_reg_9728_pp0_iter10_reg <= p_Result_208_reg_9728;
                p_Result_208_reg_9728_pp0_iter11_reg <= p_Result_208_reg_9728_pp0_iter10_reg;
                p_Result_208_reg_9728_pp0_iter12_reg <= p_Result_208_reg_9728_pp0_iter11_reg;
                p_Result_209_reg_10245 <= p_Val2_46_fu_2145_p2(17 downto 17);
                p_Result_209_reg_10245_pp0_iter12_reg <= p_Result_209_reg_10245;
                p_Result_210_reg_9999 <= ret_V_19_fu_1518_p2(43 downto 43);
                p_Result_210_reg_9999_pp0_iter11_reg <= p_Result_210_reg_9999;
                p_Result_210_reg_9999_pp0_iter12_reg <= p_Result_210_reg_9999_pp0_iter11_reg;
                p_Result_212_reg_10012 <= add_ln1393_4_fu_1524_p2(42 downto 42);
                p_Result_212_reg_10012_pp0_iter11_reg <= p_Result_212_reg_10012;
                p_Result_212_reg_10012_pp0_iter12_reg <= p_Result_212_reg_10012_pp0_iter11_reg;
                p_Result_213_reg_10262 <= p_Val2_49_fu_2201_p2(17 downto 17);
                p_Result_213_reg_10262_pp0_iter12_reg <= p_Result_213_reg_10262;
                p_Result_214_reg_11197 <= ret_V_21_fu_4793_p2(34 downto 34);
                p_Result_214_reg_11197_pp0_iter20_reg <= p_Result_214_reg_11197;
                p_Result_214_reg_11197_pp0_iter21_reg <= p_Result_214_reg_11197_pp0_iter20_reg;
                p_Result_214_reg_11197_pp0_iter22_reg <= p_Result_214_reg_11197_pp0_iter21_reg;
                p_Result_216_reg_11203 <= ret_V_21_fu_4793_p2(32 downto 32);
                p_Result_216_reg_11203_pp0_iter20_reg <= p_Result_216_reg_11203;
                p_Result_216_reg_11203_pp0_iter21_reg <= p_Result_216_reg_11203_pp0_iter20_reg;
                p_Result_217_reg_11647 <= p_Val2_52_fu_6126_p2(15 downto 15);
                p_Result_218_reg_11225 <= ret_V_23_fu_4836_p2(34 downto 34);
                p_Result_218_reg_11225_pp0_iter20_reg <= p_Result_218_reg_11225;
                p_Result_218_reg_11225_pp0_iter21_reg <= p_Result_218_reg_11225_pp0_iter20_reg;
                p_Result_218_reg_11225_pp0_iter22_reg <= p_Result_218_reg_11225_pp0_iter21_reg;
                p_Result_220_reg_11231 <= ret_V_23_fu_4836_p2(32 downto 32);
                p_Result_220_reg_11231_pp0_iter20_reg <= p_Result_220_reg_11231;
                p_Result_220_reg_11231_pp0_iter21_reg <= p_Result_220_reg_11231_pp0_iter20_reg;
                p_Result_221_reg_11663 <= p_Val2_55_fu_6169_p2(15 downto 15);
                p_Result_222_reg_9753 <= grp_fu_8832_p3(43 downto 43);
                p_Result_222_reg_9753_pp0_iter10_reg <= p_Result_222_reg_9753;
                p_Result_222_reg_9753_pp0_iter11_reg <= p_Result_222_reg_9753_pp0_iter10_reg;
                p_Result_222_reg_9753_pp0_iter12_reg <= p_Result_222_reg_9753_pp0_iter11_reg;
                p_Result_224_reg_9766 <= grp_fu_8832_p3(42 downto 42);
                p_Result_224_reg_9766_pp0_iter10_reg <= p_Result_224_reg_9766;
                p_Result_224_reg_9766_pp0_iter11_reg <= p_Result_224_reg_9766_pp0_iter10_reg;
                p_Result_224_reg_9766_pp0_iter12_reg <= p_Result_224_reg_9766_pp0_iter11_reg;
                p_Result_225_reg_10279 <= p_Val2_60_fu_2257_p2(17 downto 17);
                p_Result_225_reg_10279_pp0_iter12_reg <= p_Result_225_reg_10279;
                p_Result_226_reg_10029 <= ret_V_25_fu_1573_p2(43 downto 43);
                p_Result_226_reg_10029_pp0_iter11_reg <= p_Result_226_reg_10029;
                p_Result_226_reg_10029_pp0_iter12_reg <= p_Result_226_reg_10029_pp0_iter11_reg;
                p_Result_228_reg_10042 <= add_ln1393_5_fu_1579_p2(42 downto 42);
                p_Result_228_reg_10042_pp0_iter11_reg <= p_Result_228_reg_10042;
                p_Result_228_reg_10042_pp0_iter12_reg <= p_Result_228_reg_10042_pp0_iter11_reg;
                p_Result_229_reg_10296 <= p_Val2_63_fu_2313_p2(17 downto 17);
                p_Result_229_reg_10296_pp0_iter12_reg <= p_Result_229_reg_10296;
                p_Result_230_reg_11253 <= ret_V_27_fu_4881_p2(34 downto 34);
                p_Result_230_reg_11253_pp0_iter20_reg <= p_Result_230_reg_11253;
                p_Result_230_reg_11253_pp0_iter21_reg <= p_Result_230_reg_11253_pp0_iter20_reg;
                p_Result_230_reg_11253_pp0_iter22_reg <= p_Result_230_reg_11253_pp0_iter21_reg;
                p_Result_232_reg_11259 <= ret_V_27_fu_4881_p2(32 downto 32);
                p_Result_232_reg_11259_pp0_iter20_reg <= p_Result_232_reg_11259;
                p_Result_232_reg_11259_pp0_iter21_reg <= p_Result_232_reg_11259_pp0_iter20_reg;
                p_Result_233_reg_11679 <= p_Val2_66_fu_6212_p2(15 downto 15);
                p_Result_234_reg_11281 <= ret_V_29_fu_4924_p2(34 downto 34);
                p_Result_234_reg_11281_pp0_iter20_reg <= p_Result_234_reg_11281;
                p_Result_234_reg_11281_pp0_iter21_reg <= p_Result_234_reg_11281_pp0_iter20_reg;
                p_Result_234_reg_11281_pp0_iter22_reg <= p_Result_234_reg_11281_pp0_iter21_reg;
                p_Result_236_reg_11287 <= ret_V_29_fu_4924_p2(32 downto 32);
                p_Result_236_reg_11287_pp0_iter20_reg <= p_Result_236_reg_11287;
                p_Result_236_reg_11287_pp0_iter21_reg <= p_Result_236_reg_11287_pp0_iter20_reg;
                p_Result_237_reg_11695 <= p_Val2_69_fu_6255_p2(15 downto 15);
                p_Result_238_reg_9791 <= grp_fu_8850_p3(43 downto 43);
                p_Result_238_reg_9791_pp0_iter10_reg <= p_Result_238_reg_9791;
                p_Result_238_reg_9791_pp0_iter11_reg <= p_Result_238_reg_9791_pp0_iter10_reg;
                p_Result_238_reg_9791_pp0_iter12_reg <= p_Result_238_reg_9791_pp0_iter11_reg;
                p_Result_240_reg_9804 <= grp_fu_8850_p3(42 downto 42);
                p_Result_240_reg_9804_pp0_iter10_reg <= p_Result_240_reg_9804;
                p_Result_240_reg_9804_pp0_iter11_reg <= p_Result_240_reg_9804_pp0_iter10_reg;
                p_Result_240_reg_9804_pp0_iter12_reg <= p_Result_240_reg_9804_pp0_iter11_reg;
                p_Result_241_reg_10313 <= p_Val2_74_fu_2369_p2(17 downto 17);
                p_Result_241_reg_10313_pp0_iter12_reg <= p_Result_241_reg_10313;
                p_Result_242_reg_10059 <= ret_V_31_fu_1628_p2(43 downto 43);
                p_Result_242_reg_10059_pp0_iter11_reg <= p_Result_242_reg_10059;
                p_Result_242_reg_10059_pp0_iter12_reg <= p_Result_242_reg_10059_pp0_iter11_reg;
                p_Result_244_reg_10072 <= add_ln1393_6_fu_1634_p2(42 downto 42);
                p_Result_244_reg_10072_pp0_iter11_reg <= p_Result_244_reg_10072;
                p_Result_244_reg_10072_pp0_iter12_reg <= p_Result_244_reg_10072_pp0_iter11_reg;
                p_Result_245_reg_10330 <= p_Val2_77_fu_2425_p2(17 downto 17);
                p_Result_245_reg_10330_pp0_iter12_reg <= p_Result_245_reg_10330;
                p_Result_246_reg_11309 <= ret_V_33_fu_4969_p2(34 downto 34);
                p_Result_246_reg_11309_pp0_iter20_reg <= p_Result_246_reg_11309;
                p_Result_246_reg_11309_pp0_iter21_reg <= p_Result_246_reg_11309_pp0_iter20_reg;
                p_Result_246_reg_11309_pp0_iter22_reg <= p_Result_246_reg_11309_pp0_iter21_reg;
                p_Result_248_reg_11315 <= ret_V_33_fu_4969_p2(32 downto 32);
                p_Result_248_reg_11315_pp0_iter20_reg <= p_Result_248_reg_11315;
                p_Result_248_reg_11315_pp0_iter21_reg <= p_Result_248_reg_11315_pp0_iter20_reg;
                p_Result_249_reg_11711 <= p_Val2_80_fu_6298_p2(15 downto 15);
                p_Result_250_reg_11337 <= ret_V_35_fu_5012_p2(34 downto 34);
                p_Result_250_reg_11337_pp0_iter20_reg <= p_Result_250_reg_11337;
                p_Result_250_reg_11337_pp0_iter21_reg <= p_Result_250_reg_11337_pp0_iter20_reg;
                p_Result_250_reg_11337_pp0_iter22_reg <= p_Result_250_reg_11337_pp0_iter21_reg;
                p_Result_252_reg_11343 <= ret_V_35_fu_5012_p2(32 downto 32);
                p_Result_252_reg_11343_pp0_iter20_reg <= p_Result_252_reg_11343;
                p_Result_252_reg_11343_pp0_iter21_reg <= p_Result_252_reg_11343_pp0_iter20_reg;
                p_Result_253_reg_11727 <= p_Val2_83_fu_6341_p2(15 downto 15);
                p_Result_254_reg_9829 <= grp_fu_8868_p3(43 downto 43);
                p_Result_254_reg_9829_pp0_iter10_reg <= p_Result_254_reg_9829;
                p_Result_254_reg_9829_pp0_iter11_reg <= p_Result_254_reg_9829_pp0_iter10_reg;
                p_Result_254_reg_9829_pp0_iter12_reg <= p_Result_254_reg_9829_pp0_iter11_reg;
                p_Result_256_reg_9842 <= grp_fu_8868_p3(42 downto 42);
                p_Result_256_reg_9842_pp0_iter10_reg <= p_Result_256_reg_9842;
                p_Result_256_reg_9842_pp0_iter11_reg <= p_Result_256_reg_9842_pp0_iter10_reg;
                p_Result_256_reg_9842_pp0_iter12_reg <= p_Result_256_reg_9842_pp0_iter11_reg;
                p_Result_257_reg_10347 <= p_Val2_88_fu_2481_p2(17 downto 17);
                p_Result_257_reg_10347_pp0_iter12_reg <= p_Result_257_reg_10347;
                p_Result_258_reg_10089 <= ret_V_37_fu_1683_p2(43 downto 43);
                p_Result_258_reg_10089_pp0_iter11_reg <= p_Result_258_reg_10089;
                p_Result_258_reg_10089_pp0_iter12_reg <= p_Result_258_reg_10089_pp0_iter11_reg;
                p_Result_260_reg_10102 <= add_ln1393_7_fu_1689_p2(42 downto 42);
                p_Result_260_reg_10102_pp0_iter11_reg <= p_Result_260_reg_10102;
                p_Result_260_reg_10102_pp0_iter12_reg <= p_Result_260_reg_10102_pp0_iter11_reg;
                p_Result_261_reg_10364 <= p_Val2_91_fu_2537_p2(17 downto 17);
                p_Result_261_reg_10364_pp0_iter12_reg <= p_Result_261_reg_10364;
                p_Result_262_reg_11365 <= ret_V_39_fu_5057_p2(34 downto 34);
                p_Result_262_reg_11365_pp0_iter20_reg <= p_Result_262_reg_11365;
                p_Result_262_reg_11365_pp0_iter21_reg <= p_Result_262_reg_11365_pp0_iter20_reg;
                p_Result_262_reg_11365_pp0_iter22_reg <= p_Result_262_reg_11365_pp0_iter21_reg;
                p_Result_264_reg_11371 <= ret_V_39_fu_5057_p2(32 downto 32);
                p_Result_264_reg_11371_pp0_iter20_reg <= p_Result_264_reg_11371;
                p_Result_264_reg_11371_pp0_iter21_reg <= p_Result_264_reg_11371_pp0_iter20_reg;
                p_Result_265_reg_11743 <= p_Val2_94_fu_6384_p2(15 downto 15);
                p_Result_266_reg_11393 <= ret_V_41_fu_5100_p2(34 downto 34);
                p_Result_266_reg_11393_pp0_iter20_reg <= p_Result_266_reg_11393;
                p_Result_266_reg_11393_pp0_iter21_reg <= p_Result_266_reg_11393_pp0_iter20_reg;
                p_Result_266_reg_11393_pp0_iter22_reg <= p_Result_266_reg_11393_pp0_iter21_reg;
                p_Result_268_reg_11399 <= ret_V_41_fu_5100_p2(32 downto 32);
                p_Result_268_reg_11399_pp0_iter20_reg <= p_Result_268_reg_11399;
                p_Result_268_reg_11399_pp0_iter21_reg <= p_Result_268_reg_11399_pp0_iter20_reg;
                p_Result_269_reg_11759 <= p_Val2_97_fu_6427_p2(15 downto 15);
                p_Result_270_reg_9867 <= grp_fu_8886_p3(43 downto 43);
                p_Result_270_reg_9867_pp0_iter10_reg <= p_Result_270_reg_9867;
                p_Result_270_reg_9867_pp0_iter11_reg <= p_Result_270_reg_9867_pp0_iter10_reg;
                p_Result_270_reg_9867_pp0_iter12_reg <= p_Result_270_reg_9867_pp0_iter11_reg;
                p_Result_272_reg_9880 <= grp_fu_8886_p3(42 downto 42);
                p_Result_272_reg_9880_pp0_iter10_reg <= p_Result_272_reg_9880;
                p_Result_272_reg_9880_pp0_iter11_reg <= p_Result_272_reg_9880_pp0_iter10_reg;
                p_Result_272_reg_9880_pp0_iter12_reg <= p_Result_272_reg_9880_pp0_iter11_reg;
                p_Result_273_reg_10381 <= p_Val2_102_fu_2593_p2(17 downto 17);
                p_Result_273_reg_10381_pp0_iter12_reg <= p_Result_273_reg_10381;
                p_Result_274_reg_10119 <= ret_V_43_fu_1738_p2(43 downto 43);
                p_Result_274_reg_10119_pp0_iter11_reg <= p_Result_274_reg_10119;
                p_Result_274_reg_10119_pp0_iter12_reg <= p_Result_274_reg_10119_pp0_iter11_reg;
                p_Result_276_reg_10132 <= add_ln1393_8_fu_1744_p2(42 downto 42);
                p_Result_276_reg_10132_pp0_iter11_reg <= p_Result_276_reg_10132;
                p_Result_276_reg_10132_pp0_iter12_reg <= p_Result_276_reg_10132_pp0_iter11_reg;
                p_Result_277_reg_10398 <= p_Val2_105_fu_2649_p2(17 downto 17);
                p_Result_277_reg_10398_pp0_iter12_reg <= p_Result_277_reg_10398;
                p_Result_278_reg_11421 <= ret_V_45_fu_5145_p2(34 downto 34);
                p_Result_278_reg_11421_pp0_iter20_reg <= p_Result_278_reg_11421;
                p_Result_278_reg_11421_pp0_iter21_reg <= p_Result_278_reg_11421_pp0_iter20_reg;
                p_Result_278_reg_11421_pp0_iter22_reg <= p_Result_278_reg_11421_pp0_iter21_reg;
                p_Result_280_reg_11427 <= ret_V_45_fu_5145_p2(32 downto 32);
                p_Result_280_reg_11427_pp0_iter20_reg <= p_Result_280_reg_11427;
                p_Result_280_reg_11427_pp0_iter21_reg <= p_Result_280_reg_11427_pp0_iter20_reg;
                p_Result_281_reg_11775 <= p_Val2_108_fu_6470_p2(15 downto 15);
                p_Result_282_reg_11449 <= ret_V_47_fu_5188_p2(34 downto 34);
                p_Result_282_reg_11449_pp0_iter20_reg <= p_Result_282_reg_11449;
                p_Result_282_reg_11449_pp0_iter21_reg <= p_Result_282_reg_11449_pp0_iter20_reg;
                p_Result_282_reg_11449_pp0_iter22_reg <= p_Result_282_reg_11449_pp0_iter21_reg;
                p_Result_284_reg_11455 <= ret_V_47_fu_5188_p2(32 downto 32);
                p_Result_284_reg_11455_pp0_iter20_reg <= p_Result_284_reg_11455;
                p_Result_284_reg_11455_pp0_iter21_reg <= p_Result_284_reg_11455_pp0_iter20_reg;
                p_Result_285_reg_11791 <= p_Val2_111_fu_6513_p2(15 downto 15);
                p_Val2_102_reg_10376 <= p_Val2_102_fu_2593_p2;
                p_Val2_102_reg_10376_pp0_iter12_reg <= p_Val2_102_reg_10376;
                p_Val2_105_reg_10393 <= p_Val2_105_fu_2649_p2;
                p_Val2_105_reg_10393_pp0_iter12_reg <= p_Val2_105_reg_10393;
                p_Val2_108_reg_11770 <= p_Val2_108_fu_6470_p2;
                p_Val2_108_reg_11770_pp0_iter22_reg <= p_Val2_108_reg_11770;
                p_Val2_111_reg_11786 <= p_Val2_111_fu_6513_p2;
                p_Val2_111_reg_11786_pp0_iter22_reg <= p_Val2_111_reg_11786;
                p_Val2_11_reg_11546 <= p_Val2_11_fu_5868_p2;
                p_Val2_11_reg_11546_pp0_iter22_reg <= p_Val2_11_reg_11546;
                p_Val2_13_reg_11562 <= p_Val2_13_fu_5911_p2;
                p_Val2_13_reg_11562_pp0_iter22_reg <= p_Val2_13_reg_11562;
                p_Val2_18_reg_10172 <= p_Val2_18_fu_1921_p2;
                p_Val2_18_reg_10172_pp0_iter12_reg <= p_Val2_18_reg_10172;
                p_Val2_21_reg_10189 <= p_Val2_21_fu_1977_p2;
                p_Val2_21_reg_10189_pp0_iter12_reg <= p_Val2_21_reg_10189;
                p_Val2_24_reg_11578 <= p_Val2_24_fu_5954_p2;
                p_Val2_24_reg_11578_pp0_iter22_reg <= p_Val2_24_reg_11578;
                p_Val2_27_reg_11594 <= p_Val2_27_fu_5997_p2;
                p_Val2_27_reg_11594_pp0_iter22_reg <= p_Val2_27_reg_11594;
                p_Val2_32_reg_10206 <= p_Val2_32_fu_2033_p2;
                p_Val2_32_reg_10206_pp0_iter12_reg <= p_Val2_32_reg_10206;
                p_Val2_35_reg_10223 <= p_Val2_35_fu_2089_p2;
                p_Val2_35_reg_10223_pp0_iter12_reg <= p_Val2_35_reg_10223;
                p_Val2_38_reg_11610 <= p_Val2_38_fu_6040_p2;
                p_Val2_38_reg_11610_pp0_iter22_reg <= p_Val2_38_reg_11610;
                p_Val2_41_reg_11626 <= p_Val2_41_fu_6083_p2;
                p_Val2_41_reg_11626_pp0_iter22_reg <= p_Val2_41_reg_11626;
                p_Val2_46_reg_10240 <= p_Val2_46_fu_2145_p2;
                p_Val2_46_reg_10240_pp0_iter12_reg <= p_Val2_46_reg_10240;
                p_Val2_49_reg_10257 <= p_Val2_49_fu_2201_p2;
                p_Val2_49_reg_10257_pp0_iter12_reg <= p_Val2_49_reg_10257;
                p_Val2_52_reg_11642 <= p_Val2_52_fu_6126_p2;
                p_Val2_52_reg_11642_pp0_iter22_reg <= p_Val2_52_reg_11642;
                p_Val2_55_reg_11658 <= p_Val2_55_fu_6169_p2;
                p_Val2_55_reg_11658_pp0_iter22_reg <= p_Val2_55_reg_11658;
                p_Val2_5_reg_10138 <= p_Val2_5_fu_1809_p2;
                p_Val2_5_reg_10138_pp0_iter12_reg <= p_Val2_5_reg_10138;
                p_Val2_60_reg_10274 <= p_Val2_60_fu_2257_p2;
                p_Val2_60_reg_10274_pp0_iter12_reg <= p_Val2_60_reg_10274;
                p_Val2_63_reg_10291 <= p_Val2_63_fu_2313_p2;
                p_Val2_63_reg_10291_pp0_iter12_reg <= p_Val2_63_reg_10291;
                p_Val2_66_reg_11674 <= p_Val2_66_fu_6212_p2;
                p_Val2_66_reg_11674_pp0_iter22_reg <= p_Val2_66_reg_11674;
                p_Val2_69_reg_11690 <= p_Val2_69_fu_6255_p2;
                p_Val2_69_reg_11690_pp0_iter22_reg <= p_Val2_69_reg_11690;
                p_Val2_74_reg_10308 <= p_Val2_74_fu_2369_p2;
                p_Val2_74_reg_10308_pp0_iter12_reg <= p_Val2_74_reg_10308;
                p_Val2_77_reg_10325 <= p_Val2_77_fu_2425_p2;
                p_Val2_77_reg_10325_pp0_iter12_reg <= p_Val2_77_reg_10325;
                p_Val2_80_reg_11706 <= p_Val2_80_fu_6298_p2;
                p_Val2_80_reg_11706_pp0_iter22_reg <= p_Val2_80_reg_11706;
                p_Val2_83_reg_11722 <= p_Val2_83_fu_6341_p2;
                p_Val2_83_reg_11722_pp0_iter22_reg <= p_Val2_83_reg_11722;
                p_Val2_88_reg_10342 <= p_Val2_88_fu_2481_p2;
                p_Val2_88_reg_10342_pp0_iter12_reg <= p_Val2_88_reg_10342;
                p_Val2_8_reg_10155 <= p_Val2_8_fu_1865_p2;
                p_Val2_8_reg_10155_pp0_iter12_reg <= p_Val2_8_reg_10155;
                p_Val2_91_reg_10359 <= p_Val2_91_fu_2537_p2;
                p_Val2_91_reg_10359_pp0_iter12_reg <= p_Val2_91_reg_10359;
                p_Val2_94_reg_11738 <= p_Val2_94_fu_6384_p2;
                p_Val2_94_reg_11738_pp0_iter22_reg <= p_Val2_94_reg_11738;
                p_Val2_97_reg_11754 <= p_Val2_97_fu_6427_p2;
                p_Val2_97_reg_11754_pp0_iter22_reg <= p_Val2_97_reg_11754;
                r_10_reg_10048 <= r_10_fu_1606_p2;
                r_11_reg_10067 <= r_11_fu_1648_p2;
                r_12_reg_10078 <= r_12_fu_1661_p2;
                r_13_reg_10097 <= r_13_fu_1703_p2;
                r_14_reg_10108 <= r_14_fu_1716_p2;
                r_15_reg_10127 <= r_15_fu_1758_p2;
                r_1_reg_9917 <= r_1_fu_1373_p2;
                r_2_reg_9928 <= r_2_fu_1386_p2;
                r_3_reg_9947 <= r_3_fu_1428_p2;
                r_4_reg_9958 <= r_4_fu_1441_p2;
                r_5_reg_9977 <= r_5_fu_1483_p2;
                r_6_reg_9988 <= r_6_fu_1496_p2;
                r_7_reg_10007 <= r_7_fu_1538_p2;
                r_8_reg_10018 <= r_8_fu_1551_p2;
                r_9_reg_10037 <= r_9_fu_1593_p2;
                r_V_102_reg_9734 <= grp_fu_8825_p2;
                r_V_102_reg_9734_pp0_iter10_reg <= r_V_102_reg_9734;
                r_V_108_reg_9772 <= grp_fu_8843_p2;
                r_V_108_reg_9772_pp0_iter10_reg <= r_V_108_reg_9772;
                r_V_114_reg_9810 <= grp_fu_8861_p2;
                r_V_114_reg_9810_pp0_iter10_reg <= r_V_114_reg_9810;
                r_V_120_reg_9848 <= grp_fu_8879_p2;
                r_V_120_reg_9848_pp0_iter10_reg <= r_V_120_reg_9848;
                r_V_126_reg_9886 <= grp_fu_8897_p2;
                r_V_126_reg_9886_pp0_iter10_reg <= r_V_126_reg_9886;
                r_V_84_reg_9620 <= grp_fu_8771_p2;
                r_V_84_reg_9620_pp0_iter10_reg <= r_V_84_reg_9620;
                r_V_90_reg_9658 <= grp_fu_8789_p2;
                r_V_90_reg_9658_pp0_iter10_reg <= r_V_90_reg_9658;
                r_V_96_reg_9696 <= grp_fu_8807_p2;
                r_V_96_reg_9696_pp0_iter10_reg <= r_V_96_reg_9696;
                r_reg_9898 <= r_fu_1331_p2;
                ret_V_11_reg_11102 <= ret_V_11_fu_4660_p2;
                ret_V_11_reg_11102_pp0_iter20_reg <= ret_V_11_reg_11102;
                ret_V_11_reg_11102_pp0_iter21_reg <= ret_V_11_reg_11102_pp0_iter20_reg;
                ret_V_11_reg_11102_pp0_iter22_reg <= ret_V_11_reg_11102_pp0_iter21_reg;
                ret_V_12_reg_9670_pp0_iter10_reg <= ret_V_12_reg_9670;
                ret_V_15_reg_11130 <= ret_V_15_fu_4705_p2;
                ret_V_15_reg_11130_pp0_iter20_reg <= ret_V_15_reg_11130;
                ret_V_15_reg_11130_pp0_iter21_reg <= ret_V_15_reg_11130_pp0_iter20_reg;
                ret_V_15_reg_11130_pp0_iter22_reg <= ret_V_15_reg_11130_pp0_iter21_reg;
                ret_V_17_reg_11158 <= ret_V_17_fu_4748_p2;
                ret_V_17_reg_11158_pp0_iter20_reg <= ret_V_17_reg_11158;
                ret_V_17_reg_11158_pp0_iter21_reg <= ret_V_17_reg_11158_pp0_iter20_reg;
                ret_V_17_reg_11158_pp0_iter22_reg <= ret_V_17_reg_11158_pp0_iter21_reg;
                ret_V_18_reg_9708_pp0_iter10_reg <= ret_V_18_reg_9708;
                ret_V_21_reg_11186 <= ret_V_21_fu_4793_p2;
                ret_V_21_reg_11186_pp0_iter20_reg <= ret_V_21_reg_11186;
                ret_V_21_reg_11186_pp0_iter21_reg <= ret_V_21_reg_11186_pp0_iter20_reg;
                ret_V_21_reg_11186_pp0_iter22_reg <= ret_V_21_reg_11186_pp0_iter21_reg;
                ret_V_23_reg_11214 <= ret_V_23_fu_4836_p2;
                ret_V_23_reg_11214_pp0_iter20_reg <= ret_V_23_reg_11214;
                ret_V_23_reg_11214_pp0_iter21_reg <= ret_V_23_reg_11214_pp0_iter20_reg;
                ret_V_23_reg_11214_pp0_iter22_reg <= ret_V_23_reg_11214_pp0_iter21_reg;
                ret_V_24_reg_9746_pp0_iter10_reg <= ret_V_24_reg_9746;
                ret_V_27_reg_11242 <= ret_V_27_fu_4881_p2;
                ret_V_27_reg_11242_pp0_iter20_reg <= ret_V_27_reg_11242;
                ret_V_27_reg_11242_pp0_iter21_reg <= ret_V_27_reg_11242_pp0_iter20_reg;
                ret_V_27_reg_11242_pp0_iter22_reg <= ret_V_27_reg_11242_pp0_iter21_reg;
                ret_V_29_reg_11270 <= ret_V_29_fu_4924_p2;
                ret_V_29_reg_11270_pp0_iter20_reg <= ret_V_29_reg_11270;
                ret_V_29_reg_11270_pp0_iter21_reg <= ret_V_29_reg_11270_pp0_iter20_reg;
                ret_V_29_reg_11270_pp0_iter22_reg <= ret_V_29_reg_11270_pp0_iter21_reg;
                ret_V_30_reg_9784_pp0_iter10_reg <= ret_V_30_reg_9784;
                ret_V_33_reg_11298 <= ret_V_33_fu_4969_p2;
                ret_V_33_reg_11298_pp0_iter20_reg <= ret_V_33_reg_11298;
                ret_V_33_reg_11298_pp0_iter21_reg <= ret_V_33_reg_11298_pp0_iter20_reg;
                ret_V_33_reg_11298_pp0_iter22_reg <= ret_V_33_reg_11298_pp0_iter21_reg;
                ret_V_35_reg_11326 <= ret_V_35_fu_5012_p2;
                ret_V_35_reg_11326_pp0_iter20_reg <= ret_V_35_reg_11326;
                ret_V_35_reg_11326_pp0_iter21_reg <= ret_V_35_reg_11326_pp0_iter20_reg;
                ret_V_35_reg_11326_pp0_iter22_reg <= ret_V_35_reg_11326_pp0_iter21_reg;
                ret_V_36_reg_9822_pp0_iter10_reg <= ret_V_36_reg_9822;
                ret_V_39_reg_11354 <= ret_V_39_fu_5057_p2;
                ret_V_39_reg_11354_pp0_iter20_reg <= ret_V_39_reg_11354;
                ret_V_39_reg_11354_pp0_iter21_reg <= ret_V_39_reg_11354_pp0_iter20_reg;
                ret_V_39_reg_11354_pp0_iter22_reg <= ret_V_39_reg_11354_pp0_iter21_reg;
                ret_V_3_reg_11018 <= ret_V_3_fu_4529_p2;
                ret_V_3_reg_11018_pp0_iter20_reg <= ret_V_3_reg_11018;
                ret_V_3_reg_11018_pp0_iter21_reg <= ret_V_3_reg_11018_pp0_iter20_reg;
                ret_V_3_reg_11018_pp0_iter22_reg <= ret_V_3_reg_11018_pp0_iter21_reg;
                ret_V_41_reg_11382 <= ret_V_41_fu_5100_p2;
                ret_V_41_reg_11382_pp0_iter20_reg <= ret_V_41_reg_11382;
                ret_V_41_reg_11382_pp0_iter21_reg <= ret_V_41_reg_11382_pp0_iter20_reg;
                ret_V_41_reg_11382_pp0_iter22_reg <= ret_V_41_reg_11382_pp0_iter21_reg;
                ret_V_42_reg_9860_pp0_iter10_reg <= ret_V_42_reg_9860;
                ret_V_45_reg_11410 <= ret_V_45_fu_5145_p2;
                ret_V_45_reg_11410_pp0_iter20_reg <= ret_V_45_reg_11410;
                ret_V_45_reg_11410_pp0_iter21_reg <= ret_V_45_reg_11410_pp0_iter20_reg;
                ret_V_45_reg_11410_pp0_iter22_reg <= ret_V_45_reg_11410_pp0_iter21_reg;
                ret_V_47_reg_11438 <= ret_V_47_fu_5188_p2;
                ret_V_47_reg_11438_pp0_iter20_reg <= ret_V_47_reg_11438;
                ret_V_47_reg_11438_pp0_iter21_reg <= ret_V_47_reg_11438_pp0_iter20_reg;
                ret_V_47_reg_11438_pp0_iter22_reg <= ret_V_47_reg_11438_pp0_iter21_reg;
                ret_V_5_reg_11046 <= ret_V_5_fu_4572_p2;
                ret_V_5_reg_11046_pp0_iter20_reg <= ret_V_5_reg_11046;
                ret_V_5_reg_11046_pp0_iter21_reg <= ret_V_5_reg_11046_pp0_iter20_reg;
                ret_V_5_reg_11046_pp0_iter22_reg <= ret_V_5_reg_11046_pp0_iter21_reg;
                ret_V_6_reg_9632_pp0_iter10_reg <= ret_V_6_reg_9632;
                ret_V_9_reg_11074 <= ret_V_9_fu_4617_p2;
                ret_V_9_reg_11074_pp0_iter20_reg <= ret_V_9_reg_11074;
                ret_V_9_reg_11074_pp0_iter21_reg <= ret_V_9_reg_11074_pp0_iter20_reg;
                ret_V_9_reg_11074_pp0_iter22_reg <= ret_V_9_reg_11074_pp0_iter21_reg;
                ret_V_reg_9594_pp0_iter10_reg <= ret_V_reg_9594;
                sext_ln1319_10_reg_10762 <= sext_ln1319_10_fu_4443_p1;
                sext_ln1319_11_reg_10768 <= sext_ln1319_11_fu_4446_p1;
                sext_ln1319_12_reg_10780 <= sext_ln1319_12_fu_4452_p1;
                sext_ln1319_13_reg_10786 <= sext_ln1319_13_fu_4455_p1;
                sext_ln1319_14_reg_10798 <= sext_ln1319_14_fu_4461_p1;
                sext_ln1319_15_reg_10804 <= sext_ln1319_15_fu_4464_p1;
                sext_ln1319_1_reg_10678 <= sext_ln1319_1_fu_4401_p1;
                sext_ln1319_2_reg_10690 <= sext_ln1319_2_fu_4407_p1;
                sext_ln1319_3_reg_10696 <= sext_ln1319_3_fu_4410_p1;
                sext_ln1319_4_reg_10708 <= sext_ln1319_4_fu_4416_p1;
                sext_ln1319_5_reg_10714 <= sext_ln1319_5_fu_4419_p1;
                sext_ln1319_6_reg_10726 <= sext_ln1319_6_fu_4425_p1;
                sext_ln1319_7_reg_10732 <= sext_ln1319_7_fu_4428_p1;
                sext_ln1319_8_reg_10744 <= sext_ln1319_8_fu_4434_p1;
                sext_ln1319_9_reg_10750 <= sext_ln1319_9_fu_4437_p1;
                sext_ln1319_reg_10672 <= sext_ln1319_fu_4398_p1;
                tmp_10_reg_11096 <= ret_V_9_fu_4617_p2(34 downto 33);
                tmp_10_reg_11096_pp0_iter20_reg <= tmp_10_reg_11096;
                tmp_10_reg_11096_pp0_iter21_reg <= tmp_10_reg_11096_pp0_iter20_reg;
                tmp_11_reg_9165_pp0_iter10_reg <= tmp_11_reg_9165_pp0_iter9_reg;
                tmp_11_reg_9165_pp0_iter11_reg <= tmp_11_reg_9165_pp0_iter10_reg;
                tmp_11_reg_9165_pp0_iter12_reg <= tmp_11_reg_9165_pp0_iter11_reg;
                tmp_11_reg_9165_pp0_iter13_reg <= tmp_11_reg_9165_pp0_iter12_reg;
                tmp_11_reg_9165_pp0_iter14_reg <= tmp_11_reg_9165_pp0_iter13_reg;
                tmp_11_reg_9165_pp0_iter15_reg <= tmp_11_reg_9165_pp0_iter14_reg;
                tmp_11_reg_9165_pp0_iter16_reg <= tmp_11_reg_9165_pp0_iter15_reg;
                tmp_11_reg_9165_pp0_iter17_reg <= tmp_11_reg_9165_pp0_iter16_reg;
                tmp_11_reg_9165_pp0_iter18_reg <= tmp_11_reg_9165_pp0_iter17_reg;
                tmp_11_reg_9165_pp0_iter2_reg <= tmp_11_reg_9165_pp0_iter1_reg;
                tmp_11_reg_9165_pp0_iter3_reg <= tmp_11_reg_9165_pp0_iter2_reg;
                tmp_11_reg_9165_pp0_iter4_reg <= tmp_11_reg_9165_pp0_iter3_reg;
                tmp_11_reg_9165_pp0_iter5_reg <= tmp_11_reg_9165_pp0_iter4_reg;
                tmp_11_reg_9165_pp0_iter6_reg <= tmp_11_reg_9165_pp0_iter5_reg;
                tmp_11_reg_9165_pp0_iter7_reg <= tmp_11_reg_9165_pp0_iter6_reg;
                tmp_11_reg_9165_pp0_iter8_reg <= tmp_11_reg_9165_pp0_iter7_reg;
                tmp_11_reg_9165_pp0_iter9_reg <= tmp_11_reg_9165_pp0_iter8_reg;
                tmp_15_reg_11124 <= ret_V_11_fu_4660_p2(34 downto 33);
                tmp_15_reg_11124_pp0_iter20_reg <= tmp_15_reg_11124;
                tmp_15_reg_11124_pp0_iter21_reg <= tmp_15_reg_11124_pp0_iter20_reg;
                tmp_16_reg_9336 <= grp_phase_sincos_LUT_fu_351_ap_return(51 downto 36);
                tmp_17_reg_9180_pp0_iter10_reg <= tmp_17_reg_9180_pp0_iter9_reg;
                tmp_17_reg_9180_pp0_iter11_reg <= tmp_17_reg_9180_pp0_iter10_reg;
                tmp_17_reg_9180_pp0_iter12_reg <= tmp_17_reg_9180_pp0_iter11_reg;
                tmp_17_reg_9180_pp0_iter13_reg <= tmp_17_reg_9180_pp0_iter12_reg;
                tmp_17_reg_9180_pp0_iter14_reg <= tmp_17_reg_9180_pp0_iter13_reg;
                tmp_17_reg_9180_pp0_iter15_reg <= tmp_17_reg_9180_pp0_iter14_reg;
                tmp_17_reg_9180_pp0_iter16_reg <= tmp_17_reg_9180_pp0_iter15_reg;
                tmp_17_reg_9180_pp0_iter17_reg <= tmp_17_reg_9180_pp0_iter16_reg;
                tmp_17_reg_9180_pp0_iter18_reg <= tmp_17_reg_9180_pp0_iter17_reg;
                tmp_17_reg_9180_pp0_iter2_reg <= tmp_17_reg_9180_pp0_iter1_reg;
                tmp_17_reg_9180_pp0_iter3_reg <= tmp_17_reg_9180_pp0_iter2_reg;
                tmp_17_reg_9180_pp0_iter4_reg <= tmp_17_reg_9180_pp0_iter3_reg;
                tmp_17_reg_9180_pp0_iter5_reg <= tmp_17_reg_9180_pp0_iter4_reg;
                tmp_17_reg_9180_pp0_iter6_reg <= tmp_17_reg_9180_pp0_iter5_reg;
                tmp_17_reg_9180_pp0_iter7_reg <= tmp_17_reg_9180_pp0_iter6_reg;
                tmp_17_reg_9180_pp0_iter8_reg <= tmp_17_reg_9180_pp0_iter7_reg;
                tmp_17_reg_9180_pp0_iter9_reg <= tmp_17_reg_9180_pp0_iter8_reg;
                tmp_19_reg_11152 <= ret_V_15_fu_4705_p2(34 downto 33);
                tmp_19_reg_11152_pp0_iter20_reg <= tmp_19_reg_11152;
                tmp_19_reg_11152_pp0_iter21_reg <= tmp_19_reg_11152_pp0_iter20_reg;
                tmp_1_reg_9140_pp0_iter10_reg <= tmp_1_reg_9140_pp0_iter9_reg;
                tmp_1_reg_9140_pp0_iter11_reg <= tmp_1_reg_9140_pp0_iter10_reg;
                tmp_1_reg_9140_pp0_iter12_reg <= tmp_1_reg_9140_pp0_iter11_reg;
                tmp_1_reg_9140_pp0_iter13_reg <= tmp_1_reg_9140_pp0_iter12_reg;
                tmp_1_reg_9140_pp0_iter14_reg <= tmp_1_reg_9140_pp0_iter13_reg;
                tmp_1_reg_9140_pp0_iter15_reg <= tmp_1_reg_9140_pp0_iter14_reg;
                tmp_1_reg_9140_pp0_iter16_reg <= tmp_1_reg_9140_pp0_iter15_reg;
                tmp_1_reg_9140_pp0_iter17_reg <= tmp_1_reg_9140_pp0_iter16_reg;
                tmp_1_reg_9140_pp0_iter18_reg <= tmp_1_reg_9140_pp0_iter17_reg;
                tmp_1_reg_9140_pp0_iter2_reg <= tmp_1_reg_9140_pp0_iter1_reg;
                tmp_1_reg_9140_pp0_iter3_reg <= tmp_1_reg_9140_pp0_iter2_reg;
                tmp_1_reg_9140_pp0_iter4_reg <= tmp_1_reg_9140_pp0_iter3_reg;
                tmp_1_reg_9140_pp0_iter5_reg <= tmp_1_reg_9140_pp0_iter4_reg;
                tmp_1_reg_9140_pp0_iter6_reg <= tmp_1_reg_9140_pp0_iter5_reg;
                tmp_1_reg_9140_pp0_iter7_reg <= tmp_1_reg_9140_pp0_iter6_reg;
                tmp_1_reg_9140_pp0_iter8_reg <= tmp_1_reg_9140_pp0_iter7_reg;
                tmp_1_reg_9140_pp0_iter9_reg <= tmp_1_reg_9140_pp0_iter8_reg;
                tmp_20_reg_9185_pp0_iter10_reg <= tmp_20_reg_9185_pp0_iter9_reg;
                tmp_20_reg_9185_pp0_iter11_reg <= tmp_20_reg_9185_pp0_iter10_reg;
                tmp_20_reg_9185_pp0_iter12_reg <= tmp_20_reg_9185_pp0_iter11_reg;
                tmp_20_reg_9185_pp0_iter13_reg <= tmp_20_reg_9185_pp0_iter12_reg;
                tmp_20_reg_9185_pp0_iter14_reg <= tmp_20_reg_9185_pp0_iter13_reg;
                tmp_20_reg_9185_pp0_iter15_reg <= tmp_20_reg_9185_pp0_iter14_reg;
                tmp_20_reg_9185_pp0_iter16_reg <= tmp_20_reg_9185_pp0_iter15_reg;
                tmp_20_reg_9185_pp0_iter17_reg <= tmp_20_reg_9185_pp0_iter16_reg;
                tmp_20_reg_9185_pp0_iter18_reg <= tmp_20_reg_9185_pp0_iter17_reg;
                tmp_20_reg_9185_pp0_iter2_reg <= tmp_20_reg_9185_pp0_iter1_reg;
                tmp_20_reg_9185_pp0_iter3_reg <= tmp_20_reg_9185_pp0_iter2_reg;
                tmp_20_reg_9185_pp0_iter4_reg <= tmp_20_reg_9185_pp0_iter3_reg;
                tmp_20_reg_9185_pp0_iter5_reg <= tmp_20_reg_9185_pp0_iter4_reg;
                tmp_20_reg_9185_pp0_iter6_reg <= tmp_20_reg_9185_pp0_iter5_reg;
                tmp_20_reg_9185_pp0_iter7_reg <= tmp_20_reg_9185_pp0_iter6_reg;
                tmp_20_reg_9185_pp0_iter8_reg <= tmp_20_reg_9185_pp0_iter7_reg;
                tmp_20_reg_9185_pp0_iter9_reg <= tmp_20_reg_9185_pp0_iter8_reg;
                tmp_23_reg_11180 <= ret_V_17_fu_4748_p2(34 downto 33);
                tmp_23_reg_11180_pp0_iter20_reg <= tmp_23_reg_11180;
                tmp_23_reg_11180_pp0_iter21_reg <= tmp_23_reg_11180_pp0_iter20_reg;
                tmp_24_reg_9353 <= grp_phase_sincos_LUT_fu_360_ap_return(51 downto 36);
                tmp_25_reg_9200_pp0_iter10_reg <= tmp_25_reg_9200_pp0_iter9_reg;
                tmp_25_reg_9200_pp0_iter11_reg <= tmp_25_reg_9200_pp0_iter10_reg;
                tmp_25_reg_9200_pp0_iter12_reg <= tmp_25_reg_9200_pp0_iter11_reg;
                tmp_25_reg_9200_pp0_iter13_reg <= tmp_25_reg_9200_pp0_iter12_reg;
                tmp_25_reg_9200_pp0_iter14_reg <= tmp_25_reg_9200_pp0_iter13_reg;
                tmp_25_reg_9200_pp0_iter15_reg <= tmp_25_reg_9200_pp0_iter14_reg;
                tmp_25_reg_9200_pp0_iter16_reg <= tmp_25_reg_9200_pp0_iter15_reg;
                tmp_25_reg_9200_pp0_iter17_reg <= tmp_25_reg_9200_pp0_iter16_reg;
                tmp_25_reg_9200_pp0_iter18_reg <= tmp_25_reg_9200_pp0_iter17_reg;
                tmp_25_reg_9200_pp0_iter2_reg <= tmp_25_reg_9200_pp0_iter1_reg;
                tmp_25_reg_9200_pp0_iter3_reg <= tmp_25_reg_9200_pp0_iter2_reg;
                tmp_25_reg_9200_pp0_iter4_reg <= tmp_25_reg_9200_pp0_iter3_reg;
                tmp_25_reg_9200_pp0_iter5_reg <= tmp_25_reg_9200_pp0_iter4_reg;
                tmp_25_reg_9200_pp0_iter6_reg <= tmp_25_reg_9200_pp0_iter5_reg;
                tmp_25_reg_9200_pp0_iter7_reg <= tmp_25_reg_9200_pp0_iter6_reg;
                tmp_25_reg_9200_pp0_iter8_reg <= tmp_25_reg_9200_pp0_iter7_reg;
                tmp_25_reg_9200_pp0_iter9_reg <= tmp_25_reg_9200_pp0_iter8_reg;
                tmp_27_reg_11208 <= ret_V_21_fu_4793_p2(34 downto 33);
                tmp_27_reg_11208_pp0_iter20_reg <= tmp_27_reg_11208;
                tmp_27_reg_11208_pp0_iter21_reg <= tmp_27_reg_11208_pp0_iter20_reg;
                tmp_28_reg_9205_pp0_iter10_reg <= tmp_28_reg_9205_pp0_iter9_reg;
                tmp_28_reg_9205_pp0_iter11_reg <= tmp_28_reg_9205_pp0_iter10_reg;
                tmp_28_reg_9205_pp0_iter12_reg <= tmp_28_reg_9205_pp0_iter11_reg;
                tmp_28_reg_9205_pp0_iter13_reg <= tmp_28_reg_9205_pp0_iter12_reg;
                tmp_28_reg_9205_pp0_iter14_reg <= tmp_28_reg_9205_pp0_iter13_reg;
                tmp_28_reg_9205_pp0_iter15_reg <= tmp_28_reg_9205_pp0_iter14_reg;
                tmp_28_reg_9205_pp0_iter16_reg <= tmp_28_reg_9205_pp0_iter15_reg;
                tmp_28_reg_9205_pp0_iter17_reg <= tmp_28_reg_9205_pp0_iter16_reg;
                tmp_28_reg_9205_pp0_iter18_reg <= tmp_28_reg_9205_pp0_iter17_reg;
                tmp_28_reg_9205_pp0_iter2_reg <= tmp_28_reg_9205_pp0_iter1_reg;
                tmp_28_reg_9205_pp0_iter3_reg <= tmp_28_reg_9205_pp0_iter2_reg;
                tmp_28_reg_9205_pp0_iter4_reg <= tmp_28_reg_9205_pp0_iter3_reg;
                tmp_28_reg_9205_pp0_iter5_reg <= tmp_28_reg_9205_pp0_iter4_reg;
                tmp_28_reg_9205_pp0_iter6_reg <= tmp_28_reg_9205_pp0_iter5_reg;
                tmp_28_reg_9205_pp0_iter7_reg <= tmp_28_reg_9205_pp0_iter6_reg;
                tmp_28_reg_9205_pp0_iter8_reg <= tmp_28_reg_9205_pp0_iter7_reg;
                tmp_28_reg_9205_pp0_iter9_reg <= tmp_28_reg_9205_pp0_iter8_reg;
                tmp_30_reg_11236 <= ret_V_23_fu_4836_p2(34 downto 33);
                tmp_30_reg_11236_pp0_iter20_reg <= tmp_30_reg_11236;
                tmp_30_reg_11236_pp0_iter21_reg <= tmp_30_reg_11236_pp0_iter20_reg;
                tmp_31_reg_9370 <= grp_phase_sincos_LUT_fu_369_ap_return(51 downto 36);
                tmp_32_reg_9220_pp0_iter10_reg <= tmp_32_reg_9220_pp0_iter9_reg;
                tmp_32_reg_9220_pp0_iter11_reg <= tmp_32_reg_9220_pp0_iter10_reg;
                tmp_32_reg_9220_pp0_iter12_reg <= tmp_32_reg_9220_pp0_iter11_reg;
                tmp_32_reg_9220_pp0_iter13_reg <= tmp_32_reg_9220_pp0_iter12_reg;
                tmp_32_reg_9220_pp0_iter14_reg <= tmp_32_reg_9220_pp0_iter13_reg;
                tmp_32_reg_9220_pp0_iter15_reg <= tmp_32_reg_9220_pp0_iter14_reg;
                tmp_32_reg_9220_pp0_iter16_reg <= tmp_32_reg_9220_pp0_iter15_reg;
                tmp_32_reg_9220_pp0_iter17_reg <= tmp_32_reg_9220_pp0_iter16_reg;
                tmp_32_reg_9220_pp0_iter18_reg <= tmp_32_reg_9220_pp0_iter17_reg;
                tmp_32_reg_9220_pp0_iter2_reg <= tmp_32_reg_9220_pp0_iter1_reg;
                tmp_32_reg_9220_pp0_iter3_reg <= tmp_32_reg_9220_pp0_iter2_reg;
                tmp_32_reg_9220_pp0_iter4_reg <= tmp_32_reg_9220_pp0_iter3_reg;
                tmp_32_reg_9220_pp0_iter5_reg <= tmp_32_reg_9220_pp0_iter4_reg;
                tmp_32_reg_9220_pp0_iter6_reg <= tmp_32_reg_9220_pp0_iter5_reg;
                tmp_32_reg_9220_pp0_iter7_reg <= tmp_32_reg_9220_pp0_iter6_reg;
                tmp_32_reg_9220_pp0_iter8_reg <= tmp_32_reg_9220_pp0_iter7_reg;
                tmp_32_reg_9220_pp0_iter9_reg <= tmp_32_reg_9220_pp0_iter8_reg;
                tmp_34_reg_11264 <= ret_V_27_fu_4881_p2(34 downto 33);
                tmp_34_reg_11264_pp0_iter20_reg <= tmp_34_reg_11264;
                tmp_34_reg_11264_pp0_iter21_reg <= tmp_34_reg_11264_pp0_iter20_reg;
                tmp_35_reg_9225_pp0_iter10_reg <= tmp_35_reg_9225_pp0_iter9_reg;
                tmp_35_reg_9225_pp0_iter11_reg <= tmp_35_reg_9225_pp0_iter10_reg;
                tmp_35_reg_9225_pp0_iter12_reg <= tmp_35_reg_9225_pp0_iter11_reg;
                tmp_35_reg_9225_pp0_iter13_reg <= tmp_35_reg_9225_pp0_iter12_reg;
                tmp_35_reg_9225_pp0_iter14_reg <= tmp_35_reg_9225_pp0_iter13_reg;
                tmp_35_reg_9225_pp0_iter15_reg <= tmp_35_reg_9225_pp0_iter14_reg;
                tmp_35_reg_9225_pp0_iter16_reg <= tmp_35_reg_9225_pp0_iter15_reg;
                tmp_35_reg_9225_pp0_iter17_reg <= tmp_35_reg_9225_pp0_iter16_reg;
                tmp_35_reg_9225_pp0_iter18_reg <= tmp_35_reg_9225_pp0_iter17_reg;
                tmp_35_reg_9225_pp0_iter2_reg <= tmp_35_reg_9225_pp0_iter1_reg;
                tmp_35_reg_9225_pp0_iter3_reg <= tmp_35_reg_9225_pp0_iter2_reg;
                tmp_35_reg_9225_pp0_iter4_reg <= tmp_35_reg_9225_pp0_iter3_reg;
                tmp_35_reg_9225_pp0_iter5_reg <= tmp_35_reg_9225_pp0_iter4_reg;
                tmp_35_reg_9225_pp0_iter6_reg <= tmp_35_reg_9225_pp0_iter5_reg;
                tmp_35_reg_9225_pp0_iter7_reg <= tmp_35_reg_9225_pp0_iter6_reg;
                tmp_35_reg_9225_pp0_iter8_reg <= tmp_35_reg_9225_pp0_iter7_reg;
                tmp_35_reg_9225_pp0_iter9_reg <= tmp_35_reg_9225_pp0_iter8_reg;
                tmp_38_reg_11292 <= ret_V_29_fu_4924_p2(34 downto 33);
                tmp_38_reg_11292_pp0_iter20_reg <= tmp_38_reg_11292;
                tmp_38_reg_11292_pp0_iter21_reg <= tmp_38_reg_11292_pp0_iter20_reg;
                tmp_39_reg_9387 <= grp_phase_sincos_LUT_fu_378_ap_return(51 downto 36);
                tmp_3_reg_9145_pp0_iter10_reg <= tmp_3_reg_9145_pp0_iter9_reg;
                tmp_3_reg_9145_pp0_iter11_reg <= tmp_3_reg_9145_pp0_iter10_reg;
                tmp_3_reg_9145_pp0_iter12_reg <= tmp_3_reg_9145_pp0_iter11_reg;
                tmp_3_reg_9145_pp0_iter13_reg <= tmp_3_reg_9145_pp0_iter12_reg;
                tmp_3_reg_9145_pp0_iter14_reg <= tmp_3_reg_9145_pp0_iter13_reg;
                tmp_3_reg_9145_pp0_iter15_reg <= tmp_3_reg_9145_pp0_iter14_reg;
                tmp_3_reg_9145_pp0_iter16_reg <= tmp_3_reg_9145_pp0_iter15_reg;
                tmp_3_reg_9145_pp0_iter17_reg <= tmp_3_reg_9145_pp0_iter16_reg;
                tmp_3_reg_9145_pp0_iter18_reg <= tmp_3_reg_9145_pp0_iter17_reg;
                tmp_3_reg_9145_pp0_iter2_reg <= tmp_3_reg_9145_pp0_iter1_reg;
                tmp_3_reg_9145_pp0_iter3_reg <= tmp_3_reg_9145_pp0_iter2_reg;
                tmp_3_reg_9145_pp0_iter4_reg <= tmp_3_reg_9145_pp0_iter3_reg;
                tmp_3_reg_9145_pp0_iter5_reg <= tmp_3_reg_9145_pp0_iter4_reg;
                tmp_3_reg_9145_pp0_iter6_reg <= tmp_3_reg_9145_pp0_iter5_reg;
                tmp_3_reg_9145_pp0_iter7_reg <= tmp_3_reg_9145_pp0_iter6_reg;
                tmp_3_reg_9145_pp0_iter8_reg <= tmp_3_reg_9145_pp0_iter7_reg;
                tmp_3_reg_9145_pp0_iter9_reg <= tmp_3_reg_9145_pp0_iter8_reg;
                tmp_40_reg_9240_pp0_iter10_reg <= tmp_40_reg_9240_pp0_iter9_reg;
                tmp_40_reg_9240_pp0_iter11_reg <= tmp_40_reg_9240_pp0_iter10_reg;
                tmp_40_reg_9240_pp0_iter12_reg <= tmp_40_reg_9240_pp0_iter11_reg;
                tmp_40_reg_9240_pp0_iter13_reg <= tmp_40_reg_9240_pp0_iter12_reg;
                tmp_40_reg_9240_pp0_iter14_reg <= tmp_40_reg_9240_pp0_iter13_reg;
                tmp_40_reg_9240_pp0_iter15_reg <= tmp_40_reg_9240_pp0_iter14_reg;
                tmp_40_reg_9240_pp0_iter16_reg <= tmp_40_reg_9240_pp0_iter15_reg;
                tmp_40_reg_9240_pp0_iter17_reg <= tmp_40_reg_9240_pp0_iter16_reg;
                tmp_40_reg_9240_pp0_iter18_reg <= tmp_40_reg_9240_pp0_iter17_reg;
                tmp_40_reg_9240_pp0_iter2_reg <= tmp_40_reg_9240_pp0_iter1_reg;
                tmp_40_reg_9240_pp0_iter3_reg <= tmp_40_reg_9240_pp0_iter2_reg;
                tmp_40_reg_9240_pp0_iter4_reg <= tmp_40_reg_9240_pp0_iter3_reg;
                tmp_40_reg_9240_pp0_iter5_reg <= tmp_40_reg_9240_pp0_iter4_reg;
                tmp_40_reg_9240_pp0_iter6_reg <= tmp_40_reg_9240_pp0_iter5_reg;
                tmp_40_reg_9240_pp0_iter7_reg <= tmp_40_reg_9240_pp0_iter6_reg;
                tmp_40_reg_9240_pp0_iter8_reg <= tmp_40_reg_9240_pp0_iter7_reg;
                tmp_40_reg_9240_pp0_iter9_reg <= tmp_40_reg_9240_pp0_iter8_reg;
                tmp_42_reg_11320 <= ret_V_33_fu_4969_p2(34 downto 33);
                tmp_42_reg_11320_pp0_iter20_reg <= tmp_42_reg_11320;
                tmp_42_reg_11320_pp0_iter21_reg <= tmp_42_reg_11320_pp0_iter20_reg;
                tmp_43_reg_9245_pp0_iter10_reg <= tmp_43_reg_9245_pp0_iter9_reg;
                tmp_43_reg_9245_pp0_iter11_reg <= tmp_43_reg_9245_pp0_iter10_reg;
                tmp_43_reg_9245_pp0_iter12_reg <= tmp_43_reg_9245_pp0_iter11_reg;
                tmp_43_reg_9245_pp0_iter13_reg <= tmp_43_reg_9245_pp0_iter12_reg;
                tmp_43_reg_9245_pp0_iter14_reg <= tmp_43_reg_9245_pp0_iter13_reg;
                tmp_43_reg_9245_pp0_iter15_reg <= tmp_43_reg_9245_pp0_iter14_reg;
                tmp_43_reg_9245_pp0_iter16_reg <= tmp_43_reg_9245_pp0_iter15_reg;
                tmp_43_reg_9245_pp0_iter17_reg <= tmp_43_reg_9245_pp0_iter16_reg;
                tmp_43_reg_9245_pp0_iter18_reg <= tmp_43_reg_9245_pp0_iter17_reg;
                tmp_43_reg_9245_pp0_iter2_reg <= tmp_43_reg_9245_pp0_iter1_reg;
                tmp_43_reg_9245_pp0_iter3_reg <= tmp_43_reg_9245_pp0_iter2_reg;
                tmp_43_reg_9245_pp0_iter4_reg <= tmp_43_reg_9245_pp0_iter3_reg;
                tmp_43_reg_9245_pp0_iter5_reg <= tmp_43_reg_9245_pp0_iter4_reg;
                tmp_43_reg_9245_pp0_iter6_reg <= tmp_43_reg_9245_pp0_iter5_reg;
                tmp_43_reg_9245_pp0_iter7_reg <= tmp_43_reg_9245_pp0_iter6_reg;
                tmp_43_reg_9245_pp0_iter8_reg <= tmp_43_reg_9245_pp0_iter7_reg;
                tmp_43_reg_9245_pp0_iter9_reg <= tmp_43_reg_9245_pp0_iter8_reg;
                tmp_46_reg_11348 <= ret_V_35_fu_5012_p2(34 downto 33);
                tmp_46_reg_11348_pp0_iter20_reg <= tmp_46_reg_11348;
                tmp_46_reg_11348_pp0_iter21_reg <= tmp_46_reg_11348_pp0_iter20_reg;
                tmp_48_reg_9404 <= grp_phase_sincos_LUT_fu_387_ap_return(51 downto 36);
                tmp_49_reg_9260_pp0_iter10_reg <= tmp_49_reg_9260_pp0_iter9_reg;
                tmp_49_reg_9260_pp0_iter11_reg <= tmp_49_reg_9260_pp0_iter10_reg;
                tmp_49_reg_9260_pp0_iter12_reg <= tmp_49_reg_9260_pp0_iter11_reg;
                tmp_49_reg_9260_pp0_iter13_reg <= tmp_49_reg_9260_pp0_iter12_reg;
                tmp_49_reg_9260_pp0_iter14_reg <= tmp_49_reg_9260_pp0_iter13_reg;
                tmp_49_reg_9260_pp0_iter15_reg <= tmp_49_reg_9260_pp0_iter14_reg;
                tmp_49_reg_9260_pp0_iter16_reg <= tmp_49_reg_9260_pp0_iter15_reg;
                tmp_49_reg_9260_pp0_iter17_reg <= tmp_49_reg_9260_pp0_iter16_reg;
                tmp_49_reg_9260_pp0_iter18_reg <= tmp_49_reg_9260_pp0_iter17_reg;
                tmp_49_reg_9260_pp0_iter2_reg <= tmp_49_reg_9260_pp0_iter1_reg;
                tmp_49_reg_9260_pp0_iter3_reg <= tmp_49_reg_9260_pp0_iter2_reg;
                tmp_49_reg_9260_pp0_iter4_reg <= tmp_49_reg_9260_pp0_iter3_reg;
                tmp_49_reg_9260_pp0_iter5_reg <= tmp_49_reg_9260_pp0_iter4_reg;
                tmp_49_reg_9260_pp0_iter6_reg <= tmp_49_reg_9260_pp0_iter5_reg;
                tmp_49_reg_9260_pp0_iter7_reg <= tmp_49_reg_9260_pp0_iter6_reg;
                tmp_49_reg_9260_pp0_iter8_reg <= tmp_49_reg_9260_pp0_iter7_reg;
                tmp_49_reg_9260_pp0_iter9_reg <= tmp_49_reg_9260_pp0_iter8_reg;
                tmp_4_reg_11068 <= ret_V_5_fu_4572_p2(34 downto 33);
                tmp_4_reg_11068_pp0_iter20_reg <= tmp_4_reg_11068;
                tmp_4_reg_11068_pp0_iter21_reg <= tmp_4_reg_11068_pp0_iter20_reg;
                tmp_51_reg_11376 <= ret_V_39_fu_5057_p2(34 downto 33);
                tmp_51_reg_11376_pp0_iter20_reg <= tmp_51_reg_11376;
                tmp_51_reg_11376_pp0_iter21_reg <= tmp_51_reg_11376_pp0_iter20_reg;
                tmp_52_reg_9265_pp0_iter10_reg <= tmp_52_reg_9265_pp0_iter9_reg;
                tmp_52_reg_9265_pp0_iter11_reg <= tmp_52_reg_9265_pp0_iter10_reg;
                tmp_52_reg_9265_pp0_iter12_reg <= tmp_52_reg_9265_pp0_iter11_reg;
                tmp_52_reg_9265_pp0_iter13_reg <= tmp_52_reg_9265_pp0_iter12_reg;
                tmp_52_reg_9265_pp0_iter14_reg <= tmp_52_reg_9265_pp0_iter13_reg;
                tmp_52_reg_9265_pp0_iter15_reg <= tmp_52_reg_9265_pp0_iter14_reg;
                tmp_52_reg_9265_pp0_iter16_reg <= tmp_52_reg_9265_pp0_iter15_reg;
                tmp_52_reg_9265_pp0_iter17_reg <= tmp_52_reg_9265_pp0_iter16_reg;
                tmp_52_reg_9265_pp0_iter18_reg <= tmp_52_reg_9265_pp0_iter17_reg;
                tmp_52_reg_9265_pp0_iter2_reg <= tmp_52_reg_9265_pp0_iter1_reg;
                tmp_52_reg_9265_pp0_iter3_reg <= tmp_52_reg_9265_pp0_iter2_reg;
                tmp_52_reg_9265_pp0_iter4_reg <= tmp_52_reg_9265_pp0_iter3_reg;
                tmp_52_reg_9265_pp0_iter5_reg <= tmp_52_reg_9265_pp0_iter4_reg;
                tmp_52_reg_9265_pp0_iter6_reg <= tmp_52_reg_9265_pp0_iter5_reg;
                tmp_52_reg_9265_pp0_iter7_reg <= tmp_52_reg_9265_pp0_iter6_reg;
                tmp_52_reg_9265_pp0_iter8_reg <= tmp_52_reg_9265_pp0_iter7_reg;
                tmp_52_reg_9265_pp0_iter9_reg <= tmp_52_reg_9265_pp0_iter8_reg;
                tmp_55_reg_11404 <= ret_V_41_fu_5100_p2(34 downto 33);
                tmp_55_reg_11404_pp0_iter20_reg <= tmp_55_reg_11404;
                tmp_55_reg_11404_pp0_iter21_reg <= tmp_55_reg_11404_pp0_iter20_reg;
                tmp_56_reg_9421 <= grp_phase_sincos_LUT_fu_396_ap_return(51 downto 36);
                tmp_57_reg_9280_pp0_iter10_reg <= tmp_57_reg_9280_pp0_iter9_reg;
                tmp_57_reg_9280_pp0_iter11_reg <= tmp_57_reg_9280_pp0_iter10_reg;
                tmp_57_reg_9280_pp0_iter12_reg <= tmp_57_reg_9280_pp0_iter11_reg;
                tmp_57_reg_9280_pp0_iter13_reg <= tmp_57_reg_9280_pp0_iter12_reg;
                tmp_57_reg_9280_pp0_iter14_reg <= tmp_57_reg_9280_pp0_iter13_reg;
                tmp_57_reg_9280_pp0_iter15_reg <= tmp_57_reg_9280_pp0_iter14_reg;
                tmp_57_reg_9280_pp0_iter16_reg <= tmp_57_reg_9280_pp0_iter15_reg;
                tmp_57_reg_9280_pp0_iter17_reg <= tmp_57_reg_9280_pp0_iter16_reg;
                tmp_57_reg_9280_pp0_iter18_reg <= tmp_57_reg_9280_pp0_iter17_reg;
                tmp_57_reg_9280_pp0_iter2_reg <= tmp_57_reg_9280_pp0_iter1_reg;
                tmp_57_reg_9280_pp0_iter3_reg <= tmp_57_reg_9280_pp0_iter2_reg;
                tmp_57_reg_9280_pp0_iter4_reg <= tmp_57_reg_9280_pp0_iter3_reg;
                tmp_57_reg_9280_pp0_iter5_reg <= tmp_57_reg_9280_pp0_iter4_reg;
                tmp_57_reg_9280_pp0_iter6_reg <= tmp_57_reg_9280_pp0_iter5_reg;
                tmp_57_reg_9280_pp0_iter7_reg <= tmp_57_reg_9280_pp0_iter6_reg;
                tmp_57_reg_9280_pp0_iter8_reg <= tmp_57_reg_9280_pp0_iter7_reg;
                tmp_57_reg_9280_pp0_iter9_reg <= tmp_57_reg_9280_pp0_iter8_reg;
                tmp_59_reg_11432 <= ret_V_45_fu_5145_p2(34 downto 33);
                tmp_59_reg_11432_pp0_iter20_reg <= tmp_59_reg_11432;
                tmp_59_reg_11432_pp0_iter21_reg <= tmp_59_reg_11432_pp0_iter20_reg;
                tmp_5_reg_9319 <= grp_phase_sincos_LUT_fu_342_ap_return(51 downto 36);
                tmp_60_reg_9285_pp0_iter10_reg <= tmp_60_reg_9285_pp0_iter9_reg;
                tmp_60_reg_9285_pp0_iter11_reg <= tmp_60_reg_9285_pp0_iter10_reg;
                tmp_60_reg_9285_pp0_iter12_reg <= tmp_60_reg_9285_pp0_iter11_reg;
                tmp_60_reg_9285_pp0_iter13_reg <= tmp_60_reg_9285_pp0_iter12_reg;
                tmp_60_reg_9285_pp0_iter14_reg <= tmp_60_reg_9285_pp0_iter13_reg;
                tmp_60_reg_9285_pp0_iter15_reg <= tmp_60_reg_9285_pp0_iter14_reg;
                tmp_60_reg_9285_pp0_iter16_reg <= tmp_60_reg_9285_pp0_iter15_reg;
                tmp_60_reg_9285_pp0_iter17_reg <= tmp_60_reg_9285_pp0_iter16_reg;
                tmp_60_reg_9285_pp0_iter18_reg <= tmp_60_reg_9285_pp0_iter17_reg;
                tmp_60_reg_9285_pp0_iter2_reg <= tmp_60_reg_9285_pp0_iter1_reg;
                tmp_60_reg_9285_pp0_iter3_reg <= tmp_60_reg_9285_pp0_iter2_reg;
                tmp_60_reg_9285_pp0_iter4_reg <= tmp_60_reg_9285_pp0_iter3_reg;
                tmp_60_reg_9285_pp0_iter5_reg <= tmp_60_reg_9285_pp0_iter4_reg;
                tmp_60_reg_9285_pp0_iter6_reg <= tmp_60_reg_9285_pp0_iter5_reg;
                tmp_60_reg_9285_pp0_iter7_reg <= tmp_60_reg_9285_pp0_iter6_reg;
                tmp_60_reg_9285_pp0_iter8_reg <= tmp_60_reg_9285_pp0_iter7_reg;
                tmp_60_reg_9285_pp0_iter9_reg <= tmp_60_reg_9285_pp0_iter8_reg;
                tmp_62_reg_11460 <= ret_V_47_fu_5188_p2(34 downto 33);
                tmp_62_reg_11460_pp0_iter20_reg <= tmp_62_reg_11460;
                tmp_62_reg_11460_pp0_iter21_reg <= tmp_62_reg_11460_pp0_iter20_reg;
                tmp_6_reg_9160_pp0_iter10_reg <= tmp_6_reg_9160_pp0_iter9_reg;
                tmp_6_reg_9160_pp0_iter11_reg <= tmp_6_reg_9160_pp0_iter10_reg;
                tmp_6_reg_9160_pp0_iter12_reg <= tmp_6_reg_9160_pp0_iter11_reg;
                tmp_6_reg_9160_pp0_iter13_reg <= tmp_6_reg_9160_pp0_iter12_reg;
                tmp_6_reg_9160_pp0_iter14_reg <= tmp_6_reg_9160_pp0_iter13_reg;
                tmp_6_reg_9160_pp0_iter15_reg <= tmp_6_reg_9160_pp0_iter14_reg;
                tmp_6_reg_9160_pp0_iter16_reg <= tmp_6_reg_9160_pp0_iter15_reg;
                tmp_6_reg_9160_pp0_iter17_reg <= tmp_6_reg_9160_pp0_iter16_reg;
                tmp_6_reg_9160_pp0_iter18_reg <= tmp_6_reg_9160_pp0_iter17_reg;
                tmp_6_reg_9160_pp0_iter2_reg <= tmp_6_reg_9160_pp0_iter1_reg;
                tmp_6_reg_9160_pp0_iter3_reg <= tmp_6_reg_9160_pp0_iter2_reg;
                tmp_6_reg_9160_pp0_iter4_reg <= tmp_6_reg_9160_pp0_iter3_reg;
                tmp_6_reg_9160_pp0_iter5_reg <= tmp_6_reg_9160_pp0_iter4_reg;
                tmp_6_reg_9160_pp0_iter6_reg <= tmp_6_reg_9160_pp0_iter5_reg;
                tmp_6_reg_9160_pp0_iter7_reg <= tmp_6_reg_9160_pp0_iter6_reg;
                tmp_6_reg_9160_pp0_iter8_reg <= tmp_6_reg_9160_pp0_iter7_reg;
                tmp_6_reg_9160_pp0_iter9_reg <= tmp_6_reg_9160_pp0_iter8_reg;
                tmp_7_reg_11040 <= ret_V_3_fu_4529_p2(34 downto 33);
                tmp_7_reg_11040_pp0_iter20_reg <= tmp_7_reg_11040;
                tmp_7_reg_11040_pp0_iter21_reg <= tmp_7_reg_11040_pp0_iter20_reg;
                tmp_last_V_reg_9125_pp0_iter10_reg <= tmp_last_V_reg_9125_pp0_iter9_reg;
                tmp_last_V_reg_9125_pp0_iter11_reg <= tmp_last_V_reg_9125_pp0_iter10_reg;
                tmp_last_V_reg_9125_pp0_iter12_reg <= tmp_last_V_reg_9125_pp0_iter11_reg;
                tmp_last_V_reg_9125_pp0_iter13_reg <= tmp_last_V_reg_9125_pp0_iter12_reg;
                tmp_last_V_reg_9125_pp0_iter14_reg <= tmp_last_V_reg_9125_pp0_iter13_reg;
                tmp_last_V_reg_9125_pp0_iter15_reg <= tmp_last_V_reg_9125_pp0_iter14_reg;
                tmp_last_V_reg_9125_pp0_iter16_reg <= tmp_last_V_reg_9125_pp0_iter15_reg;
                tmp_last_V_reg_9125_pp0_iter17_reg <= tmp_last_V_reg_9125_pp0_iter16_reg;
                tmp_last_V_reg_9125_pp0_iter18_reg <= tmp_last_V_reg_9125_pp0_iter17_reg;
                tmp_last_V_reg_9125_pp0_iter19_reg <= tmp_last_V_reg_9125_pp0_iter18_reg;
                tmp_last_V_reg_9125_pp0_iter20_reg <= tmp_last_V_reg_9125_pp0_iter19_reg;
                tmp_last_V_reg_9125_pp0_iter21_reg <= tmp_last_V_reg_9125_pp0_iter20_reg;
                tmp_last_V_reg_9125_pp0_iter22_reg <= tmp_last_V_reg_9125_pp0_iter21_reg;
                tmp_last_V_reg_9125_pp0_iter2_reg <= tmp_last_V_reg_9125_pp0_iter1_reg;
                tmp_last_V_reg_9125_pp0_iter3_reg <= tmp_last_V_reg_9125_pp0_iter2_reg;
                tmp_last_V_reg_9125_pp0_iter4_reg <= tmp_last_V_reg_9125_pp0_iter3_reg;
                tmp_last_V_reg_9125_pp0_iter5_reg <= tmp_last_V_reg_9125_pp0_iter4_reg;
                tmp_last_V_reg_9125_pp0_iter6_reg <= tmp_last_V_reg_9125_pp0_iter5_reg;
                tmp_last_V_reg_9125_pp0_iter7_reg <= tmp_last_V_reg_9125_pp0_iter6_reg;
                tmp_last_V_reg_9125_pp0_iter8_reg <= tmp_last_V_reg_9125_pp0_iter7_reg;
                tmp_last_V_reg_9125_pp0_iter9_reg <= tmp_last_V_reg_9125_pp0_iter8_reg;
                tmp_s_reg_9302 <= grp_phase_sincos_LUT_fu_333_ap_return(51 downto 36);
                tmp_user_V_reg_9120_pp0_iter10_reg <= tmp_user_V_reg_9120_pp0_iter9_reg;
                tmp_user_V_reg_9120_pp0_iter11_reg <= tmp_user_V_reg_9120_pp0_iter10_reg;
                tmp_user_V_reg_9120_pp0_iter12_reg <= tmp_user_V_reg_9120_pp0_iter11_reg;
                tmp_user_V_reg_9120_pp0_iter13_reg <= tmp_user_V_reg_9120_pp0_iter12_reg;
                tmp_user_V_reg_9120_pp0_iter14_reg <= tmp_user_V_reg_9120_pp0_iter13_reg;
                tmp_user_V_reg_9120_pp0_iter15_reg <= tmp_user_V_reg_9120_pp0_iter14_reg;
                tmp_user_V_reg_9120_pp0_iter16_reg <= tmp_user_V_reg_9120_pp0_iter15_reg;
                tmp_user_V_reg_9120_pp0_iter17_reg <= tmp_user_V_reg_9120_pp0_iter16_reg;
                tmp_user_V_reg_9120_pp0_iter18_reg <= tmp_user_V_reg_9120_pp0_iter17_reg;
                tmp_user_V_reg_9120_pp0_iter19_reg <= tmp_user_V_reg_9120_pp0_iter18_reg;
                tmp_user_V_reg_9120_pp0_iter20_reg <= tmp_user_V_reg_9120_pp0_iter19_reg;
                tmp_user_V_reg_9120_pp0_iter21_reg <= tmp_user_V_reg_9120_pp0_iter20_reg;
                tmp_user_V_reg_9120_pp0_iter22_reg <= tmp_user_V_reg_9120_pp0_iter21_reg;
                tmp_user_V_reg_9120_pp0_iter2_reg <= tmp_user_V_reg_9120_pp0_iter1_reg;
                tmp_user_V_reg_9120_pp0_iter3_reg <= tmp_user_V_reg_9120_pp0_iter2_reg;
                tmp_user_V_reg_9120_pp0_iter4_reg <= tmp_user_V_reg_9120_pp0_iter3_reg;
                tmp_user_V_reg_9120_pp0_iter5_reg <= tmp_user_V_reg_9120_pp0_iter4_reg;
                tmp_user_V_reg_9120_pp0_iter6_reg <= tmp_user_V_reg_9120_pp0_iter5_reg;
                tmp_user_V_reg_9120_pp0_iter7_reg <= tmp_user_V_reg_9120_pp0_iter6_reg;
                tmp_user_V_reg_9120_pp0_iter8_reg <= tmp_user_V_reg_9120_pp0_iter7_reg;
                tmp_user_V_reg_9120_pp0_iter9_reg <= tmp_user_V_reg_9120_pp0_iter8_reg;
                trunc_ln874_10_reg_9799 <= trunc_ln874_10_fu_1278_p1;
                trunc_ln874_11_reg_9817 <= trunc_ln874_11_fu_1288_p1;
                trunc_ln874_12_reg_9837 <= trunc_ln874_12_fu_1298_p1;
                trunc_ln874_13_reg_9855 <= trunc_ln874_13_fu_1308_p1;
                trunc_ln874_14_reg_9875 <= trunc_ln874_14_fu_1318_p1;
                trunc_ln874_15_reg_9893 <= trunc_ln874_15_fu_1328_p1;
                trunc_ln874_1_reg_9627 <= trunc_ln874_1_fu_1188_p1;
                trunc_ln874_2_reg_9647 <= trunc_ln874_2_fu_1198_p1;
                trunc_ln874_3_reg_9665 <= trunc_ln874_3_fu_1208_p1;
                trunc_ln874_4_reg_9685 <= trunc_ln874_4_fu_1218_p1;
                trunc_ln874_5_reg_9703 <= trunc_ln874_5_fu_1228_p1;
                trunc_ln874_6_reg_9723 <= trunc_ln874_6_fu_1238_p1;
                trunc_ln874_7_reg_9741 <= trunc_ln874_7_fu_1248_p1;
                trunc_ln874_8_reg_9761 <= trunc_ln874_8_fu_1258_p1;
                trunc_ln874_9_reg_9779 <= trunc_ln874_9_fu_1268_p1;
                trunc_ln874_reg_9609 <= trunc_ln874_fu_1178_p1;
                trunc_ln946_10_reg_10235 <= trunc_ln946_10_fu_2103_p1;
                trunc_ln946_11_reg_11621 <= trunc_ln946_11_fu_6054_p1;
                trunc_ln946_12_reg_11637 <= trunc_ln946_12_fu_6097_p1;
                trunc_ln946_13_reg_10252 <= trunc_ln946_13_fu_2159_p1;
                trunc_ln946_14_reg_10269 <= trunc_ln946_14_fu_2215_p1;
                trunc_ln946_15_reg_11653 <= trunc_ln946_15_fu_6140_p1;
                trunc_ln946_16_reg_11669 <= trunc_ln946_16_fu_6183_p1;
                trunc_ln946_17_reg_10286 <= trunc_ln946_17_fu_2271_p1;
                trunc_ln946_18_reg_10303 <= trunc_ln946_18_fu_2327_p1;
                trunc_ln946_19_reg_11685 <= trunc_ln946_19_fu_6226_p1;
                trunc_ln946_20_reg_11701 <= trunc_ln946_20_fu_6269_p1;
                trunc_ln946_21_reg_10320 <= trunc_ln946_21_fu_2383_p1;
                trunc_ln946_22_reg_10337 <= trunc_ln946_22_fu_2439_p1;
                trunc_ln946_23_reg_11717 <= trunc_ln946_23_fu_6312_p1;
                trunc_ln946_24_reg_11733 <= trunc_ln946_24_fu_6355_p1;
                trunc_ln946_25_reg_10354 <= trunc_ln946_25_fu_2495_p1;
                trunc_ln946_26_reg_10371 <= trunc_ln946_26_fu_2551_p1;
                trunc_ln946_27_reg_11749 <= trunc_ln946_27_fu_6398_p1;
                trunc_ln946_28_reg_11765 <= trunc_ln946_28_fu_6441_p1;
                trunc_ln946_29_reg_10388 <= trunc_ln946_29_fu_2607_p1;
                trunc_ln946_2_reg_10167 <= trunc_ln946_2_fu_1879_p1;
                trunc_ln946_30_reg_10405 <= trunc_ln946_30_fu_2663_p1;
                trunc_ln946_31_reg_11781 <= trunc_ln946_31_fu_6484_p1;
                trunc_ln946_32_reg_11797 <= trunc_ln946_32_fu_6527_p1;
                trunc_ln946_3_reg_11557 <= trunc_ln946_3_fu_5882_p1;
                trunc_ln946_4_reg_11573 <= trunc_ln946_4_fu_5925_p1;
                trunc_ln946_5_reg_10184 <= trunc_ln946_5_fu_1935_p1;
                trunc_ln946_6_reg_10201 <= trunc_ln946_6_fu_1991_p1;
                trunc_ln946_7_reg_11589 <= trunc_ln946_7_fu_5968_p1;
                trunc_ln946_8_reg_11605 <= trunc_ln946_8_fu_6011_p1;
                trunc_ln946_9_reg_10218 <= trunc_ln946_9_fu_2047_p1;
                trunc_ln946_reg_10150 <= trunc_ln946_fu_1823_p1;
                xor_ln942_10_reg_10443 <= xor_ln942_10_fu_2697_p2;
                xor_ln942_12_reg_11858 <= xor_ln942_12_fu_6641_p2;
                xor_ln942_14_reg_11886 <= xor_ln942_14_fu_6696_p2;
                xor_ln942_16_reg_10454 <= xor_ln942_16_fu_2707_p2;
                xor_ln942_18_reg_10465 <= xor_ln942_18_fu_2717_p2;
                xor_ln942_20_reg_11914 <= xor_ln942_20_fu_6751_p2;
                xor_ln942_22_reg_11942 <= xor_ln942_22_fu_6806_p2;
                xor_ln942_24_reg_10476 <= xor_ln942_24_fu_2727_p2;
                xor_ln942_26_reg_10487 <= xor_ln942_26_fu_2737_p2;
                xor_ln942_28_reg_11970 <= xor_ln942_28_fu_6861_p2;
                xor_ln942_2_reg_10421 <= xor_ln942_2_fu_2677_p2;
                xor_ln942_30_reg_11998 <= xor_ln942_30_fu_6916_p2;
                xor_ln942_32_reg_10498 <= xor_ln942_32_fu_2747_p2;
                xor_ln942_34_reg_10509 <= xor_ln942_34_fu_2757_p2;
                xor_ln942_36_reg_12026 <= xor_ln942_36_fu_6971_p2;
                xor_ln942_38_reg_12054 <= xor_ln942_38_fu_7026_p2;
                xor_ln942_40_reg_10520 <= xor_ln942_40_fu_2767_p2;
                xor_ln942_42_reg_10531 <= xor_ln942_42_fu_2777_p2;
                xor_ln942_44_reg_12082 <= xor_ln942_44_fu_7081_p2;
                xor_ln942_46_reg_12110 <= xor_ln942_46_fu_7136_p2;
                xor_ln942_48_reg_10542 <= xor_ln942_48_fu_2787_p2;
                xor_ln942_4_reg_11802 <= xor_ln942_4_fu_6531_p2;
                xor_ln942_50_reg_10553 <= xor_ln942_50_fu_2797_p2;
                xor_ln942_52_reg_12138 <= xor_ln942_52_fu_7191_p2;
                xor_ln942_54_reg_12166 <= xor_ln942_54_fu_7246_p2;
                xor_ln942_56_reg_10564 <= xor_ln942_56_fu_2807_p2;
                xor_ln942_58_reg_10575 <= xor_ln942_58_fu_2817_p2;
                xor_ln942_60_reg_12194 <= xor_ln942_60_fu_7301_p2;
                xor_ln942_62_reg_12222 <= xor_ln942_62_fu_7356_p2;
                xor_ln942_6_reg_11830 <= xor_ln942_6_fu_6586_p2;
                xor_ln942_8_reg_10432 <= xor_ln942_8_fu_2687_p2;
                xor_ln942_reg_10410 <= xor_ln942_fu_2667_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                iq_M_imag_1_reg_9155 <= ddc_control_out_TDATA_int_regslice(63 downto 48);
                iq_M_imag_1_reg_9155_pp0_iter1_reg <= iq_M_imag_1_reg_9155;
                iq_M_imag_2_reg_9175 <= ddc_control_out_TDATA_int_regslice(95 downto 80);
                iq_M_imag_2_reg_9175_pp0_iter1_reg <= iq_M_imag_2_reg_9175;
                iq_M_imag_3_reg_9195 <= ddc_control_out_TDATA_int_regslice(127 downto 112);
                iq_M_imag_3_reg_9195_pp0_iter1_reg <= iq_M_imag_3_reg_9195;
                iq_M_imag_4_reg_9215 <= ddc_control_out_TDATA_int_regslice(159 downto 144);
                iq_M_imag_4_reg_9215_pp0_iter1_reg <= iq_M_imag_4_reg_9215;
                iq_M_imag_5_reg_9235 <= ddc_control_out_TDATA_int_regslice(191 downto 176);
                iq_M_imag_5_reg_9235_pp0_iter1_reg <= iq_M_imag_5_reg_9235;
                iq_M_imag_6_reg_9255 <= ddc_control_out_TDATA_int_regslice(223 downto 208);
                iq_M_imag_6_reg_9255_pp0_iter1_reg <= iq_M_imag_6_reg_9255;
                iq_M_imag_7_reg_9275 <= ddc_control_out_TDATA_int_regslice(255 downto 240);
                iq_M_imag_7_reg_9275_pp0_iter1_reg <= iq_M_imag_7_reg_9275;
                iq_M_imag_reg_9135 <= ddc_control_out_TDATA_int_regslice(31 downto 16);
                iq_M_imag_reg_9135_pp0_iter1_reg <= iq_M_imag_reg_9135;
                iq_M_real_1_reg_9150 <= ddc_control_out_TDATA_int_regslice(47 downto 32);
                iq_M_real_1_reg_9150_pp0_iter1_reg <= iq_M_real_1_reg_9150;
                iq_M_real_2_reg_9170 <= ddc_control_out_TDATA_int_regslice(79 downto 64);
                iq_M_real_2_reg_9170_pp0_iter1_reg <= iq_M_real_2_reg_9170;
                iq_M_real_3_reg_9190 <= ddc_control_out_TDATA_int_regslice(111 downto 96);
                iq_M_real_3_reg_9190_pp0_iter1_reg <= iq_M_real_3_reg_9190;
                iq_M_real_4_reg_9210 <= ddc_control_out_TDATA_int_regslice(143 downto 128);
                iq_M_real_4_reg_9210_pp0_iter1_reg <= iq_M_real_4_reg_9210;
                iq_M_real_5_reg_9230 <= ddc_control_out_TDATA_int_regslice(175 downto 160);
                iq_M_real_5_reg_9230_pp0_iter1_reg <= iq_M_real_5_reg_9230;
                iq_M_real_6_reg_9250 <= ddc_control_out_TDATA_int_regslice(207 downto 192);
                iq_M_real_6_reg_9250_pp0_iter1_reg <= iq_M_real_6_reg_9250;
                iq_M_real_7_reg_9270 <= ddc_control_out_TDATA_int_regslice(239 downto 224);
                iq_M_real_7_reg_9270_pp0_iter1_reg <= iq_M_real_7_reg_9270;
                iq_M_real_reg_9130 <= iq_M_real_fu_428_p1;
                iq_M_real_reg_9130_pp0_iter1_reg <= iq_M_real_reg_9130;
                tmp_11_reg_9165 <= ddc_control_out_TDATA_int_regslice(487 downto 472);
                tmp_11_reg_9165_pp0_iter1_reg <= tmp_11_reg_9165;
                tmp_17_reg_9180 <= ddc_control_out_TDATA_int_regslice(503 downto 488);
                tmp_17_reg_9180_pp0_iter1_reg <= tmp_17_reg_9180;
                tmp_1_reg_9140 <= ddc_control_out_TDATA_int_regslice(439 downto 424);
                tmp_1_reg_9140_pp0_iter1_reg <= tmp_1_reg_9140;
                tmp_20_reg_9185 <= ddc_control_out_TDATA_int_regslice(519 downto 504);
                tmp_20_reg_9185_pp0_iter1_reg <= tmp_20_reg_9185;
                tmp_25_reg_9200 <= ddc_control_out_TDATA_int_regslice(535 downto 520);
                tmp_25_reg_9200_pp0_iter1_reg <= tmp_25_reg_9200;
                tmp_28_reg_9205 <= ddc_control_out_TDATA_int_regslice(551 downto 536);
                tmp_28_reg_9205_pp0_iter1_reg <= tmp_28_reg_9205;
                tmp_32_reg_9220 <= ddc_control_out_TDATA_int_regslice(567 downto 552);
                tmp_32_reg_9220_pp0_iter1_reg <= tmp_32_reg_9220;
                tmp_35_reg_9225 <= ddc_control_out_TDATA_int_regslice(583 downto 568);
                tmp_35_reg_9225_pp0_iter1_reg <= tmp_35_reg_9225;
                tmp_3_reg_9145 <= ddc_control_out_TDATA_int_regslice(455 downto 440);
                tmp_3_reg_9145_pp0_iter1_reg <= tmp_3_reg_9145;
                tmp_40_reg_9240 <= ddc_control_out_TDATA_int_regslice(599 downto 584);
                tmp_40_reg_9240_pp0_iter1_reg <= tmp_40_reg_9240;
                tmp_43_reg_9245 <= ddc_control_out_TDATA_int_regslice(615 downto 600);
                tmp_43_reg_9245_pp0_iter1_reg <= tmp_43_reg_9245;
                tmp_49_reg_9260 <= ddc_control_out_TDATA_int_regslice(631 downto 616);
                tmp_49_reg_9260_pp0_iter1_reg <= tmp_49_reg_9260;
                tmp_52_reg_9265 <= ddc_control_out_TDATA_int_regslice(647 downto 632);
                tmp_52_reg_9265_pp0_iter1_reg <= tmp_52_reg_9265;
                tmp_57_reg_9280 <= ddc_control_out_TDATA_int_regslice(663 downto 648);
                tmp_57_reg_9280_pp0_iter1_reg <= tmp_57_reg_9280;
                tmp_60_reg_9285 <= ddc_control_out_TDATA_int_regslice(679 downto 664);
                tmp_60_reg_9285_pp0_iter1_reg <= tmp_60_reg_9285;
                tmp_6_reg_9160 <= ddc_control_out_TDATA_int_regslice(471 downto 456);
                tmp_6_reg_9160_pp0_iter1_reg <= tmp_6_reg_9160;
                tmp_last_V_reg_9125 <= ddc_control_out_TLAST_int_regslice;
                tmp_last_V_reg_9125_pp0_iter1_reg <= tmp_last_V_reg_9125;
                tmp_user_V_reg_9120 <= ddc_control_out_TUSER_int_regslice;
                tmp_user_V_reg_9120_pp0_iter1_reg <= tmp_user_V_reg_9120;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1))) then
                ret_V_10_reg_10953 <= grp_fu_9029_p3;
                ret_V_14_reg_10958 <= grp_fu_9036_p3;
                ret_V_16_reg_10963 <= grp_fu_9043_p3;
                ret_V_20_reg_10968 <= grp_fu_9050_p3;
                ret_V_22_reg_10973 <= grp_fu_9057_p3;
                ret_V_26_reg_10978 <= grp_fu_9064_p3;
                ret_V_28_reg_10983 <= grp_fu_9071_p3;
                ret_V_2_reg_10938 <= grp_fu_9008_p3;
                ret_V_32_reg_10988 <= grp_fu_9078_p3;
                ret_V_34_reg_10993 <= grp_fu_9085_p3;
                ret_V_38_reg_10998 <= grp_fu_9092_p3;
                ret_V_40_reg_11003 <= grp_fu_9099_p3;
                ret_V_44_reg_11008 <= grp_fu_9106_p3;
                ret_V_46_reg_11013 <= grp_fu_9113_p3;
                ret_V_4_reg_10943 <= grp_fu_9015_p3;
                ret_V_8_reg_10948 <= grp_fu_9022_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ret_V_12_reg_9670 <= grp_fu_8796_p3;
                ret_V_18_reg_9708 <= grp_fu_8814_p3;
                ret_V_24_reg_9746 <= grp_fu_8832_p3;
                ret_V_30_reg_9784 <= grp_fu_8850_p3;
                ret_V_36_reg_9822 <= grp_fu_8868_p3;
                ret_V_42_reg_9860 <= grp_fu_8886_p3;
                ret_V_6_reg_9632 <= grp_fu_8778_p3;
                ret_V_reg_9594 <= grp_fu_8760_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Range1_all_ones_10_fu_6761_p2 <= "1" when (tmp_19_reg_11152_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_11_fu_6816_p2 <= "1" when (tmp_23_reg_11180_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_14_fu_6871_p2 <= "1" when (tmp_27_reg_11208_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_15_fu_6926_p2 <= "1" when (tmp_30_reg_11236_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_18_fu_6981_p2 <= "1" when (tmp_34_reg_11264_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_19_fu_7036_p2 <= "1" when (tmp_38_reg_11292_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_22_fu_7091_p2 <= "1" when (tmp_42_reg_11320_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_23_fu_7146_p2 <= "1" when (tmp_46_reg_11348_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_26_fu_7201_p2 <= "1" when (tmp_51_reg_11376_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_27_fu_7256_p2 <= "1" when (tmp_55_reg_11404_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_2_fu_6541_p2 <= "1" when (tmp_7_reg_11040_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_30_fu_7311_p2 <= "1" when (tmp_59_reg_11432_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_31_fu_7366_p2 <= "1" when (tmp_62_reg_11460_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_3_fu_6596_p2 <= "1" when (tmp_4_reg_11068_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_6_fu_6651_p2 <= "1" when (tmp_10_reg_11096_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_ones_7_fu_6706_p2 <= "1" when (tmp_15_reg_11124_pp0_iter21_reg = ap_const_lv2_3) else "0";
    Range1_all_zeros_10_fu_6766_p2 <= "1" when (tmp_19_reg_11152_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_11_fu_6821_p2 <= "1" when (tmp_23_reg_11180_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_12_fu_3419_p2 <= (p_Result_206_reg_9715_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_13_fu_3517_p2 <= (p_Result_210_reg_9999_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_14_fu_6876_p2 <= "1" when (tmp_27_reg_11208_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_15_fu_6931_p2 <= "1" when (tmp_30_reg_11236_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_16_fu_3615_p2 <= (p_Result_222_reg_9753_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_17_fu_3713_p2 <= (p_Result_226_reg_10029_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_18_fu_6986_p2 <= "1" when (tmp_34_reg_11264_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_19_fu_7041_p2 <= "1" when (tmp_38_reg_11292_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_1_fu_2929_p2 <= (p_Result_162_reg_9909_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_20_fu_3811_p2 <= (p_Result_238_reg_9791_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_21_fu_3909_p2 <= (p_Result_242_reg_10059_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_22_fu_7096_p2 <= "1" when (tmp_42_reg_11320_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_23_fu_7151_p2 <= "1" when (tmp_46_reg_11348_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_24_fu_4007_p2 <= (p_Result_254_reg_9829_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_25_fu_4105_p2 <= (p_Result_258_reg_10089_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_26_fu_7206_p2 <= "1" when (tmp_51_reg_11376_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_27_fu_7261_p2 <= "1" when (tmp_55_reg_11404_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_28_fu_4203_p2 <= (p_Result_270_reg_9867_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_29_fu_4301_p2 <= (p_Result_274_reg_10119_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_2_fu_6546_p2 <= "1" when (tmp_7_reg_11040_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_30_fu_7316_p2 <= "1" when (tmp_59_reg_11432_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_31_fu_7371_p2 <= "1" when (tmp_62_reg_11460_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_3_fu_6601_p2 <= "1" when (tmp_4_reg_11068_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_4_fu_3027_p2 <= (p_Result_174_reg_9639_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_5_fu_3125_p2 <= (p_Result_178_reg_9939_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_6_fu_6656_p2 <= "1" when (tmp_10_reg_11096_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_7_fu_6711_p2 <= "1" when (tmp_15_reg_11124_pp0_iter21_reg = ap_const_lv2_0) else "0";
    Range1_all_zeros_8_fu_3223_p2 <= (p_Result_190_reg_9677_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_9_fu_3321_p2 <= (p_Result_194_reg_9969_pp0_iter12_reg xor ap_const_lv1_1);
    Range1_all_zeros_fu_2831_p2 <= (p_Result_158_reg_9601_pp0_iter12_reg xor ap_const_lv1_1);
    Range2_all_ones_10_fu_8231_p3 <= ret_V_33_reg_11298_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_11_fu_8313_p3 <= ret_V_35_reg_11326_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_12_fu_8395_p3 <= ret_V_39_reg_11354_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_13_fu_8477_p3 <= ret_V_41_reg_11382_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_14_fu_8559_p3 <= ret_V_45_reg_11410_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_15_fu_8641_p3 <= ret_V_47_reg_11438_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_1_fu_7493_p3 <= ret_V_5_reg_11046_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_2_fu_7575_p3 <= ret_V_9_reg_11074_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_3_fu_7657_p3 <= ret_V_11_reg_11102_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_4_fu_7739_p3 <= ret_V_15_reg_11130_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_5_fu_7821_p3 <= ret_V_17_reg_11158_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_6_fu_7903_p3 <= ret_V_21_reg_11186_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_7_fu_7985_p3 <= ret_V_23_reg_11214_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_8_fu_8067_p3 <= ret_V_27_reg_11242_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_9_fu_8149_p3 <= ret_V_29_reg_11270_pp0_iter22_reg(34 downto 34);
    Range2_all_ones_fu_7411_p3 <= ret_V_3_reg_11018_pp0_iter22_reg(34 downto 34);
    add_ln1393_1_fu_1359_p2 <= std_logic_vector(signed(lhs_V_2_fu_1336_p3) + signed(sext_ln1393_1_fu_1350_p1));
    add_ln1393_2_fu_1414_p2 <= std_logic_vector(signed(lhs_V_10_fu_1391_p3) + signed(sext_ln1393_3_fu_1405_p1));
    add_ln1393_3_fu_1469_p2 <= std_logic_vector(signed(lhs_V_18_fu_1446_p3) + signed(sext_ln1393_5_fu_1460_p1));
    add_ln1393_4_fu_1524_p2 <= std_logic_vector(signed(lhs_V_26_fu_1501_p3) + signed(sext_ln1393_7_fu_1515_p1));
    add_ln1393_5_fu_1579_p2 <= std_logic_vector(signed(lhs_V_34_fu_1556_p3) + signed(sext_ln1393_9_fu_1570_p1));
    add_ln1393_6_fu_1634_p2 <= std_logic_vector(signed(lhs_V_42_fu_1611_p3) + signed(sext_ln1393_11_fu_1625_p1));
    add_ln1393_7_fu_1689_p2 <= std_logic_vector(signed(lhs_V_50_fu_1666_p3) + signed(sext_ln1393_13_fu_1680_p1));
    add_ln1393_8_fu_1744_p2 <= std_logic_vector(signed(lhs_V_58_fu_1721_p3) + signed(sext_ln1393_15_fu_1735_p1));
    and_ln420_10_fu_6031_p2 <= (p_Result_199_fu_6024_p3 and icmp_ln420_4_reg_11486);
    and_ln420_11_fu_6074_p2 <= (p_Result_203_fu_6067_p3 and icmp_ln420_5_reg_11491);
    and_ln420_12_fu_2135_p2 <= (p_Result_207_fu_2123_p3 and or_ln420_12_fu_2130_p2);
    and_ln420_13_fu_2191_p2 <= (p_Result_211_fu_2179_p3 and or_ln420_13_fu_2186_p2);
    and_ln420_14_fu_6117_p2 <= (p_Result_215_fu_6110_p3 and icmp_ln420_6_reg_11496);
    and_ln420_15_fu_6160_p2 <= (p_Result_219_fu_6153_p3 and icmp_ln420_7_reg_11501);
    and_ln420_16_fu_2247_p2 <= (p_Result_223_fu_2235_p3 and or_ln420_16_fu_2242_p2);
    and_ln420_17_fu_2303_p2 <= (p_Result_227_fu_2291_p3 and or_ln420_17_fu_2298_p2);
    and_ln420_18_fu_6203_p2 <= (p_Result_231_fu_6196_p3 and icmp_ln420_8_reg_11506);
    and_ln420_19_fu_6246_p2 <= (p_Result_235_fu_6239_p3 and icmp_ln420_9_reg_11511);
    and_ln420_1_fu_1855_p2 <= (p_Result_163_fu_1843_p3 and or_ln420_1_fu_1850_p2);
    and_ln420_20_fu_2359_p2 <= (p_Result_239_fu_2347_p3 and or_ln420_20_fu_2354_p2);
    and_ln420_21_fu_2415_p2 <= (p_Result_243_fu_2403_p3 and or_ln420_21_fu_2410_p2);
    and_ln420_22_fu_6289_p2 <= (p_Result_247_fu_6282_p3 and icmp_ln420_10_reg_11516);
    and_ln420_23_fu_6332_p2 <= (p_Result_251_fu_6325_p3 and icmp_ln420_11_reg_11521);
    and_ln420_24_fu_2471_p2 <= (p_Result_255_fu_2459_p3 and or_ln420_24_fu_2466_p2);
    and_ln420_25_fu_2527_p2 <= (p_Result_259_fu_2515_p3 and or_ln420_25_fu_2522_p2);
    and_ln420_26_fu_6375_p2 <= (p_Result_263_fu_6368_p3 and icmp_ln420_12_reg_11526);
    and_ln420_27_fu_6418_p2 <= (p_Result_267_fu_6411_p3 and icmp_ln420_13_reg_11531);
    and_ln420_28_fu_2583_p2 <= (p_Result_271_fu_2571_p3 and or_ln420_28_fu_2578_p2);
    and_ln420_29_fu_2639_p2 <= (p_Result_275_fu_2627_p3 and or_ln420_29_fu_2634_p2);
    and_ln420_2_fu_5859_p2 <= (p_Result_167_fu_5852_p3 and icmp_ln420_reg_11466);
    and_ln420_30_fu_6461_p2 <= (p_Result_279_fu_6454_p3 and icmp_ln420_14_reg_11536);
    and_ln420_31_fu_6504_p2 <= (p_Result_283_fu_6497_p3 and icmp_ln420_15_reg_11541);
    and_ln420_3_fu_5902_p2 <= (p_Result_171_fu_5895_p3 and icmp_ln420_1_reg_11471);
    and_ln420_4_fu_1911_p2 <= (p_Result_175_fu_1899_p3 and or_ln420_4_fu_1906_p2);
    and_ln420_5_fu_1967_p2 <= (p_Result_179_fu_1955_p3 and or_ln420_5_fu_1962_p2);
    and_ln420_6_fu_5945_p2 <= (p_Result_183_fu_5938_p3 and icmp_ln420_2_reg_11476);
    and_ln420_7_fu_5988_p2 <= (p_Result_187_fu_5981_p3 and icmp_ln420_3_reg_11481);
    and_ln420_8_fu_2023_p2 <= (p_Result_191_fu_2011_p3 and or_ln420_8_fu_2018_p2);
    and_ln420_9_fu_2079_p2 <= (p_Result_195_fu_2067_p3 and or_ln420_9_fu_2074_p2);
    and_ln420_fu_1799_p2 <= (p_Result_159_fu_1787_p3 and or_ln420_fu_1794_p2);
    and_ln936_10_fu_8251_p2 <= (xor_ln936_10_fu_8245_p2 and Range2_all_ones_10_fu_8231_p3);
    and_ln936_11_fu_8333_p2 <= (xor_ln936_11_fu_8327_p2 and Range2_all_ones_11_fu_8313_p3);
    and_ln936_12_fu_8415_p2 <= (xor_ln936_12_fu_8409_p2 and Range2_all_ones_12_fu_8395_p3);
    and_ln936_13_fu_8497_p2 <= (xor_ln936_13_fu_8491_p2 and Range2_all_ones_13_fu_8477_p3);
    and_ln936_14_fu_8579_p2 <= (xor_ln936_14_fu_8573_p2 and Range2_all_ones_14_fu_8559_p3);
    and_ln936_15_fu_8661_p2 <= (xor_ln936_15_fu_8655_p2 and Range2_all_ones_15_fu_8641_p3);
    and_ln936_1_fu_7513_p2 <= (xor_ln936_1_fu_7507_p2 and Range2_all_ones_1_fu_7493_p3);
    and_ln936_2_fu_7595_p2 <= (xor_ln936_2_fu_7589_p2 and Range2_all_ones_2_fu_7575_p3);
    and_ln936_3_fu_7677_p2 <= (xor_ln936_3_fu_7671_p2 and Range2_all_ones_3_fu_7657_p3);
    and_ln936_4_fu_7759_p2 <= (xor_ln936_4_fu_7753_p2 and Range2_all_ones_4_fu_7739_p3);
    and_ln936_5_fu_7841_p2 <= (xor_ln936_5_fu_7835_p2 and Range2_all_ones_5_fu_7821_p3);
    and_ln936_6_fu_7923_p2 <= (xor_ln936_6_fu_7917_p2 and Range2_all_ones_6_fu_7903_p3);
    and_ln936_7_fu_8005_p2 <= (xor_ln936_7_fu_7999_p2 and Range2_all_ones_7_fu_7985_p3);
    and_ln936_8_fu_8087_p2 <= (xor_ln936_8_fu_8081_p2 and Range2_all_ones_8_fu_8067_p3);
    and_ln936_9_fu_8169_p2 <= (xor_ln936_9_fu_8163_p2 and Range2_all_ones_9_fu_8149_p3);
    and_ln936_fu_7431_p2 <= (xor_ln936_fu_7425_p2 and Range2_all_ones_fu_7411_p3);
    and_ln937_10_fu_8263_p2 <= (carry_45_reg_12087 and Range1_all_ones_22_reg_12093);
    and_ln937_11_fu_8345_p2 <= (carry_47_reg_12115 and Range1_all_ones_23_reg_12121);
    and_ln937_12_fu_8427_p2 <= (carry_53_reg_12143 and Range1_all_ones_26_reg_12149);
    and_ln937_13_fu_8509_p2 <= (carry_55_reg_12171 and Range1_all_ones_27_reg_12177);
    and_ln937_14_fu_8591_p2 <= (carry_61_reg_12199 and Range1_all_ones_30_reg_12205);
    and_ln937_15_fu_8673_p2 <= (carry_63_reg_12227 and Range1_all_ones_31_reg_12233);
    and_ln937_1_fu_7525_p2 <= (carry_7_reg_11835 and Range1_all_ones_3_reg_11841);
    and_ln937_2_fu_7607_p2 <= (carry_13_reg_11863 and Range1_all_ones_6_reg_11869);
    and_ln937_3_fu_7689_p2 <= (carry_15_reg_11891 and Range1_all_ones_7_reg_11897);
    and_ln937_4_fu_7771_p2 <= (carry_21_reg_11919 and Range1_all_ones_10_reg_11925);
    and_ln937_5_fu_7853_p2 <= (carry_23_reg_11947 and Range1_all_ones_11_reg_11953);
    and_ln937_6_fu_7935_p2 <= (carry_29_reg_11975 and Range1_all_ones_14_reg_11981);
    and_ln937_7_fu_8017_p2 <= (carry_31_reg_12003 and Range1_all_ones_15_reg_12009);
    and_ln937_8_fu_8099_p2 <= (carry_37_reg_12031 and Range1_all_ones_18_reg_12037);
    and_ln937_9_fu_8181_p2 <= (carry_39_reg_12059 and Range1_all_ones_19_reg_12065);
    and_ln937_fu_7443_p2 <= (carry_5_reg_11807 and Range1_all_ones_2_reg_11813);
    and_ln944_12_fu_3285_p2 <= (or_ln944_17_fu_3280_p2 and or_ln937_4_fu_3247_p2);
    and_ln944_14_fu_3383_p2 <= (or_ln944_19_fu_3378_p2 and or_ln937_5_fu_3345_p2);
    and_ln944_18_fu_3481_p2 <= (or_ln944_25_fu_3476_p2 and or_ln937_6_fu_3443_p2);
    and_ln944_20_fu_3579_p2 <= (or_ln944_27_fu_3574_p2 and or_ln937_7_fu_3541_p2);
    and_ln944_24_fu_3677_p2 <= (or_ln944_33_fu_3672_p2 and or_ln937_8_fu_3639_p2);
    and_ln944_26_fu_3775_p2 <= (or_ln944_35_fu_3770_p2 and or_ln937_9_fu_3737_p2);
    and_ln944_2_fu_2991_p2 <= (or_ln944_3_fu_2986_p2 and or_ln937_1_fu_2953_p2);
    and_ln944_30_fu_3873_p2 <= (or_ln944_41_fu_3868_p2 and or_ln937_10_fu_3835_p2);
    and_ln944_32_fu_3971_p2 <= (or_ln944_43_fu_3966_p2 and or_ln937_11_fu_3933_p2);
    and_ln944_36_fu_4069_p2 <= (or_ln944_49_fu_4064_p2 and or_ln937_12_fu_4031_p2);
    and_ln944_38_fu_4167_p2 <= (or_ln944_51_fu_4162_p2 and or_ln937_13_fu_4129_p2);
    and_ln944_42_fu_4265_p2 <= (or_ln944_57_fu_4260_p2 and or_ln937_14_fu_4227_p2);
    and_ln944_44_fu_4363_p2 <= (or_ln944_59_fu_4358_p2 and or_ln937_15_fu_4325_p2);
    and_ln944_6_fu_3089_p2 <= (or_ln944_9_fu_3084_p2 and or_ln937_2_fu_3051_p2);
    and_ln944_8_fu_3187_p2 <= (or_ln944_11_fu_3182_p2 and or_ln937_3_fu_3149_p2);
    and_ln944_fu_2893_p2 <= (or_ln944_1_fu_2888_p2 and or_ln937_fu_2855_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, regslice_both_res_out_V_data_V_U_apdone_blk, ddc_control_out_TVALID_int_regslice, res_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((res_out_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_1)) or ((ddc_control_out_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, regslice_both_res_out_V_data_V_U_apdone_blk, ddc_control_out_TVALID_int_regslice, res_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((res_out_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_1)) or ((ddc_control_out_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp33_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, regslice_both_res_out_V_data_V_U_apdone_blk, ddc_control_out_TVALID_int_regslice, res_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp33 <= (((res_out_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_1)) or ((ddc_control_out_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp39_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, regslice_both_res_out_V_data_V_U_apdone_blk, ddc_control_out_TVALID_int_regslice, res_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp39 <= (((res_out_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_1)) or ((ddc_control_out_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp45_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, regslice_both_res_out_V_data_V_U_apdone_blk, ddc_control_out_TVALID_int_regslice, res_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp45 <= (((res_out_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_1)) or ((ddc_control_out_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp51_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, regslice_both_res_out_V_data_V_U_apdone_blk, ddc_control_out_TVALID_int_regslice, res_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp51 <= (((res_out_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_1)) or ((ddc_control_out_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp57_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, regslice_both_res_out_V_data_V_U_apdone_blk, ddc_control_out_TVALID_int_regslice, res_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp57 <= (((res_out_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_1)) or ((ddc_control_out_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp63_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, regslice_both_res_out_V_data_V_U_apdone_blk, ddc_control_out_TVALID_int_regslice, res_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp63 <= (((res_out_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_1)) or ((ddc_control_out_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp69_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, regslice_both_res_out_V_data_V_U_apdone_blk, ddc_control_out_TVALID_int_regslice, res_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp69 <= (((res_out_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_1)) or ((ddc_control_out_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp75_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, regslice_both_res_out_V_data_V_U_apdone_blk, ddc_control_out_TVALID_int_regslice, res_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp75 <= (((res_out_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_1)) or ((ddc_control_out_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, regslice_both_res_out_V_data_V_U_apdone_blk, ddc_control_out_TVALID_int_regslice, res_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((res_out_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_1)) or ((ddc_control_out_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1))));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ddc_control_out_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ddc_control_out_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call1144_assign_proc : process(ddc_control_out_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call1144 <= (ddc_control_out_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call1331_assign_proc : process(ddc_control_out_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call1331 <= (ddc_control_out_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call209_assign_proc : process(ddc_control_out_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call209 <= (ddc_control_out_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call22_assign_proc : process(ddc_control_out_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call22 <= (ddc_control_out_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call396_assign_proc : process(ddc_control_out_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call396 <= (ddc_control_out_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call583_assign_proc : process(ddc_control_out_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call583 <= (ddc_control_out_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call770_assign_proc : process(ddc_control_out_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call770 <= (ddc_control_out_TVALID_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call957_assign_proc : process(ddc_control_out_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call957 <= (ddc_control_out_TVALID_int_regslice = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state24_pp0_stage0_iter23_assign_proc : process(res_out_TREADY_int_regslice)
    begin
                ap_block_state24_pp0_stage0_iter23 <= (res_out_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call1144_assign_proc : process(res_out_TREADY_int_regslice)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call1144 <= (res_out_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call1331_assign_proc : process(res_out_TREADY_int_regslice)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call1331 <= (res_out_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call209_assign_proc : process(res_out_TREADY_int_regslice)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call209 <= (res_out_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call22_assign_proc : process(res_out_TREADY_int_regslice)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call22 <= (res_out_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call396_assign_proc : process(res_out_TREADY_int_regslice)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call396 <= (res_out_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call583_assign_proc : process(res_out_TREADY_int_regslice)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call583 <= (res_out_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call770_assign_proc : process(res_out_TREADY_int_regslice)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call770 <= (res_out_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage0_iter23_ignore_call957_assign_proc : process(res_out_TREADY_int_regslice)
    begin
                ap_block_state24_pp0_stage0_iter23_ignore_call957 <= (res_out_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state25_pp0_stage0_iter24_assign_proc : process(regslice_both_res_out_V_data_V_U_apdone_blk, res_out_TREADY_int_regslice)
    begin
                ap_block_state25_pp0_stage0_iter24 <= ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state25_pp0_stage0_iter24_ignore_call1144_assign_proc : process(regslice_both_res_out_V_data_V_U_apdone_blk, res_out_TREADY_int_regslice)
    begin
                ap_block_state25_pp0_stage0_iter24_ignore_call1144 <= ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state25_pp0_stage0_iter24_ignore_call1331_assign_proc : process(regslice_both_res_out_V_data_V_U_apdone_blk, res_out_TREADY_int_regslice)
    begin
                ap_block_state25_pp0_stage0_iter24_ignore_call1331 <= ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state25_pp0_stage0_iter24_ignore_call209_assign_proc : process(regslice_both_res_out_V_data_V_U_apdone_blk, res_out_TREADY_int_regslice)
    begin
                ap_block_state25_pp0_stage0_iter24_ignore_call209 <= ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state25_pp0_stage0_iter24_ignore_call22_assign_proc : process(regslice_both_res_out_V_data_V_U_apdone_blk, res_out_TREADY_int_regslice)
    begin
                ap_block_state25_pp0_stage0_iter24_ignore_call22 <= ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state25_pp0_stage0_iter24_ignore_call396_assign_proc : process(regslice_both_res_out_V_data_V_U_apdone_blk, res_out_TREADY_int_regslice)
    begin
                ap_block_state25_pp0_stage0_iter24_ignore_call396 <= ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state25_pp0_stage0_iter24_ignore_call583_assign_proc : process(regslice_both_res_out_V_data_V_U_apdone_blk, res_out_TREADY_int_regslice)
    begin
                ap_block_state25_pp0_stage0_iter24_ignore_call583 <= ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state25_pp0_stage0_iter24_ignore_call770_assign_proc : process(regslice_both_res_out_V_data_V_U_apdone_blk, res_out_TREADY_int_regslice)
    begin
                ap_block_state25_pp0_stage0_iter24_ignore_call770 <= ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state25_pp0_stage0_iter24_ignore_call957_assign_proc : process(regslice_both_res_out_V_data_V_U_apdone_blk, res_out_TREADY_int_regslice)
    begin
                ap_block_state25_pp0_stage0_iter24_ignore_call957 <= ((res_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_res_out_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call1144 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call1331 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call209 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call396 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call583 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call770 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call957 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    carry_11_fu_3121_p2 <= (xor_ln942_10_reg_10443 and p_Result_180_reg_9952_pp0_iter12_reg);
    carry_13_fu_6646_p2 <= (xor_ln942_12_fu_6641_p2 and p_Result_184_reg_11091_pp0_iter21_reg);
    carry_15_fu_6701_p2 <= (xor_ln942_14_fu_6696_p2 and p_Result_188_reg_11119_pp0_iter21_reg);
    carry_17_fu_3219_p2 <= (xor_ln942_16_reg_10454 and p_Result_192_reg_9690_pp0_iter12_reg);
    carry_19_fu_3317_p2 <= (xor_ln942_18_reg_10465 and p_Result_196_reg_9982_pp0_iter12_reg);
    carry_1_fu_2827_p2 <= (xor_ln942_reg_10410 and p_Result_160_reg_9614_pp0_iter12_reg);
    carry_21_fu_6756_p2 <= (xor_ln942_20_fu_6751_p2 and p_Result_200_reg_11147_pp0_iter21_reg);
    carry_23_fu_6811_p2 <= (xor_ln942_22_fu_6806_p2 and p_Result_204_reg_11175_pp0_iter21_reg);
    carry_25_fu_3415_p2 <= (xor_ln942_24_reg_10476 and p_Result_208_reg_9728_pp0_iter12_reg);
    carry_27_fu_3513_p2 <= (xor_ln942_26_reg_10487 and p_Result_212_reg_10012_pp0_iter12_reg);
    carry_29_fu_6866_p2 <= (xor_ln942_28_fu_6861_p2 and p_Result_216_reg_11203_pp0_iter21_reg);
    carry_31_fu_6921_p2 <= (xor_ln942_30_fu_6916_p2 and p_Result_220_reg_11231_pp0_iter21_reg);
    carry_33_fu_3611_p2 <= (xor_ln942_32_reg_10498 and p_Result_224_reg_9766_pp0_iter12_reg);
    carry_35_fu_3709_p2 <= (xor_ln942_34_reg_10509 and p_Result_228_reg_10042_pp0_iter12_reg);
    carry_37_fu_6976_p2 <= (xor_ln942_36_fu_6971_p2 and p_Result_232_reg_11259_pp0_iter21_reg);
    carry_39_fu_7031_p2 <= (xor_ln942_38_fu_7026_p2 and p_Result_236_reg_11287_pp0_iter21_reg);
    carry_3_fu_2925_p2 <= (xor_ln942_2_reg_10421 and p_Result_164_reg_9922_pp0_iter12_reg);
    carry_41_fu_3807_p2 <= (xor_ln942_40_reg_10520 and p_Result_240_reg_9804_pp0_iter12_reg);
    carry_43_fu_3905_p2 <= (xor_ln942_42_reg_10531 and p_Result_244_reg_10072_pp0_iter12_reg);
    carry_45_fu_7086_p2 <= (xor_ln942_44_fu_7081_p2 and p_Result_248_reg_11315_pp0_iter21_reg);
    carry_47_fu_7141_p2 <= (xor_ln942_46_fu_7136_p2 and p_Result_252_reg_11343_pp0_iter21_reg);
    carry_49_fu_4003_p2 <= (xor_ln942_48_reg_10542 and p_Result_256_reg_9842_pp0_iter12_reg);
    carry_51_fu_4101_p2 <= (xor_ln942_50_reg_10553 and p_Result_260_reg_10102_pp0_iter12_reg);
    carry_53_fu_7196_p2 <= (xor_ln942_52_fu_7191_p2 and p_Result_264_reg_11371_pp0_iter21_reg);
    carry_55_fu_7251_p2 <= (xor_ln942_54_fu_7246_p2 and p_Result_268_reg_11399_pp0_iter21_reg);
    carry_57_fu_4199_p2 <= (xor_ln942_56_reg_10564 and p_Result_272_reg_9880_pp0_iter12_reg);
    carry_59_fu_4297_p2 <= (xor_ln942_58_reg_10575 and p_Result_276_reg_10132_pp0_iter12_reg);
    carry_5_fu_6536_p2 <= (xor_ln942_4_fu_6531_p2 and p_Result_168_reg_11035_pp0_iter21_reg);
    carry_61_fu_7306_p2 <= (xor_ln942_60_fu_7301_p2 and p_Result_280_reg_11427_pp0_iter21_reg);
    carry_63_fu_7361_p2 <= (xor_ln942_62_fu_7356_p2 and p_Result_284_reg_11455_pp0_iter21_reg);
    carry_7_fu_6591_p2 <= (xor_ln942_6_fu_6586_p2 and p_Result_172_reg_11063_pp0_iter21_reg);
    carry_9_fu_3023_p2 <= (xor_ln942_8_reg_10432 and p_Result_176_reg_9652_pp0_iter12_reg);

    ddc_control_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ddc_control_out_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ddc_control_out_TDATA_blk_n <= ddc_control_out_TVALID_int_regslice;
        else 
            ddc_control_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ddc_control_out_TREADY <= regslice_both_ddc_control_out_V_data_V_U_ack_in;

    ddc_control_out_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ddc_control_out_TREADY_int_regslice <= ap_const_logic_1;
        else 
            ddc_control_out_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    dds_cos_word_V_1_fu_843_p1 <= grp_phase_sincos_LUT_fu_342_ap_return(18 - 1 downto 0);
    dds_cos_word_V_2_fu_867_p1 <= grp_phase_sincos_LUT_fu_351_ap_return(18 - 1 downto 0);
    dds_cos_word_V_3_fu_891_p1 <= grp_phase_sincos_LUT_fu_360_ap_return(18 - 1 downto 0);
    dds_cos_word_V_4_fu_915_p1 <= grp_phase_sincos_LUT_fu_369_ap_return(18 - 1 downto 0);
    dds_cos_word_V_5_fu_939_p1 <= grp_phase_sincos_LUT_fu_378_ap_return(18 - 1 downto 0);
    dds_cos_word_V_6_fu_963_p1 <= grp_phase_sincos_LUT_fu_387_ap_return(18 - 1 downto 0);
    dds_cos_word_V_7_fu_987_p1 <= grp_phase_sincos_LUT_fu_396_ap_return(18 - 1 downto 0);
    dds_cos_word_V_fu_819_p1 <= grp_phase_sincos_LUT_fu_333_ap_return(18 - 1 downto 0);
    dds_sincos_M_imag_V_1_fu_3212_p3 <= 
        select_ln392_10_fu_3198_p3 when (or_ln392_5_fu_3206_p2(0) = '1') else 
        p_Val2_21_reg_10189_pp0_iter12_reg;
    dds_sincos_M_imag_V_2_fu_3408_p3 <= 
        select_ln392_18_fu_3394_p3 when (or_ln392_9_fu_3402_p2(0) = '1') else 
        p_Val2_35_reg_10223_pp0_iter12_reg;
    dds_sincos_M_imag_V_3_fu_3604_p3 <= 
        select_ln392_26_fu_3590_p3 when (or_ln392_13_fu_3598_p2(0) = '1') else 
        p_Val2_49_reg_10257_pp0_iter12_reg;
    dds_sincos_M_imag_V_4_fu_3800_p3 <= 
        select_ln392_34_fu_3786_p3 when (or_ln392_17_fu_3794_p2(0) = '1') else 
        p_Val2_63_reg_10291_pp0_iter12_reg;
    dds_sincos_M_imag_V_5_fu_3996_p3 <= 
        select_ln392_42_fu_3982_p3 when (or_ln392_21_fu_3990_p2(0) = '1') else 
        p_Val2_77_reg_10325_pp0_iter12_reg;
    dds_sincos_M_imag_V_6_fu_4192_p3 <= 
        select_ln392_50_fu_4178_p3 when (or_ln392_25_fu_4186_p2(0) = '1') else 
        p_Val2_91_reg_10359_pp0_iter12_reg;
    dds_sincos_M_imag_V_7_fu_4388_p3 <= 
        select_ln392_58_fu_4374_p3 when (or_ln392_29_fu_4382_p2(0) = '1') else 
        p_Val2_105_reg_10393_pp0_iter12_reg;
    dds_sincos_M_imag_V_fu_3016_p3 <= 
        select_ln392_fu_3002_p3 when (or_ln392_1_fu_3010_p2(0) = '1') else 
        p_Val2_8_reg_10155_pp0_iter12_reg;
    dds_sincos_M_real_V_1_fu_3114_p3 <= 
        select_ln392_8_fu_3100_p3 when (or_ln392_4_fu_3108_p2(0) = '1') else 
        p_Val2_18_reg_10172_pp0_iter12_reg;
    dds_sincos_M_real_V_2_fu_3310_p3 <= 
        select_ln392_16_fu_3296_p3 when (or_ln392_8_fu_3304_p2(0) = '1') else 
        p_Val2_32_reg_10206_pp0_iter12_reg;
    dds_sincos_M_real_V_3_fu_3506_p3 <= 
        select_ln392_24_fu_3492_p3 when (or_ln392_12_fu_3500_p2(0) = '1') else 
        p_Val2_46_reg_10240_pp0_iter12_reg;
    dds_sincos_M_real_V_4_fu_3702_p3 <= 
        select_ln392_32_fu_3688_p3 when (or_ln392_16_fu_3696_p2(0) = '1') else 
        p_Val2_60_reg_10274_pp0_iter12_reg;
    dds_sincos_M_real_V_5_fu_3898_p3 <= 
        select_ln392_40_fu_3884_p3 when (or_ln392_20_fu_3892_p2(0) = '1') else 
        p_Val2_74_reg_10308_pp0_iter12_reg;
    dds_sincos_M_real_V_6_fu_4094_p3 <= 
        select_ln392_48_fu_4080_p3 when (or_ln392_24_fu_4088_p2(0) = '1') else 
        p_Val2_88_reg_10342_pp0_iter12_reg;
    dds_sincos_M_real_V_7_fu_4290_p3 <= 
        select_ln392_56_fu_4276_p3 when (or_ln392_28_fu_4284_p2(0) = '1') else 
        p_Val2_102_reg_10376_pp0_iter12_reg;
    dds_sincos_M_real_V_fu_2918_p3 <= 
        select_ln392_1_fu_2904_p3 when (or_ln392_fu_2912_p2(0) = '1') else 
        p_Val2_5_reg_10138_pp0_iter12_reg;
    deleted_ones_10_fu_7765_p3 <= 
        and_ln936_4_fu_7759_p2 when (carry_21_reg_11919(0) = '1') else 
        Range1_all_ones_10_reg_11925;
    deleted_ones_11_fu_7847_p3 <= 
        and_ln936_5_fu_7841_p2 when (carry_23_reg_11947(0) = '1') else 
        Range1_all_ones_11_reg_11953;
    deleted_ones_12_fu_3431_p3 <= 
        Range1_all_zeros_12_fu_3419_p2 when (carry_25_fu_3415_p2(0) = '1') else 
        p_Result_206_reg_9715_pp0_iter12_reg;
    deleted_ones_13_fu_3529_p3 <= 
        Range1_all_zeros_13_fu_3517_p2 when (carry_27_fu_3513_p2(0) = '1') else 
        p_Result_210_reg_9999_pp0_iter12_reg;
    deleted_ones_14_fu_7929_p3 <= 
        and_ln936_6_fu_7923_p2 when (carry_29_reg_11975(0) = '1') else 
        Range1_all_ones_14_reg_11981;
    deleted_ones_15_fu_8011_p3 <= 
        and_ln936_7_fu_8005_p2 when (carry_31_reg_12003(0) = '1') else 
        Range1_all_ones_15_reg_12009;
    deleted_ones_16_fu_3627_p3 <= 
        Range1_all_zeros_16_fu_3615_p2 when (carry_33_fu_3611_p2(0) = '1') else 
        p_Result_222_reg_9753_pp0_iter12_reg;
    deleted_ones_17_fu_3725_p3 <= 
        Range1_all_zeros_17_fu_3713_p2 when (carry_35_fu_3709_p2(0) = '1') else 
        p_Result_226_reg_10029_pp0_iter12_reg;
    deleted_ones_18_fu_8093_p3 <= 
        and_ln936_8_fu_8087_p2 when (carry_37_reg_12031(0) = '1') else 
        Range1_all_ones_18_reg_12037;
    deleted_ones_19_fu_8175_p3 <= 
        and_ln936_9_fu_8169_p2 when (carry_39_reg_12059(0) = '1') else 
        Range1_all_ones_19_reg_12065;
    deleted_ones_1_fu_2941_p3 <= 
        Range1_all_zeros_1_fu_2929_p2 when (carry_3_fu_2925_p2(0) = '1') else 
        p_Result_162_reg_9909_pp0_iter12_reg;
    deleted_ones_20_fu_3823_p3 <= 
        Range1_all_zeros_20_fu_3811_p2 when (carry_41_fu_3807_p2(0) = '1') else 
        p_Result_238_reg_9791_pp0_iter12_reg;
    deleted_ones_21_fu_3921_p3 <= 
        Range1_all_zeros_21_fu_3909_p2 when (carry_43_fu_3905_p2(0) = '1') else 
        p_Result_242_reg_10059_pp0_iter12_reg;
    deleted_ones_22_fu_8257_p3 <= 
        and_ln936_10_fu_8251_p2 when (carry_45_reg_12087(0) = '1') else 
        Range1_all_ones_22_reg_12093;
    deleted_ones_23_fu_8339_p3 <= 
        and_ln936_11_fu_8333_p2 when (carry_47_reg_12115(0) = '1') else 
        Range1_all_ones_23_reg_12121;
    deleted_ones_24_fu_4019_p3 <= 
        Range1_all_zeros_24_fu_4007_p2 when (carry_49_fu_4003_p2(0) = '1') else 
        p_Result_254_reg_9829_pp0_iter12_reg;
    deleted_ones_25_fu_4117_p3 <= 
        Range1_all_zeros_25_fu_4105_p2 when (carry_51_fu_4101_p2(0) = '1') else 
        p_Result_258_reg_10089_pp0_iter12_reg;
    deleted_ones_26_fu_8421_p3 <= 
        and_ln936_12_fu_8415_p2 when (carry_53_reg_12143(0) = '1') else 
        Range1_all_ones_26_reg_12149;
    deleted_ones_27_fu_8503_p3 <= 
        and_ln936_13_fu_8497_p2 when (carry_55_reg_12171(0) = '1') else 
        Range1_all_ones_27_reg_12177;
    deleted_ones_28_fu_4215_p3 <= 
        Range1_all_zeros_28_fu_4203_p2 when (carry_57_fu_4199_p2(0) = '1') else 
        p_Result_270_reg_9867_pp0_iter12_reg;
    deleted_ones_29_fu_4313_p3 <= 
        Range1_all_zeros_29_fu_4301_p2 when (carry_59_fu_4297_p2(0) = '1') else 
        p_Result_274_reg_10119_pp0_iter12_reg;
    deleted_ones_2_fu_7437_p3 <= 
        and_ln936_fu_7431_p2 when (carry_5_reg_11807(0) = '1') else 
        Range1_all_ones_2_reg_11813;
    deleted_ones_30_fu_8585_p3 <= 
        and_ln936_14_fu_8579_p2 when (carry_61_reg_12199(0) = '1') else 
        Range1_all_ones_30_reg_12205;
    deleted_ones_31_fu_8667_p3 <= 
        and_ln936_15_fu_8661_p2 when (carry_63_reg_12227(0) = '1') else 
        Range1_all_ones_31_reg_12233;
    deleted_ones_3_fu_7519_p3 <= 
        and_ln936_1_fu_7513_p2 when (carry_7_reg_11835(0) = '1') else 
        Range1_all_ones_3_reg_11841;
    deleted_ones_4_fu_3039_p3 <= 
        Range1_all_zeros_4_fu_3027_p2 when (carry_9_fu_3023_p2(0) = '1') else 
        p_Result_174_reg_9639_pp0_iter12_reg;
    deleted_ones_5_fu_3137_p3 <= 
        Range1_all_zeros_5_fu_3125_p2 when (carry_11_fu_3121_p2(0) = '1') else 
        p_Result_178_reg_9939_pp0_iter12_reg;
    deleted_ones_6_fu_7601_p3 <= 
        and_ln936_2_fu_7595_p2 when (carry_13_reg_11863(0) = '1') else 
        Range1_all_ones_6_reg_11869;
    deleted_ones_7_fu_7683_p3 <= 
        and_ln936_3_fu_7677_p2 when (carry_15_reg_11891(0) = '1') else 
        Range1_all_ones_7_reg_11897;
    deleted_ones_8_fu_3235_p3 <= 
        Range1_all_zeros_8_fu_3223_p2 when (carry_17_fu_3219_p2(0) = '1') else 
        p_Result_190_reg_9677_pp0_iter12_reg;
    deleted_ones_9_fu_3333_p3 <= 
        Range1_all_zeros_9_fu_3321_p2 when (carry_19_fu_3317_p2(0) = '1') else 
        p_Result_194_reg_9969_pp0_iter12_reg;
    deleted_ones_fu_2843_p3 <= 
        Range1_all_zeros_fu_2831_p2 when (carry_1_fu_2827_p2(0) = '1') else 
        p_Result_158_reg_9601_pp0_iter12_reg;
    deleted_zeros_10_fu_6771_p3 <= 
        Range1_all_ones_10_fu_6761_p2 when (carry_21_fu_6756_p2(0) = '1') else 
        Range1_all_zeros_10_fu_6766_p2;
    deleted_zeros_11_fu_6826_p3 <= 
        Range1_all_ones_11_fu_6816_p2 when (carry_23_fu_6811_p2(0) = '1') else 
        Range1_all_zeros_11_fu_6821_p2;
    deleted_zeros_12_fu_3424_p3 <= 
        p_Result_206_reg_9715_pp0_iter12_reg when (carry_25_fu_3415_p2(0) = '1') else 
        Range1_all_zeros_12_fu_3419_p2;
    deleted_zeros_13_fu_3522_p3 <= 
        p_Result_210_reg_9999_pp0_iter12_reg when (carry_27_fu_3513_p2(0) = '1') else 
        Range1_all_zeros_13_fu_3517_p2;
    deleted_zeros_14_fu_6881_p3 <= 
        Range1_all_ones_14_fu_6871_p2 when (carry_29_fu_6866_p2(0) = '1') else 
        Range1_all_zeros_14_fu_6876_p2;
    deleted_zeros_15_fu_6936_p3 <= 
        Range1_all_ones_15_fu_6926_p2 when (carry_31_fu_6921_p2(0) = '1') else 
        Range1_all_zeros_15_fu_6931_p2;
    deleted_zeros_16_fu_3620_p3 <= 
        p_Result_222_reg_9753_pp0_iter12_reg when (carry_33_fu_3611_p2(0) = '1') else 
        Range1_all_zeros_16_fu_3615_p2;
    deleted_zeros_17_fu_3718_p3 <= 
        p_Result_226_reg_10029_pp0_iter12_reg when (carry_35_fu_3709_p2(0) = '1') else 
        Range1_all_zeros_17_fu_3713_p2;
    deleted_zeros_18_fu_6991_p3 <= 
        Range1_all_ones_18_fu_6981_p2 when (carry_37_fu_6976_p2(0) = '1') else 
        Range1_all_zeros_18_fu_6986_p2;
    deleted_zeros_19_fu_7046_p3 <= 
        Range1_all_ones_19_fu_7036_p2 when (carry_39_fu_7031_p2(0) = '1') else 
        Range1_all_zeros_19_fu_7041_p2;
    deleted_zeros_1_fu_2934_p3 <= 
        p_Result_162_reg_9909_pp0_iter12_reg when (carry_3_fu_2925_p2(0) = '1') else 
        Range1_all_zeros_1_fu_2929_p2;
    deleted_zeros_20_fu_3816_p3 <= 
        p_Result_238_reg_9791_pp0_iter12_reg when (carry_41_fu_3807_p2(0) = '1') else 
        Range1_all_zeros_20_fu_3811_p2;
    deleted_zeros_21_fu_3914_p3 <= 
        p_Result_242_reg_10059_pp0_iter12_reg when (carry_43_fu_3905_p2(0) = '1') else 
        Range1_all_zeros_21_fu_3909_p2;
    deleted_zeros_22_fu_7101_p3 <= 
        Range1_all_ones_22_fu_7091_p2 when (carry_45_fu_7086_p2(0) = '1') else 
        Range1_all_zeros_22_fu_7096_p2;
    deleted_zeros_23_fu_7156_p3 <= 
        Range1_all_ones_23_fu_7146_p2 when (carry_47_fu_7141_p2(0) = '1') else 
        Range1_all_zeros_23_fu_7151_p2;
    deleted_zeros_24_fu_4012_p3 <= 
        p_Result_254_reg_9829_pp0_iter12_reg when (carry_49_fu_4003_p2(0) = '1') else 
        Range1_all_zeros_24_fu_4007_p2;
    deleted_zeros_25_fu_4110_p3 <= 
        p_Result_258_reg_10089_pp0_iter12_reg when (carry_51_fu_4101_p2(0) = '1') else 
        Range1_all_zeros_25_fu_4105_p2;
    deleted_zeros_26_fu_7211_p3 <= 
        Range1_all_ones_26_fu_7201_p2 when (carry_53_fu_7196_p2(0) = '1') else 
        Range1_all_zeros_26_fu_7206_p2;
    deleted_zeros_27_fu_7266_p3 <= 
        Range1_all_ones_27_fu_7256_p2 when (carry_55_fu_7251_p2(0) = '1') else 
        Range1_all_zeros_27_fu_7261_p2;
    deleted_zeros_28_fu_4208_p3 <= 
        p_Result_270_reg_9867_pp0_iter12_reg when (carry_57_fu_4199_p2(0) = '1') else 
        Range1_all_zeros_28_fu_4203_p2;
    deleted_zeros_29_fu_4306_p3 <= 
        p_Result_274_reg_10119_pp0_iter12_reg when (carry_59_fu_4297_p2(0) = '1') else 
        Range1_all_zeros_29_fu_4301_p2;
    deleted_zeros_2_fu_6551_p3 <= 
        Range1_all_ones_2_fu_6541_p2 when (carry_5_fu_6536_p2(0) = '1') else 
        Range1_all_zeros_2_fu_6546_p2;
    deleted_zeros_30_fu_7321_p3 <= 
        Range1_all_ones_30_fu_7311_p2 when (carry_61_fu_7306_p2(0) = '1') else 
        Range1_all_zeros_30_fu_7316_p2;
    deleted_zeros_31_fu_7376_p3 <= 
        Range1_all_ones_31_fu_7366_p2 when (carry_63_fu_7361_p2(0) = '1') else 
        Range1_all_zeros_31_fu_7371_p2;
    deleted_zeros_3_fu_6606_p3 <= 
        Range1_all_ones_3_fu_6596_p2 when (carry_7_fu_6591_p2(0) = '1') else 
        Range1_all_zeros_3_fu_6601_p2;
    deleted_zeros_4_fu_3032_p3 <= 
        p_Result_174_reg_9639_pp0_iter12_reg when (carry_9_fu_3023_p2(0) = '1') else 
        Range1_all_zeros_4_fu_3027_p2;
    deleted_zeros_5_fu_3130_p3 <= 
        p_Result_178_reg_9939_pp0_iter12_reg when (carry_11_fu_3121_p2(0) = '1') else 
        Range1_all_zeros_5_fu_3125_p2;
    deleted_zeros_6_fu_6661_p3 <= 
        Range1_all_ones_6_fu_6651_p2 when (carry_13_fu_6646_p2(0) = '1') else 
        Range1_all_zeros_6_fu_6656_p2;
    deleted_zeros_7_fu_6716_p3 <= 
        Range1_all_ones_7_fu_6706_p2 when (carry_15_fu_6701_p2(0) = '1') else 
        Range1_all_zeros_7_fu_6711_p2;
    deleted_zeros_8_fu_3228_p3 <= 
        p_Result_190_reg_9677_pp0_iter12_reg when (carry_17_fu_3219_p2(0) = '1') else 
        Range1_all_zeros_8_fu_3223_p2;
    deleted_zeros_9_fu_3326_p3 <= 
        p_Result_194_reg_9969_pp0_iter12_reg when (carry_19_fu_3317_p2(0) = '1') else 
        Range1_all_zeros_9_fu_3321_p2;
    deleted_zeros_fu_2836_p3 <= 
        p_Result_158_reg_9601_pp0_iter12_reg when (carry_1_fu_2827_p2(0) = '1') else 
        Range1_all_zeros_fu_2831_p2;

    grp_fu_8760_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8760_ce <= ap_const_logic_1;
        else 
            grp_fu_8760_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8760_p1 <= zext_ln1319_fu_1014_p1(16 - 1 downto 0);

    grp_fu_8771_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8771_ce <= ap_const_logic_1;
        else 
            grp_fu_8771_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8771_p0 <= zext_ln1319_fu_1014_p1(16 - 1 downto 0);

    grp_fu_8778_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8778_ce <= ap_const_logic_1;
        else 
            grp_fu_8778_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8778_p1 <= zext_ln1319_1_fu_1023_p1(16 - 1 downto 0);

    grp_fu_8789_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8789_ce <= ap_const_logic_1;
        else 
            grp_fu_8789_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8789_p0 <= zext_ln1319_1_fu_1023_p1(16 - 1 downto 0);

    grp_fu_8796_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8796_ce <= ap_const_logic_1;
        else 
            grp_fu_8796_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8796_p1 <= zext_ln1319_2_fu_1032_p1(16 - 1 downto 0);

    grp_fu_8807_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8807_ce <= ap_const_logic_1;
        else 
            grp_fu_8807_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8807_p0 <= zext_ln1319_2_fu_1032_p1(16 - 1 downto 0);

    grp_fu_8814_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8814_ce <= ap_const_logic_1;
        else 
            grp_fu_8814_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8814_p1 <= zext_ln1319_3_fu_1041_p1(16 - 1 downto 0);

    grp_fu_8825_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8825_ce <= ap_const_logic_1;
        else 
            grp_fu_8825_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8825_p0 <= zext_ln1319_3_fu_1041_p1(16 - 1 downto 0);

    grp_fu_8832_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8832_ce <= ap_const_logic_1;
        else 
            grp_fu_8832_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8832_p1 <= zext_ln1319_4_fu_1050_p1(16 - 1 downto 0);

    grp_fu_8843_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8843_ce <= ap_const_logic_1;
        else 
            grp_fu_8843_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8843_p0 <= zext_ln1319_4_fu_1050_p1(16 - 1 downto 0);

    grp_fu_8850_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8850_ce <= ap_const_logic_1;
        else 
            grp_fu_8850_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8850_p1 <= zext_ln1319_5_fu_1059_p1(16 - 1 downto 0);

    grp_fu_8861_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8861_ce <= ap_const_logic_1;
        else 
            grp_fu_8861_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8861_p0 <= zext_ln1319_5_fu_1059_p1(16 - 1 downto 0);

    grp_fu_8868_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8868_ce <= ap_const_logic_1;
        else 
            grp_fu_8868_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8868_p1 <= zext_ln1319_6_fu_1068_p1(16 - 1 downto 0);

    grp_fu_8879_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8879_ce <= ap_const_logic_1;
        else 
            grp_fu_8879_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8879_p0 <= zext_ln1319_6_fu_1068_p1(16 - 1 downto 0);

    grp_fu_8886_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8886_ce <= ap_const_logic_1;
        else 
            grp_fu_8886_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8886_p1 <= zext_ln1319_7_fu_1077_p1(16 - 1 downto 0);

    grp_fu_8897_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8897_ce <= ap_const_logic_1;
        else 
            grp_fu_8897_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8897_p0 <= zext_ln1319_7_fu_1077_p1(16 - 1 downto 0);

    grp_fu_8904_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8904_ce <= ap_const_logic_1;
        else 
            grp_fu_8904_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8904_p1 <= sext_ln1317_fu_4395_p1(16 - 1 downto 0);

    grp_fu_8910_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8910_ce <= ap_const_logic_1;
        else 
            grp_fu_8910_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8910_p1 <= sext_ln1317_fu_4395_p1(16 - 1 downto 0);

    grp_fu_8917_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8917_ce <= ap_const_logic_1;
        else 
            grp_fu_8917_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8917_p1 <= sext_ln1317_2_fu_4404_p1(16 - 1 downto 0);

    grp_fu_8923_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8923_ce <= ap_const_logic_1;
        else 
            grp_fu_8923_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8923_p1 <= sext_ln1317_2_fu_4404_p1(16 - 1 downto 0);

    grp_fu_8930_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8930_ce <= ap_const_logic_1;
        else 
            grp_fu_8930_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8930_p1 <= sext_ln1317_4_fu_4413_p1(16 - 1 downto 0);

    grp_fu_8936_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8936_ce <= ap_const_logic_1;
        else 
            grp_fu_8936_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8936_p1 <= sext_ln1317_4_fu_4413_p1(16 - 1 downto 0);

    grp_fu_8943_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8943_ce <= ap_const_logic_1;
        else 
            grp_fu_8943_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8943_p1 <= sext_ln1317_6_fu_4422_p1(16 - 1 downto 0);

    grp_fu_8949_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8949_ce <= ap_const_logic_1;
        else 
            grp_fu_8949_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8949_p1 <= sext_ln1317_6_fu_4422_p1(16 - 1 downto 0);

    grp_fu_8956_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8956_ce <= ap_const_logic_1;
        else 
            grp_fu_8956_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8956_p1 <= sext_ln1317_8_fu_4431_p1(16 - 1 downto 0);

    grp_fu_8962_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8962_ce <= ap_const_logic_1;
        else 
            grp_fu_8962_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8962_p1 <= sext_ln1317_8_fu_4431_p1(16 - 1 downto 0);

    grp_fu_8969_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8969_ce <= ap_const_logic_1;
        else 
            grp_fu_8969_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8969_p1 <= sext_ln1317_10_fu_4440_p1(16 - 1 downto 0);

    grp_fu_8975_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8975_ce <= ap_const_logic_1;
        else 
            grp_fu_8975_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8975_p1 <= sext_ln1317_10_fu_4440_p1(16 - 1 downto 0);

    grp_fu_8982_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8982_ce <= ap_const_logic_1;
        else 
            grp_fu_8982_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8982_p1 <= sext_ln1317_12_fu_4449_p1(16 - 1 downto 0);

    grp_fu_8988_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8988_ce <= ap_const_logic_1;
        else 
            grp_fu_8988_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8988_p1 <= sext_ln1317_12_fu_4449_p1(16 - 1 downto 0);

    grp_fu_8995_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_8995_ce <= ap_const_logic_1;
        else 
            grp_fu_8995_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_8995_p1 <= sext_ln1317_14_fu_4458_p1(16 - 1 downto 0);

    grp_fu_9001_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9001_ce <= ap_const_logic_1;
        else 
            grp_fu_9001_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9001_p1 <= sext_ln1317_14_fu_4458_p1(16 - 1 downto 0);

    grp_fu_9008_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9008_ce <= ap_const_logic_1;
        else 
            grp_fu_9008_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9008_p0 <= sext_ln1319_1_reg_10678(18 - 1 downto 0);
    grp_fu_9008_p1 <= sext_ln1317_1_fu_4467_p1(16 - 1 downto 0);

    grp_fu_9015_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9015_ce <= ap_const_logic_1;
        else 
            grp_fu_9015_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9015_p0 <= sext_ln1319_reg_10672(18 - 1 downto 0);
    grp_fu_9015_p1 <= sext_ln1317_1_fu_4467_p1(16 - 1 downto 0);

    grp_fu_9022_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9022_ce <= ap_const_logic_1;
        else 
            grp_fu_9022_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9022_p0 <= sext_ln1319_3_reg_10696(18 - 1 downto 0);
    grp_fu_9022_p1 <= sext_ln1317_3_fu_4470_p1(16 - 1 downto 0);

    grp_fu_9029_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9029_ce <= ap_const_logic_1;
        else 
            grp_fu_9029_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9029_p0 <= sext_ln1319_2_reg_10690(18 - 1 downto 0);
    grp_fu_9029_p1 <= sext_ln1317_3_fu_4470_p1(16 - 1 downto 0);

    grp_fu_9036_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9036_ce <= ap_const_logic_1;
        else 
            grp_fu_9036_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9036_p0 <= sext_ln1319_5_reg_10714(18 - 1 downto 0);
    grp_fu_9036_p1 <= sext_ln1317_5_fu_4473_p1(16 - 1 downto 0);

    grp_fu_9043_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9043_ce <= ap_const_logic_1;
        else 
            grp_fu_9043_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9043_p0 <= sext_ln1319_4_reg_10708(18 - 1 downto 0);
    grp_fu_9043_p1 <= sext_ln1317_5_fu_4473_p1(16 - 1 downto 0);

    grp_fu_9050_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9050_ce <= ap_const_logic_1;
        else 
            grp_fu_9050_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9050_p0 <= sext_ln1319_7_reg_10732(18 - 1 downto 0);
    grp_fu_9050_p1 <= sext_ln1317_7_fu_4476_p1(16 - 1 downto 0);

    grp_fu_9057_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9057_ce <= ap_const_logic_1;
        else 
            grp_fu_9057_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9057_p0 <= sext_ln1319_6_reg_10726(18 - 1 downto 0);
    grp_fu_9057_p1 <= sext_ln1317_7_fu_4476_p1(16 - 1 downto 0);

    grp_fu_9064_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9064_ce <= ap_const_logic_1;
        else 
            grp_fu_9064_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9064_p0 <= sext_ln1319_9_reg_10750(18 - 1 downto 0);
    grp_fu_9064_p1 <= sext_ln1317_9_fu_4479_p1(16 - 1 downto 0);

    grp_fu_9071_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9071_ce <= ap_const_logic_1;
        else 
            grp_fu_9071_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9071_p0 <= sext_ln1319_8_reg_10744(18 - 1 downto 0);
    grp_fu_9071_p1 <= sext_ln1317_9_fu_4479_p1(16 - 1 downto 0);

    grp_fu_9078_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9078_ce <= ap_const_logic_1;
        else 
            grp_fu_9078_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9078_p0 <= sext_ln1319_11_reg_10768(18 - 1 downto 0);
    grp_fu_9078_p1 <= sext_ln1317_11_fu_4482_p1(16 - 1 downto 0);

    grp_fu_9085_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9085_ce <= ap_const_logic_1;
        else 
            grp_fu_9085_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9085_p0 <= sext_ln1319_10_reg_10762(18 - 1 downto 0);
    grp_fu_9085_p1 <= sext_ln1317_11_fu_4482_p1(16 - 1 downto 0);

    grp_fu_9092_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9092_ce <= ap_const_logic_1;
        else 
            grp_fu_9092_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9092_p0 <= sext_ln1319_13_reg_10786(18 - 1 downto 0);
    grp_fu_9092_p1 <= sext_ln1317_13_fu_4485_p1(16 - 1 downto 0);

    grp_fu_9099_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9099_ce <= ap_const_logic_1;
        else 
            grp_fu_9099_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9099_p0 <= sext_ln1319_12_reg_10780(18 - 1 downto 0);
    grp_fu_9099_p1 <= sext_ln1317_13_fu_4485_p1(16 - 1 downto 0);

    grp_fu_9106_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9106_ce <= ap_const_logic_1;
        else 
            grp_fu_9106_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9106_p0 <= sext_ln1319_15_reg_10804(18 - 1 downto 0);
    grp_fu_9106_p1 <= sext_ln1317_15_fu_4488_p1(16 - 1 downto 0);

    grp_fu_9113_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_9113_ce <= ap_const_logic_1;
        else 
            grp_fu_9113_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_9113_p0 <= sext_ln1319_14_reg_10798(18 - 1 downto 0);
    grp_fu_9113_p1 <= sext_ln1317_15_fu_4488_p1(16 - 1 downto 0);
    grp_phase_sincos_LUT_fu_333_acc <= ddc_control_out_TDATA_int_regslice(276 downto 256);

    grp_phase_sincos_LUT_fu_333_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp33)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp33) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_333_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_333_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_333_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_333_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_333_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_342_acc <= ddc_control_out_TDATA_int_regslice(297 downto 277);

    grp_phase_sincos_LUT_fu_342_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp39)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp39) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_342_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_342_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_342_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_342_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_342_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_351_acc <= ddc_control_out_TDATA_int_regslice(318 downto 298);

    grp_phase_sincos_LUT_fu_351_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp45)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp45) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_351_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_351_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_351_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_351_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_351_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_360_acc <= ddc_control_out_TDATA_int_regslice(339 downto 319);

    grp_phase_sincos_LUT_fu_360_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp51)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_360_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_360_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_360_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_360_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_360_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_369_acc <= ddc_control_out_TDATA_int_regslice(360 downto 340);

    grp_phase_sincos_LUT_fu_369_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp57)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp57) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_369_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_369_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_369_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_369_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_369_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_378_acc <= ddc_control_out_TDATA_int_regslice(381 downto 361);

    grp_phase_sincos_LUT_fu_378_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp63)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_378_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_378_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_378_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_378_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_378_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_387_acc <= ddc_control_out_TDATA_int_regslice(402 downto 382);

    grp_phase_sincos_LUT_fu_387_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp69)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp69) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_387_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_387_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_387_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_387_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_387_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_phase_sincos_LUT_fu_396_acc <= ddc_control_out_TDATA_int_regslice(423 downto 403);

    grp_phase_sincos_LUT_fu_396_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp75)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp75) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_396_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_396_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_sincos_LUT_fu_396_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_sincos_LUT_fu_396_ap_start <= ap_const_logic_1;
        else 
            grp_phase_sincos_LUT_fu_396_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln420_10_fu_5642_p2 <= "0" when (or_ln420_19_fu_5634_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_11_fu_5681_p2 <= "0" when (or_ln420_22_fu_5673_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_12_fu_5720_p2 <= "0" when (or_ln420_23_fu_5712_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_13_fu_5759_p2 <= "0" when (or_ln420_26_fu_5751_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_14_fu_5798_p2 <= "0" when (or_ln420_27_fu_5790_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_15_fu_5837_p2 <= "0" when (or_ln420_30_fu_5829_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_1_fu_5291_p2 <= "0" when (or_ln420_3_fu_5283_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_2_fu_5330_p2 <= "0" when (or_ln420_6_fu_5322_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_3_fu_5369_p2 <= "0" when (or_ln420_7_fu_5361_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_4_fu_5408_p2 <= "0" when (or_ln420_s_fu_5400_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_5_fu_5447_p2 <= "0" when (or_ln420_10_fu_5439_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_6_fu_5486_p2 <= "0" when (or_ln420_11_fu_5478_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_7_fu_5525_p2 <= "0" when (or_ln420_14_fu_5517_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_8_fu_5564_p2 <= "0" when (or_ln420_15_fu_5556_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_9_fu_5603_p2 <= "0" when (or_ln420_18_fu_5595_p3 = ap_const_lv16_0) else "1";
    icmp_ln420_fu_5252_p2 <= "0" when (or_ln420_2_fu_5244_p3 = ap_const_lv16_0) else "1";
    icmp_ln946_10_fu_2722_p2 <= "1" when (trunc_ln946_10_reg_10235 = ap_const_lv17_0) else "0";
    icmp_ln946_11_fu_6801_p2 <= "1" when (trunc_ln946_11_reg_11621 = ap_const_lv15_0) else "0";
    icmp_ln946_12_fu_6856_p2 <= "1" when (trunc_ln946_12_reg_11637 = ap_const_lv15_0) else "0";
    icmp_ln946_13_fu_2732_p2 <= "1" when (trunc_ln946_13_reg_10252 = ap_const_lv17_0) else "0";
    icmp_ln946_14_fu_2742_p2 <= "1" when (trunc_ln946_14_reg_10269 = ap_const_lv17_0) else "0";
    icmp_ln946_15_fu_6911_p2 <= "1" when (trunc_ln946_15_reg_11653 = ap_const_lv15_0) else "0";
    icmp_ln946_16_fu_6966_p2 <= "1" when (trunc_ln946_16_reg_11669 = ap_const_lv15_0) else "0";
    icmp_ln946_17_fu_2752_p2 <= "1" when (trunc_ln946_17_reg_10286 = ap_const_lv17_0) else "0";
    icmp_ln946_18_fu_2762_p2 <= "1" when (trunc_ln946_18_reg_10303 = ap_const_lv17_0) else "0";
    icmp_ln946_19_fu_7021_p2 <= "1" when (trunc_ln946_19_reg_11685 = ap_const_lv15_0) else "0";
    icmp_ln946_20_fu_7076_p2 <= "1" when (trunc_ln946_20_reg_11701 = ap_const_lv15_0) else "0";
    icmp_ln946_21_fu_2772_p2 <= "1" when (trunc_ln946_21_reg_10320 = ap_const_lv17_0) else "0";
    icmp_ln946_22_fu_2782_p2 <= "1" when (trunc_ln946_22_reg_10337 = ap_const_lv17_0) else "0";
    icmp_ln946_23_fu_7131_p2 <= "1" when (trunc_ln946_23_reg_11717 = ap_const_lv15_0) else "0";
    icmp_ln946_24_fu_7186_p2 <= "1" when (trunc_ln946_24_reg_11733 = ap_const_lv15_0) else "0";
    icmp_ln946_25_fu_2792_p2 <= "1" when (trunc_ln946_25_reg_10354 = ap_const_lv17_0) else "0";
    icmp_ln946_26_fu_2802_p2 <= "1" when (trunc_ln946_26_reg_10371 = ap_const_lv17_0) else "0";
    icmp_ln946_27_fu_7241_p2 <= "1" when (trunc_ln946_27_reg_11749 = ap_const_lv15_0) else "0";
    icmp_ln946_28_fu_7296_p2 <= "1" when (trunc_ln946_28_reg_11765 = ap_const_lv15_0) else "0";
    icmp_ln946_29_fu_2812_p2 <= "1" when (trunc_ln946_29_reg_10388 = ap_const_lv17_0) else "0";
    icmp_ln946_2_fu_2682_p2 <= "1" when (trunc_ln946_2_reg_10167 = ap_const_lv17_0) else "0";
    icmp_ln946_30_fu_2822_p2 <= "1" when (trunc_ln946_30_reg_10405 = ap_const_lv17_0) else "0";
    icmp_ln946_31_fu_7351_p2 <= "1" when (trunc_ln946_31_reg_11781 = ap_const_lv15_0) else "0";
    icmp_ln946_32_fu_7406_p2 <= "1" when (trunc_ln946_32_reg_11797 = ap_const_lv15_0) else "0";
    icmp_ln946_3_fu_6581_p2 <= "1" when (trunc_ln946_3_reg_11557 = ap_const_lv15_0) else "0";
    icmp_ln946_4_fu_6636_p2 <= "1" when (trunc_ln946_4_reg_11573 = ap_const_lv15_0) else "0";
    icmp_ln946_5_fu_2692_p2 <= "1" when (trunc_ln946_5_reg_10184 = ap_const_lv17_0) else "0";
    icmp_ln946_6_fu_2702_p2 <= "1" when (trunc_ln946_6_reg_10201 = ap_const_lv17_0) else "0";
    icmp_ln946_7_fu_6691_p2 <= "1" when (trunc_ln946_7_reg_11589 = ap_const_lv15_0) else "0";
    icmp_ln946_8_fu_6746_p2 <= "1" when (trunc_ln946_8_reg_11605 = ap_const_lv15_0) else "0";
    icmp_ln946_9_fu_2712_p2 <= "1" when (trunc_ln946_9_reg_10218 = ap_const_lv17_0) else "0";
    icmp_ln946_fu_2672_p2 <= "1" when (trunc_ln946_reg_10150 = ap_const_lv17_0) else "0";
    iq_M_real_fu_428_p1 <= ddc_control_out_TDATA_int_regslice(16 - 1 downto 0);
    lhs_V_10_fu_1391_p3 <= (dds_sin_word_V_1_reg_9313_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_16_fu_1105_p3 <= (dds_cos_word_V_2_reg_9324_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_18_fu_1446_p3 <= (dds_sin_word_V_2_reg_9330_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_1_fu_1083_p3 <= (dds_cos_word_V_reg_9290_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_24_fu_1116_p3 <= (dds_cos_word_V_3_reg_9341_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_26_fu_1501_p3 <= (dds_sin_word_V_3_reg_9347_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_2_fu_1336_p3 <= (dds_sin_word_V_reg_9296_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_32_fu_1127_p3 <= (dds_cos_word_V_4_reg_9358_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_34_fu_1556_p3 <= (dds_sin_word_V_4_reg_9364_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_40_fu_1138_p3 <= (dds_cos_word_V_5_reg_9375_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_42_fu_1611_p3 <= (dds_sin_word_V_5_reg_9381_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_48_fu_1149_p3 <= (dds_cos_word_V_6_reg_9392_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_50_fu_1666_p3 <= (dds_sin_word_V_6_reg_9398_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_56_fu_1160_p3 <= (dds_cos_word_V_7_reg_9409_pp0_iter7_reg & ap_const_lv25_0);
    lhs_V_58_fu_1721_p3 <= (dds_sin_word_V_7_reg_9415_pp0_iter9_reg & ap_const_lv25_0);
    lhs_V_8_fu_1094_p3 <= (dds_cos_word_V_1_reg_9307_pp0_iter7_reg & ap_const_lv25_0);
    or_ln392_10_fu_7809_p2 <= (underflow_10_fu_7797_p2 or overflow_10_reg_11931);
    or_ln392_11_fu_7891_p2 <= (underflow_11_fu_7879_p2 or overflow_11_reg_11959);
    or_ln392_12_fu_3500_p2 <= (underflow_12_fu_3487_p2 or overflow_12_fu_3459_p2);
    or_ln392_13_fu_3598_p2 <= (underflow_13_fu_3585_p2 or overflow_13_fu_3557_p2);
    or_ln392_14_fu_7973_p2 <= (underflow_14_fu_7961_p2 or overflow_14_reg_11987);
    or_ln392_15_fu_8055_p2 <= (underflow_15_fu_8043_p2 or overflow_15_reg_12015);
    or_ln392_16_fu_3696_p2 <= (underflow_16_fu_3683_p2 or overflow_16_fu_3655_p2);
    or_ln392_17_fu_3794_p2 <= (underflow_17_fu_3781_p2 or overflow_17_fu_3753_p2);
    or_ln392_18_fu_8137_p2 <= (underflow_18_fu_8125_p2 or overflow_18_reg_12043);
    or_ln392_19_fu_8219_p2 <= (underflow_19_fu_8207_p2 or overflow_19_reg_12071);
    or_ln392_1_fu_3010_p2 <= (underflow_1_fu_2997_p2 or overflow_1_fu_2969_p2);
    or_ln392_20_fu_3892_p2 <= (underflow_20_fu_3879_p2 or overflow_20_fu_3851_p2);
    or_ln392_21_fu_3990_p2 <= (underflow_21_fu_3977_p2 or overflow_21_fu_3949_p2);
    or_ln392_22_fu_8301_p2 <= (underflow_22_fu_8289_p2 or overflow_22_reg_12099);
    or_ln392_23_fu_8383_p2 <= (underflow_23_fu_8371_p2 or overflow_23_reg_12127);
    or_ln392_24_fu_4088_p2 <= (underflow_24_fu_4075_p2 or overflow_24_fu_4047_p2);
    or_ln392_25_fu_4186_p2 <= (underflow_25_fu_4173_p2 or overflow_25_fu_4145_p2);
    or_ln392_26_fu_8465_p2 <= (underflow_26_fu_8453_p2 or overflow_26_reg_12155);
    or_ln392_27_fu_8547_p2 <= (underflow_27_fu_8535_p2 or overflow_27_reg_12183);
    or_ln392_28_fu_4284_p2 <= (underflow_28_fu_4271_p2 or overflow_28_fu_4243_p2);
    or_ln392_29_fu_4382_p2 <= (underflow_29_fu_4369_p2 or overflow_29_fu_4341_p2);
    or_ln392_2_fu_7481_p2 <= (underflow_2_fu_7469_p2 or overflow_2_reg_11819);
    or_ln392_30_fu_8629_p2 <= (underflow_30_fu_8617_p2 or overflow_30_reg_12211);
    or_ln392_31_fu_8711_p2 <= (underflow_31_fu_8699_p2 or overflow_31_reg_12239);
    or_ln392_3_fu_7563_p2 <= (underflow_3_fu_7551_p2 or overflow_3_reg_11847);
    or_ln392_4_fu_3108_p2 <= (underflow_4_fu_3095_p2 or overflow_4_fu_3067_p2);
    or_ln392_5_fu_3206_p2 <= (underflow_5_fu_3193_p2 or overflow_5_fu_3165_p2);
    or_ln392_6_fu_7645_p2 <= (underflow_6_fu_7633_p2 or overflow_6_reg_11875);
    or_ln392_7_fu_7727_p2 <= (underflow_7_fu_7715_p2 or overflow_7_reg_11903);
    or_ln392_8_fu_3304_p2 <= (underflow_8_fu_3291_p2 or overflow_8_fu_3263_p2);
    or_ln392_9_fu_3402_p2 <= (underflow_9_fu_3389_p2 or overflow_9_fu_3361_p2);
    or_ln392_fu_2912_p2 <= (underflow_fu_2899_p2 or overflow_fu_2871_p2);
    or_ln420_10_fu_5439_p3 <= (tmp_21_fu_5430_p4 & or_ln420_36_fu_5424_p2);
    or_ln420_11_fu_5478_p3 <= (tmp_26_fu_5469_p4 & or_ln420_37_fu_5463_p2);
    or_ln420_12_fu_2130_p2 <= (r_6_reg_9988 or p_Result_60_fu_2116_p3);
    or_ln420_13_fu_2186_p2 <= (r_7_reg_10007 or p_Result_65_fu_2172_p3);
    or_ln420_14_fu_5517_p3 <= (tmp_29_fu_5508_p4 & or_ln420_38_fu_5502_p2);
    or_ln420_15_fu_5556_p3 <= (tmp_33_fu_5547_p4 & or_ln420_39_fu_5541_p2);
    or_ln420_16_fu_2242_p2 <= (r_8_reg_10018 or p_Result_80_fu_2228_p3);
    or_ln420_17_fu_2298_p2 <= (r_9_reg_10037 or p_Result_85_fu_2284_p3);
    or_ln420_18_fu_5595_p3 <= (tmp_36_fu_5586_p4 & or_ln420_40_fu_5580_p2);
    or_ln420_19_fu_5634_p3 <= (tmp_41_fu_5625_p4 & or_ln420_41_fu_5619_p2);
    or_ln420_1_fu_1850_p2 <= (r_1_reg_9917 or p_Result_5_fu_1836_p3);
    or_ln420_20_fu_2354_p2 <= (r_10_reg_10048 or p_Result_100_fu_2340_p3);
    or_ln420_21_fu_2410_p2 <= (r_11_reg_10067 or p_Result_105_fu_2396_p3);
    or_ln420_22_fu_5673_p3 <= (tmp_45_fu_5664_p4 & or_ln420_42_fu_5658_p2);
    or_ln420_23_fu_5712_p3 <= (tmp_50_fu_5703_p4 & or_ln420_43_fu_5697_p2);
    or_ln420_24_fu_2466_p2 <= (r_12_reg_10078 or p_Result_120_fu_2452_p3);
    or_ln420_25_fu_2522_p2 <= (r_13_reg_10097 or p_Result_125_fu_2508_p3);
    or_ln420_26_fu_5751_p3 <= (tmp_54_fu_5742_p4 & or_ln420_44_fu_5736_p2);
    or_ln420_27_fu_5790_p3 <= (tmp_58_fu_5781_p4 & or_ln420_45_fu_5775_p2);
    or_ln420_28_fu_2578_p2 <= (r_14_reg_10108 or p_Result_140_fu_2564_p3);
    or_ln420_29_fu_2634_p2 <= (r_15_reg_10127 or p_Result_145_fu_2620_p3);
    or_ln420_2_fu_5244_p3 <= (tmp_2_fu_5235_p4 & or_ln420_31_fu_5229_p2);
    or_ln420_30_fu_5829_p3 <= (tmp_61_fu_5820_p4 & or_ln420_46_fu_5814_p2);
    or_ln420_31_fu_5229_p2 <= (trunc_ln420_fu_5226_p1 or tmp_fu_5219_p3);
    or_ln420_32_fu_5268_p2 <= (trunc_ln420_1_fu_5265_p1 or tmp_14_fu_5258_p3);
    or_ln420_33_fu_5307_p2 <= (trunc_ln420_2_fu_5304_p1 or tmp_37_fu_5297_p3);
    or_ln420_34_fu_5346_p2 <= (trunc_ln420_3_fu_5343_p1 or tmp_47_fu_5336_p3);
    or_ln420_35_fu_5385_p2 <= (trunc_ln420_4_fu_5382_p1 or tmp_70_fu_5375_p3);
    or_ln420_36_fu_5424_p2 <= (trunc_ln420_5_fu_5421_p1 or tmp_78_fu_5414_p3);
    or_ln420_37_fu_5463_p2 <= (trunc_ln420_6_fu_5460_p1 or tmp_105_fu_5453_p3);
    or_ln420_38_fu_5502_p2 <= (trunc_ln420_7_fu_5499_p1 or tmp_116_fu_5492_p3);
    or_ln420_39_fu_5541_p2 <= (trunc_ln420_8_fu_5538_p1 or tmp_144_fu_5531_p3);
    or_ln420_3_fu_5283_p3 <= (tmp_9_fu_5274_p4 & or_ln420_32_fu_5268_p2);
    or_ln420_40_fu_5580_p2 <= (trunc_ln420_9_fu_5577_p1 or tmp_151_fu_5570_p3);
    or_ln420_41_fu_5619_p2 <= (trunc_ln420_10_fu_5616_p1 or tmp_168_fu_5609_p3);
    or_ln420_42_fu_5658_p2 <= (trunc_ln420_11_fu_5655_p1 or tmp_175_fu_5648_p3);
    or_ln420_43_fu_5697_p2 <= (trunc_ln420_12_fu_5694_p1 or tmp_192_fu_5687_p3);
    or_ln420_44_fu_5736_p2 <= (trunc_ln420_13_fu_5733_p1 or tmp_199_fu_5726_p3);
    or_ln420_45_fu_5775_p2 <= (trunc_ln420_14_fu_5772_p1 or tmp_216_fu_5765_p3);
    or_ln420_46_fu_5814_p2 <= (trunc_ln420_15_fu_5811_p1 or tmp_223_fu_5804_p3);
    or_ln420_4_fu_1906_p2 <= (r_2_reg_9928 or p_Result_20_fu_1892_p3);
    or_ln420_5_fu_1962_p2 <= (r_3_reg_9947 or p_Result_25_fu_1948_p3);
    or_ln420_6_fu_5322_p3 <= (tmp_8_fu_5313_p4 & or_ln420_33_fu_5307_p2);
    or_ln420_7_fu_5361_p3 <= (tmp_13_fu_5352_p4 & or_ln420_34_fu_5346_p2);
    or_ln420_8_fu_2018_p2 <= (r_4_reg_9958 or p_Result_40_fu_2004_p3);
    or_ln420_9_fu_2074_p2 <= (r_5_reg_9977 or p_Result_45_fu_2060_p3);
    or_ln420_fu_1794_p2 <= (r_reg_9898 or p_Result_s_fu_1780_p3);
    or_ln420_s_fu_5400_p3 <= (tmp_18_fu_5391_p4 & or_ln420_35_fu_5385_p2);
    or_ln937_10_fu_3835_p2 <= (xor_ln937_10_fu_3830_p2 or p_Result_241_reg_10313_pp0_iter12_reg);
    or_ln937_11_fu_3933_p2 <= (xor_ln937_11_fu_3928_p2 or p_Result_245_reg_10330_pp0_iter12_reg);
    or_ln937_12_fu_4031_p2 <= (xor_ln937_12_fu_4026_p2 or p_Result_257_reg_10347_pp0_iter12_reg);
    or_ln937_13_fu_4129_p2 <= (xor_ln937_13_fu_4124_p2 or p_Result_261_reg_10364_pp0_iter12_reg);
    or_ln937_14_fu_4227_p2 <= (xor_ln937_14_fu_4222_p2 or p_Result_273_reg_10381_pp0_iter12_reg);
    or_ln937_15_fu_4325_p2 <= (xor_ln937_15_fu_4320_p2 or p_Result_277_reg_10398_pp0_iter12_reg);
    or_ln937_1_fu_2953_p2 <= (xor_ln937_1_fu_2948_p2 or p_Result_165_reg_10160_pp0_iter12_reg);
    or_ln937_2_fu_3051_p2 <= (xor_ln937_2_fu_3046_p2 or p_Result_177_reg_10177_pp0_iter12_reg);
    or_ln937_3_fu_3149_p2 <= (xor_ln937_3_fu_3144_p2 or p_Result_181_reg_10194_pp0_iter12_reg);
    or_ln937_4_fu_3247_p2 <= (xor_ln937_4_fu_3242_p2 or p_Result_193_reg_10211_pp0_iter12_reg);
    or_ln937_5_fu_3345_p2 <= (xor_ln937_5_fu_3340_p2 or p_Result_197_reg_10228_pp0_iter12_reg);
    or_ln937_6_fu_3443_p2 <= (xor_ln937_6_fu_3438_p2 or p_Result_209_reg_10245_pp0_iter12_reg);
    or_ln937_7_fu_3541_p2 <= (xor_ln937_7_fu_3536_p2 or p_Result_213_reg_10262_pp0_iter12_reg);
    or_ln937_8_fu_3639_p2 <= (xor_ln937_8_fu_3634_p2 or p_Result_225_reg_10279_pp0_iter12_reg);
    or_ln937_9_fu_3737_p2 <= (xor_ln937_9_fu_3732_p2 or p_Result_229_reg_10296_pp0_iter12_reg);
    or_ln937_fu_2855_p2 <= (xor_ln937_fu_2850_p2 or p_Result_161_reg_10143_pp0_iter12_reg);
    or_ln941_10_fu_6785_p2 <= (xor_ln941_14_fu_6779_p2 or p_Result_201_reg_11615);
    or_ln941_11_fu_6840_p2 <= (xor_ln941_16_fu_6834_p2 or p_Result_205_reg_11631);
    or_ln941_12_fu_3454_p2 <= (xor_ln941_18_fu_3448_p2 or p_Result_209_reg_10245_pp0_iter12_reg);
    or_ln941_13_fu_3552_p2 <= (xor_ln941_19_fu_3546_p2 or p_Result_213_reg_10262_pp0_iter12_reg);
    or_ln941_14_fu_6895_p2 <= (xor_ln941_20_fu_6889_p2 or p_Result_217_reg_11647);
    or_ln941_15_fu_6950_p2 <= (xor_ln941_22_fu_6944_p2 or p_Result_221_reg_11663);
    or_ln941_16_fu_3650_p2 <= (xor_ln941_24_fu_3644_p2 or p_Result_225_reg_10279_pp0_iter12_reg);
    or_ln941_17_fu_3748_p2 <= (xor_ln941_25_fu_3742_p2 or p_Result_229_reg_10296_pp0_iter12_reg);
    or_ln941_18_fu_7005_p2 <= (xor_ln941_26_fu_6999_p2 or p_Result_233_reg_11679);
    or_ln941_19_fu_7060_p2 <= (xor_ln941_28_fu_7054_p2 or p_Result_237_reg_11695);
    or_ln941_1_fu_2964_p2 <= (xor_ln941_1_fu_2958_p2 or p_Result_165_reg_10160_pp0_iter12_reg);
    or_ln941_20_fu_3846_p2 <= (xor_ln941_30_fu_3840_p2 or p_Result_241_reg_10313_pp0_iter12_reg);
    or_ln941_21_fu_3944_p2 <= (xor_ln941_31_fu_3938_p2 or p_Result_245_reg_10330_pp0_iter12_reg);
    or_ln941_22_fu_7115_p2 <= (xor_ln941_32_fu_7109_p2 or p_Result_249_reg_11711);
    or_ln941_23_fu_7170_p2 <= (xor_ln941_34_fu_7164_p2 or p_Result_253_reg_11727);
    or_ln941_24_fu_4042_p2 <= (xor_ln941_36_fu_4036_p2 or p_Result_257_reg_10347_pp0_iter12_reg);
    or_ln941_25_fu_4140_p2 <= (xor_ln941_37_fu_4134_p2 or p_Result_261_reg_10364_pp0_iter12_reg);
    or_ln941_26_fu_7225_p2 <= (xor_ln941_38_fu_7219_p2 or p_Result_265_reg_11743);
    or_ln941_27_fu_7280_p2 <= (xor_ln941_40_fu_7274_p2 or p_Result_269_reg_11759);
    or_ln941_28_fu_4238_p2 <= (xor_ln941_42_fu_4232_p2 or p_Result_273_reg_10381_pp0_iter12_reg);
    or_ln941_29_fu_4336_p2 <= (xor_ln941_43_fu_4330_p2 or p_Result_277_reg_10398_pp0_iter12_reg);
    or_ln941_2_fu_6565_p2 <= (xor_ln941_2_fu_6559_p2 or p_Result_169_reg_11551);
    or_ln941_30_fu_7335_p2 <= (xor_ln941_44_fu_7329_p2 or p_Result_281_reg_11775);
    or_ln941_31_fu_7390_p2 <= (xor_ln941_46_fu_7384_p2 or p_Result_285_reg_11791);
    or_ln941_3_fu_6620_p2 <= (xor_ln941_4_fu_6614_p2 or p_Result_173_reg_11567);
    or_ln941_4_fu_3062_p2 <= (xor_ln941_6_fu_3056_p2 or p_Result_177_reg_10177_pp0_iter12_reg);
    or_ln941_5_fu_3160_p2 <= (xor_ln941_7_fu_3154_p2 or p_Result_181_reg_10194_pp0_iter12_reg);
    or_ln941_6_fu_6675_p2 <= (xor_ln941_8_fu_6669_p2 or p_Result_185_reg_11583);
    or_ln941_7_fu_6730_p2 <= (xor_ln941_10_fu_6724_p2 or p_Result_189_reg_11599);
    or_ln941_8_fu_3258_p2 <= (xor_ln941_12_fu_3252_p2 or p_Result_193_reg_10211_pp0_iter12_reg);
    or_ln941_9_fu_3356_p2 <= (xor_ln941_13_fu_3350_p2 or p_Result_197_reg_10228_pp0_iter12_reg);
    or_ln941_fu_2866_p2 <= (xor_ln941_fu_2860_p2 or p_Result_161_reg_10143_pp0_iter12_reg);
    or_ln944_10_fu_3177_p2 <= (xor_ln942_11_fu_3171_p2 or icmp_ln946_6_reg_10449);
    or_ln944_11_fu_3182_p2 <= (xor_ln942_10_reg_10443 or or_ln944_10_fu_3177_p2);
    or_ln944_12_fu_7617_p2 <= (xor_ln942_13_fu_7611_p2 or icmp_ln946_7_reg_11881);
    or_ln944_13_fu_7622_p2 <= (xor_ln942_12_reg_11858 or or_ln944_12_fu_7617_p2);
    or_ln944_14_fu_7699_p2 <= (xor_ln942_15_fu_7693_p2 or icmp_ln946_8_reg_11909);
    or_ln944_15_fu_7704_p2 <= (xor_ln942_14_reg_11886 or or_ln944_14_fu_7699_p2);
    or_ln944_16_fu_3275_p2 <= (xor_ln942_17_fu_3269_p2 or icmp_ln946_9_reg_10460);
    or_ln944_17_fu_3280_p2 <= (xor_ln942_16_reg_10454 or or_ln944_16_fu_3275_p2);
    or_ln944_18_fu_3373_p2 <= (xor_ln942_19_fu_3367_p2 or icmp_ln946_10_reg_10471);
    or_ln944_19_fu_3378_p2 <= (xor_ln942_18_reg_10465 or or_ln944_18_fu_3373_p2);
    or_ln944_1_fu_2888_p2 <= (xor_ln942_reg_10410 or or_ln944_fu_2883_p2);
    or_ln944_20_fu_7781_p2 <= (xor_ln942_21_fu_7775_p2 or icmp_ln946_11_reg_11937);
    or_ln944_21_fu_7786_p2 <= (xor_ln942_20_reg_11914 or or_ln944_20_fu_7781_p2);
    or_ln944_22_fu_7863_p2 <= (xor_ln942_23_fu_7857_p2 or icmp_ln946_12_reg_11965);
    or_ln944_23_fu_7868_p2 <= (xor_ln942_22_reg_11942 or or_ln944_22_fu_7863_p2);
    or_ln944_24_fu_3471_p2 <= (xor_ln942_25_fu_3465_p2 or icmp_ln946_13_reg_10482);
    or_ln944_25_fu_3476_p2 <= (xor_ln942_24_reg_10476 or or_ln944_24_fu_3471_p2);
    or_ln944_26_fu_3569_p2 <= (xor_ln942_27_fu_3563_p2 or icmp_ln946_14_reg_10493);
    or_ln944_27_fu_3574_p2 <= (xor_ln942_26_reg_10487 or or_ln944_26_fu_3569_p2);
    or_ln944_28_fu_7945_p2 <= (xor_ln942_29_fu_7939_p2 or icmp_ln946_15_reg_11993);
    or_ln944_29_fu_7950_p2 <= (xor_ln942_28_reg_11970 or or_ln944_28_fu_7945_p2);
    or_ln944_2_fu_2981_p2 <= (xor_ln942_3_fu_2975_p2 or icmp_ln946_2_reg_10427);
    or_ln944_30_fu_8027_p2 <= (xor_ln942_31_fu_8021_p2 or icmp_ln946_16_reg_12021);
    or_ln944_31_fu_8032_p2 <= (xor_ln942_30_reg_11998 or or_ln944_30_fu_8027_p2);
    or_ln944_32_fu_3667_p2 <= (xor_ln942_33_fu_3661_p2 or icmp_ln946_17_reg_10504);
    or_ln944_33_fu_3672_p2 <= (xor_ln942_32_reg_10498 or or_ln944_32_fu_3667_p2);
    or_ln944_34_fu_3765_p2 <= (xor_ln942_35_fu_3759_p2 or icmp_ln946_18_reg_10515);
    or_ln944_35_fu_3770_p2 <= (xor_ln942_34_reg_10509 or or_ln944_34_fu_3765_p2);
    or_ln944_36_fu_8109_p2 <= (xor_ln942_37_fu_8103_p2 or icmp_ln946_19_reg_12049);
    or_ln944_37_fu_8114_p2 <= (xor_ln942_36_reg_12026 or or_ln944_36_fu_8109_p2);
    or_ln944_38_fu_8191_p2 <= (xor_ln942_39_fu_8185_p2 or icmp_ln946_20_reg_12077);
    or_ln944_39_fu_8196_p2 <= (xor_ln942_38_reg_12054 or or_ln944_38_fu_8191_p2);
    or_ln944_3_fu_2986_p2 <= (xor_ln942_2_reg_10421 or or_ln944_2_fu_2981_p2);
    or_ln944_40_fu_3863_p2 <= (xor_ln942_41_fu_3857_p2 or icmp_ln946_21_reg_10526);
    or_ln944_41_fu_3868_p2 <= (xor_ln942_40_reg_10520 or or_ln944_40_fu_3863_p2);
    or_ln944_42_fu_3961_p2 <= (xor_ln942_43_fu_3955_p2 or icmp_ln946_22_reg_10537);
    or_ln944_43_fu_3966_p2 <= (xor_ln942_42_reg_10531 or or_ln944_42_fu_3961_p2);
    or_ln944_44_fu_8273_p2 <= (xor_ln942_45_fu_8267_p2 or icmp_ln946_23_reg_12105);
    or_ln944_45_fu_8278_p2 <= (xor_ln942_44_reg_12082 or or_ln944_44_fu_8273_p2);
    or_ln944_46_fu_8355_p2 <= (xor_ln942_47_fu_8349_p2 or icmp_ln946_24_reg_12133);
    or_ln944_47_fu_8360_p2 <= (xor_ln942_46_reg_12110 or or_ln944_46_fu_8355_p2);
    or_ln944_48_fu_4059_p2 <= (xor_ln942_49_fu_4053_p2 or icmp_ln946_25_reg_10548);
    or_ln944_49_fu_4064_p2 <= (xor_ln942_48_reg_10542 or or_ln944_48_fu_4059_p2);
    or_ln944_4_fu_7453_p2 <= (xor_ln942_5_fu_7447_p2 or icmp_ln946_3_reg_11825);
    or_ln944_50_fu_4157_p2 <= (xor_ln942_51_fu_4151_p2 or icmp_ln946_26_reg_10559);
    or_ln944_51_fu_4162_p2 <= (xor_ln942_50_reg_10553 or or_ln944_50_fu_4157_p2);
    or_ln944_52_fu_8437_p2 <= (xor_ln942_53_fu_8431_p2 or icmp_ln946_27_reg_12161);
    or_ln944_53_fu_8442_p2 <= (xor_ln942_52_reg_12138 or or_ln944_52_fu_8437_p2);
    or_ln944_54_fu_8519_p2 <= (xor_ln942_55_fu_8513_p2 or icmp_ln946_28_reg_12189);
    or_ln944_55_fu_8524_p2 <= (xor_ln942_54_reg_12166 or or_ln944_54_fu_8519_p2);
    or_ln944_56_fu_4255_p2 <= (xor_ln942_57_fu_4249_p2 or icmp_ln946_29_reg_10570);
    or_ln944_57_fu_4260_p2 <= (xor_ln942_56_reg_10564 or or_ln944_56_fu_4255_p2);
    or_ln944_58_fu_4353_p2 <= (xor_ln942_59_fu_4347_p2 or icmp_ln946_30_reg_10581);
    or_ln944_59_fu_4358_p2 <= (xor_ln942_58_reg_10575 or or_ln944_58_fu_4353_p2);
    or_ln944_5_fu_7458_p2 <= (xor_ln942_4_reg_11802 or or_ln944_4_fu_7453_p2);
    or_ln944_60_fu_8601_p2 <= (xor_ln942_61_fu_8595_p2 or icmp_ln946_31_reg_12217);
    or_ln944_61_fu_8606_p2 <= (xor_ln942_60_reg_12194 or or_ln944_60_fu_8601_p2);
    or_ln944_62_fu_8683_p2 <= (xor_ln942_63_fu_8677_p2 or icmp_ln946_32_reg_12245);
    or_ln944_63_fu_8688_p2 <= (xor_ln942_62_reg_12222 or or_ln944_62_fu_8683_p2);
    or_ln944_6_fu_7535_p2 <= (xor_ln942_7_fu_7529_p2 or icmp_ln946_4_reg_11853);
    or_ln944_7_fu_7540_p2 <= (xor_ln942_6_reg_11830 or or_ln944_6_fu_7535_p2);
    or_ln944_8_fu_3079_p2 <= (xor_ln942_9_fu_3073_p2 or icmp_ln946_5_reg_10438);
    or_ln944_9_fu_3084_p2 <= (xor_ln942_8_reg_10432 or or_ln944_8_fu_3079_p2);
    or_ln944_fu_2883_p2 <= (xor_ln942_1_fu_2877_p2 or icmp_ln946_reg_10416);
    overflow_10_fu_6795_p2 <= (xor_ln941_15_fu_6790_p2 and or_ln941_10_fu_6785_p2);
    overflow_11_fu_6850_p2 <= (xor_ln941_17_fu_6845_p2 and or_ln941_11_fu_6840_p2);
    overflow_12_fu_3459_p2 <= (or_ln941_12_fu_3454_p2 and Range1_all_zeros_12_fu_3419_p2);
    overflow_13_fu_3557_p2 <= (or_ln941_13_fu_3552_p2 and Range1_all_zeros_13_fu_3517_p2);
    overflow_14_fu_6905_p2 <= (xor_ln941_21_fu_6900_p2 and or_ln941_14_fu_6895_p2);
    overflow_15_fu_6960_p2 <= (xor_ln941_23_fu_6955_p2 and or_ln941_15_fu_6950_p2);
    overflow_16_fu_3655_p2 <= (or_ln941_16_fu_3650_p2 and Range1_all_zeros_16_fu_3615_p2);
    overflow_17_fu_3753_p2 <= (or_ln941_17_fu_3748_p2 and Range1_all_zeros_17_fu_3713_p2);
    overflow_18_fu_7015_p2 <= (xor_ln941_27_fu_7010_p2 and or_ln941_18_fu_7005_p2);
    overflow_19_fu_7070_p2 <= (xor_ln941_29_fu_7065_p2 and or_ln941_19_fu_7060_p2);
    overflow_1_fu_2969_p2 <= (or_ln941_1_fu_2964_p2 and Range1_all_zeros_1_fu_2929_p2);
    overflow_20_fu_3851_p2 <= (or_ln941_20_fu_3846_p2 and Range1_all_zeros_20_fu_3811_p2);
    overflow_21_fu_3949_p2 <= (or_ln941_21_fu_3944_p2 and Range1_all_zeros_21_fu_3909_p2);
    overflow_22_fu_7125_p2 <= (xor_ln941_33_fu_7120_p2 and or_ln941_22_fu_7115_p2);
    overflow_23_fu_7180_p2 <= (xor_ln941_35_fu_7175_p2 and or_ln941_23_fu_7170_p2);
    overflow_24_fu_4047_p2 <= (or_ln941_24_fu_4042_p2 and Range1_all_zeros_24_fu_4007_p2);
    overflow_25_fu_4145_p2 <= (or_ln941_25_fu_4140_p2 and Range1_all_zeros_25_fu_4105_p2);
    overflow_26_fu_7235_p2 <= (xor_ln941_39_fu_7230_p2 and or_ln941_26_fu_7225_p2);
    overflow_27_fu_7290_p2 <= (xor_ln941_41_fu_7285_p2 and or_ln941_27_fu_7280_p2);
    overflow_28_fu_4243_p2 <= (or_ln941_28_fu_4238_p2 and Range1_all_zeros_28_fu_4203_p2);
    overflow_29_fu_4341_p2 <= (or_ln941_29_fu_4336_p2 and Range1_all_zeros_29_fu_4301_p2);
    overflow_2_fu_6575_p2 <= (xor_ln941_3_fu_6570_p2 and or_ln941_2_fu_6565_p2);
    overflow_30_fu_7345_p2 <= (xor_ln941_45_fu_7340_p2 and or_ln941_30_fu_7335_p2);
    overflow_31_fu_7400_p2 <= (xor_ln941_47_fu_7395_p2 and or_ln941_31_fu_7390_p2);
    overflow_3_fu_6630_p2 <= (xor_ln941_5_fu_6625_p2 and or_ln941_3_fu_6620_p2);
    overflow_4_fu_3067_p2 <= (or_ln941_4_fu_3062_p2 and Range1_all_zeros_4_fu_3027_p2);
    overflow_5_fu_3165_p2 <= (or_ln941_5_fu_3160_p2 and Range1_all_zeros_5_fu_3125_p2);
    overflow_6_fu_6685_p2 <= (xor_ln941_9_fu_6680_p2 and or_ln941_6_fu_6675_p2);
    overflow_7_fu_6740_p2 <= (xor_ln941_11_fu_6735_p2 and or_ln941_7_fu_6730_p2);
    overflow_8_fu_3263_p2 <= (or_ln941_8_fu_3258_p2 and Range1_all_zeros_8_fu_3223_p2);
    overflow_9_fu_3361_p2 <= (or_ln941_9_fu_3356_p2 and Range1_all_zeros_9_fu_3321_p2);
    overflow_fu_2871_p2 <= (or_ln941_fu_2866_p2 and Range1_all_zeros_fu_2831_p2);
    p_Result_100_fu_2340_p3 <= ret_V_30_reg_9784_pp0_iter10_reg(25 downto 25);
    p_Result_105_fu_2396_p3 <= add_ln1393_6_reg_10053(25 downto 25);
    p_Result_120_fu_2452_p3 <= ret_V_36_reg_9822_pp0_iter10_reg(25 downto 25);
    p_Result_125_fu_2508_p3 <= add_ln1393_7_reg_10083(25 downto 25);
    p_Result_140_fu_2564_p3 <= ret_V_42_reg_9860_pp0_iter10_reg(25 downto 25);
    p_Result_145_fu_2620_p3 <= add_ln1393_8_reg_10113(25 downto 25);
    p_Result_159_fu_1787_p3 <= ret_V_reg_9594_pp0_iter10_reg(24 downto 24);
    p_Result_163_fu_1843_p3 <= r_V_84_reg_9620_pp0_iter10_reg(24 downto 24);
    p_Result_167_fu_5852_p3 <= ret_V_3_reg_11018_pp0_iter20_reg(16 downto 16);
    p_Result_171_fu_5895_p3 <= ret_V_5_reg_11046_pp0_iter20_reg(16 downto 16);
    p_Result_175_fu_1899_p3 <= ret_V_6_reg_9632_pp0_iter10_reg(24 downto 24);
    p_Result_179_fu_1955_p3 <= r_V_90_reg_9658_pp0_iter10_reg(24 downto 24);
    p_Result_183_fu_5938_p3 <= ret_V_9_reg_11074_pp0_iter20_reg(16 downto 16);
    p_Result_187_fu_5981_p3 <= ret_V_11_reg_11102_pp0_iter20_reg(16 downto 16);
    p_Result_191_fu_2011_p3 <= ret_V_12_reg_9670_pp0_iter10_reg(24 downto 24);
    p_Result_195_fu_2067_p3 <= r_V_96_reg_9696_pp0_iter10_reg(24 downto 24);
    p_Result_199_fu_6024_p3 <= ret_V_15_reg_11130_pp0_iter20_reg(16 downto 16);
    p_Result_203_fu_6067_p3 <= ret_V_17_reg_11158_pp0_iter20_reg(16 downto 16);
    p_Result_207_fu_2123_p3 <= ret_V_18_reg_9708_pp0_iter10_reg(24 downto 24);
    p_Result_20_fu_1892_p3 <= ret_V_6_reg_9632_pp0_iter10_reg(25 downto 25);
    p_Result_211_fu_2179_p3 <= r_V_102_reg_9734_pp0_iter10_reg(24 downto 24);
    p_Result_215_fu_6110_p3 <= ret_V_21_reg_11186_pp0_iter20_reg(16 downto 16);
    p_Result_219_fu_6153_p3 <= ret_V_23_reg_11214_pp0_iter20_reg(16 downto 16);
    p_Result_223_fu_2235_p3 <= ret_V_24_reg_9746_pp0_iter10_reg(24 downto 24);
    p_Result_227_fu_2291_p3 <= r_V_108_reg_9772_pp0_iter10_reg(24 downto 24);
    p_Result_231_fu_6196_p3 <= ret_V_27_reg_11242_pp0_iter20_reg(16 downto 16);
    p_Result_235_fu_6239_p3 <= ret_V_29_reg_11270_pp0_iter20_reg(16 downto 16);
    p_Result_239_fu_2347_p3 <= ret_V_30_reg_9784_pp0_iter10_reg(24 downto 24);
    p_Result_243_fu_2403_p3 <= r_V_114_reg_9810_pp0_iter10_reg(24 downto 24);
    p_Result_247_fu_6282_p3 <= ret_V_33_reg_11298_pp0_iter20_reg(16 downto 16);
    p_Result_251_fu_6325_p3 <= ret_V_35_reg_11326_pp0_iter20_reg(16 downto 16);
    p_Result_255_fu_2459_p3 <= ret_V_36_reg_9822_pp0_iter10_reg(24 downto 24);
    p_Result_259_fu_2515_p3 <= r_V_120_reg_9848_pp0_iter10_reg(24 downto 24);
    p_Result_25_fu_1948_p3 <= add_ln1393_2_reg_9933(25 downto 25);
    p_Result_263_fu_6368_p3 <= ret_V_39_reg_11354_pp0_iter20_reg(16 downto 16);
    p_Result_267_fu_6411_p3 <= ret_V_41_reg_11382_pp0_iter20_reg(16 downto 16);
    p_Result_271_fu_2571_p3 <= ret_V_42_reg_9860_pp0_iter10_reg(24 downto 24);
    p_Result_275_fu_2627_p3 <= r_V_126_reg_9886_pp0_iter10_reg(24 downto 24);
    p_Result_279_fu_6454_p3 <= ret_V_45_reg_11410_pp0_iter20_reg(16 downto 16);
    p_Result_283_fu_6497_p3 <= ret_V_47_reg_11438_pp0_iter20_reg(16 downto 16);
    p_Result_40_fu_2004_p3 <= ret_V_12_reg_9670_pp0_iter10_reg(25 downto 25);
    p_Result_45_fu_2060_p3 <= add_ln1393_3_reg_9963(25 downto 25);
    p_Result_5_fu_1836_p3 <= add_ln1393_1_reg_9903(25 downto 25);
    p_Result_60_fu_2116_p3 <= ret_V_18_reg_9708_pp0_iter10_reg(25 downto 25);
    p_Result_65_fu_2172_p3 <= add_ln1393_4_reg_9993(25 downto 25);
    p_Result_80_fu_2228_p3 <= ret_V_24_reg_9746_pp0_iter10_reg(25 downto 25);
    p_Result_85_fu_2284_p3 <= add_ln1393_5_reg_10023(25 downto 25);
    p_Result_s_fu_1780_p3 <= ret_V_reg_9594_pp0_iter10_reg(25 downto 25);
    p_Val2_101_fu_2555_p4 <= ret_V_42_reg_9860_pp0_iter10_reg(42 downto 25);
    p_Val2_102_fu_2593_p2 <= std_logic_vector(unsigned(p_Val2_101_fu_2555_p4) + unsigned(zext_ln423_28_fu_2589_p1));
    p_Val2_104_fu_2611_p4 <= add_ln1393_8_reg_10113(42 downto 25);
    p_Val2_105_fu_2649_p2 <= std_logic_vector(unsigned(p_Val2_104_fu_2611_p4) + unsigned(zext_ln423_29_fu_2645_p1));
    p_Val2_107_fu_6445_p4 <= ret_V_45_reg_11410_pp0_iter20_reg(32 downto 17);
    p_Val2_108_fu_6470_p2 <= std_logic_vector(unsigned(p_Val2_107_fu_6445_p4) + unsigned(zext_ln423_30_fu_6466_p1));
    p_Val2_10_fu_5843_p4 <= ret_V_3_reg_11018_pp0_iter20_reg(32 downto 17);
    p_Val2_110_fu_6488_p4 <= ret_V_47_reg_11438_pp0_iter20_reg(32 downto 17);
    p_Val2_111_fu_6513_p2 <= std_logic_vector(unsigned(p_Val2_110_fu_6488_p4) + unsigned(zext_ln423_31_fu_6509_p1));
    p_Val2_114_fu_7568_p3 <= 
        select_ln392_5_fu_7556_p3 when (or_ln392_3_fu_7563_p2(0) = '1') else 
        p_Val2_13_reg_11562_pp0_iter22_reg;
    p_Val2_115_fu_7650_p3 <= 
        select_ln392_12_fu_7638_p3 when (or_ln392_6_fu_7645_p2(0) = '1') else 
        p_Val2_24_reg_11578_pp0_iter22_reg;
    p_Val2_116_fu_7732_p3 <= 
        select_ln392_14_fu_7720_p3 when (or_ln392_7_fu_7727_p2(0) = '1') else 
        p_Val2_27_reg_11594_pp0_iter22_reg;
    p_Val2_117_fu_7814_p3 <= 
        select_ln392_20_fu_7802_p3 when (or_ln392_10_fu_7809_p2(0) = '1') else 
        p_Val2_38_reg_11610_pp0_iter22_reg;
    p_Val2_118_fu_7896_p3 <= 
        select_ln392_22_fu_7884_p3 when (or_ln392_11_fu_7891_p2(0) = '1') else 
        p_Val2_41_reg_11626_pp0_iter22_reg;
    p_Val2_119_fu_7978_p3 <= 
        select_ln392_28_fu_7966_p3 when (or_ln392_14_fu_7973_p2(0) = '1') else 
        p_Val2_52_reg_11642_pp0_iter22_reg;
    p_Val2_11_fu_5868_p2 <= std_logic_vector(unsigned(p_Val2_10_fu_5843_p4) + unsigned(zext_ln423_2_fu_5864_p1));
    p_Val2_120_fu_8060_p3 <= 
        select_ln392_30_fu_8048_p3 when (or_ln392_15_fu_8055_p2(0) = '1') else 
        p_Val2_55_reg_11658_pp0_iter22_reg;
    p_Val2_121_fu_8142_p3 <= 
        select_ln392_36_fu_8130_p3 when (or_ln392_18_fu_8137_p2(0) = '1') else 
        p_Val2_66_reg_11674_pp0_iter22_reg;
    p_Val2_122_fu_8224_p3 <= 
        select_ln392_38_fu_8212_p3 when (or_ln392_19_fu_8219_p2(0) = '1') else 
        p_Val2_69_reg_11690_pp0_iter22_reg;
    p_Val2_123_fu_8306_p3 <= 
        select_ln392_44_fu_8294_p3 when (or_ln392_22_fu_8301_p2(0) = '1') else 
        p_Val2_80_reg_11706_pp0_iter22_reg;
    p_Val2_124_fu_8388_p3 <= 
        select_ln392_46_fu_8376_p3 when (or_ln392_23_fu_8383_p2(0) = '1') else 
        p_Val2_83_reg_11722_pp0_iter22_reg;
    p_Val2_125_fu_8470_p3 <= 
        select_ln392_52_fu_8458_p3 when (or_ln392_26_fu_8465_p2(0) = '1') else 
        p_Val2_94_reg_11738_pp0_iter22_reg;
    p_Val2_126_fu_8552_p3 <= 
        select_ln392_54_fu_8540_p3 when (or_ln392_27_fu_8547_p2(0) = '1') else 
        p_Val2_97_reg_11754_pp0_iter22_reg;
    p_Val2_127_fu_8634_p3 <= 
        select_ln392_60_fu_8622_p3 when (or_ln392_30_fu_8629_p2(0) = '1') else 
        p_Val2_108_reg_11770_pp0_iter22_reg;
    p_Val2_128_fu_8716_p3 <= 
        select_ln392_62_fu_8704_p3 when (or_ln392_31_fu_8711_p2(0) = '1') else 
        p_Val2_111_reg_11786_pp0_iter22_reg;
    p_Val2_12_fu_5886_p4 <= ret_V_5_reg_11046_pp0_iter20_reg(32 downto 17);
    p_Val2_13_fu_5911_p2 <= std_logic_vector(unsigned(p_Val2_12_fu_5886_p4) + unsigned(zext_ln423_3_fu_5907_p1));
    p_Val2_17_fu_1883_p4 <= ret_V_6_reg_9632_pp0_iter10_reg(42 downto 25);
    p_Val2_18_fu_1921_p2 <= std_logic_vector(unsigned(p_Val2_17_fu_1883_p4) + unsigned(zext_ln423_4_fu_1917_p1));
    p_Val2_20_fu_1939_p4 <= add_ln1393_2_reg_9933(42 downto 25);
    p_Val2_21_fu_1977_p2 <= std_logic_vector(unsigned(p_Val2_20_fu_1939_p4) + unsigned(zext_ln423_5_fu_1973_p1));
    p_Val2_23_fu_5929_p4 <= ret_V_9_reg_11074_pp0_iter20_reg(32 downto 17);
    p_Val2_24_fu_5954_p2 <= std_logic_vector(unsigned(p_Val2_23_fu_5929_p4) + unsigned(zext_ln423_6_fu_5950_p1));
    p_Val2_26_fu_5972_p4 <= ret_V_11_reg_11102_pp0_iter20_reg(32 downto 17);
    p_Val2_27_fu_5997_p2 <= std_logic_vector(unsigned(p_Val2_26_fu_5972_p4) + unsigned(zext_ln423_7_fu_5993_p1));
    p_Val2_31_fu_1995_p4 <= ret_V_12_reg_9670_pp0_iter10_reg(42 downto 25);
    p_Val2_32_fu_2033_p2 <= std_logic_vector(unsigned(p_Val2_31_fu_1995_p4) + unsigned(zext_ln423_8_fu_2029_p1));
    p_Val2_34_fu_2051_p4 <= add_ln1393_3_reg_9963(42 downto 25);
    p_Val2_35_fu_2089_p2 <= std_logic_vector(unsigned(p_Val2_34_fu_2051_p4) + unsigned(zext_ln423_9_fu_2085_p1));
    p_Val2_37_fu_6015_p4 <= ret_V_15_reg_11130_pp0_iter20_reg(32 downto 17);
    p_Val2_38_fu_6040_p2 <= std_logic_vector(unsigned(p_Val2_37_fu_6015_p4) + unsigned(zext_ln423_10_fu_6036_p1));
    p_Val2_40_fu_6058_p4 <= ret_V_17_reg_11158_pp0_iter20_reg(32 downto 17);
    p_Val2_41_fu_6083_p2 <= std_logic_vector(unsigned(p_Val2_40_fu_6058_p4) + unsigned(zext_ln423_11_fu_6079_p1));
    p_Val2_45_fu_2107_p4 <= ret_V_18_reg_9708_pp0_iter10_reg(42 downto 25);
    p_Val2_46_fu_2145_p2 <= std_logic_vector(unsigned(p_Val2_45_fu_2107_p4) + unsigned(zext_ln423_12_fu_2141_p1));
    p_Val2_48_fu_2163_p4 <= add_ln1393_4_reg_9993(42 downto 25);
    p_Val2_49_fu_2201_p2 <= std_logic_vector(unsigned(p_Val2_48_fu_2163_p4) + unsigned(zext_ln423_13_fu_2197_p1));
    p_Val2_4_fu_1771_p4 <= ret_V_reg_9594_pp0_iter10_reg(42 downto 25);
    p_Val2_51_fu_6101_p4 <= ret_V_21_reg_11186_pp0_iter20_reg(32 downto 17);
    p_Val2_52_fu_6126_p2 <= std_logic_vector(unsigned(p_Val2_51_fu_6101_p4) + unsigned(zext_ln423_14_fu_6122_p1));
    p_Val2_54_fu_6144_p4 <= ret_V_23_reg_11214_pp0_iter20_reg(32 downto 17);
    p_Val2_55_fu_6169_p2 <= std_logic_vector(unsigned(p_Val2_54_fu_6144_p4) + unsigned(zext_ln423_15_fu_6165_p1));
    p_Val2_59_fu_2219_p4 <= ret_V_24_reg_9746_pp0_iter10_reg(42 downto 25);
    p_Val2_5_fu_1809_p2 <= std_logic_vector(unsigned(p_Val2_4_fu_1771_p4) + unsigned(zext_ln423_fu_1805_p1));
    p_Val2_60_fu_2257_p2 <= std_logic_vector(unsigned(p_Val2_59_fu_2219_p4) + unsigned(zext_ln423_16_fu_2253_p1));
    p_Val2_62_fu_2275_p4 <= add_ln1393_5_reg_10023(42 downto 25);
    p_Val2_63_fu_2313_p2 <= std_logic_vector(unsigned(p_Val2_62_fu_2275_p4) + unsigned(zext_ln423_17_fu_2309_p1));
    p_Val2_65_fu_6187_p4 <= ret_V_27_reg_11242_pp0_iter20_reg(32 downto 17);
    p_Val2_66_fu_6212_p2 <= std_logic_vector(unsigned(p_Val2_65_fu_6187_p4) + unsigned(zext_ln423_18_fu_6208_p1));
    p_Val2_68_fu_6230_p4 <= ret_V_29_reg_11270_pp0_iter20_reg(32 downto 17);
    p_Val2_69_fu_6255_p2 <= std_logic_vector(unsigned(p_Val2_68_fu_6230_p4) + unsigned(zext_ln423_19_fu_6251_p1));
    p_Val2_73_fu_2331_p4 <= ret_V_30_reg_9784_pp0_iter10_reg(42 downto 25);
    p_Val2_74_fu_2369_p2 <= std_logic_vector(unsigned(p_Val2_73_fu_2331_p4) + unsigned(zext_ln423_20_fu_2365_p1));
    p_Val2_76_fu_2387_p4 <= add_ln1393_6_reg_10053(42 downto 25);
    p_Val2_77_fu_2425_p2 <= std_logic_vector(unsigned(p_Val2_76_fu_2387_p4) + unsigned(zext_ln423_21_fu_2421_p1));
    p_Val2_79_fu_6273_p4 <= ret_V_33_reg_11298_pp0_iter20_reg(32 downto 17);
    p_Val2_7_fu_1827_p4 <= add_ln1393_1_reg_9903(42 downto 25);
    p_Val2_80_fu_6298_p2 <= std_logic_vector(unsigned(p_Val2_79_fu_6273_p4) + unsigned(zext_ln423_22_fu_6294_p1));
    p_Val2_82_fu_6316_p4 <= ret_V_35_reg_11326_pp0_iter20_reg(32 downto 17);
    p_Val2_83_fu_6341_p2 <= std_logic_vector(unsigned(p_Val2_82_fu_6316_p4) + unsigned(zext_ln423_23_fu_6337_p1));
    p_Val2_87_fu_2443_p4 <= ret_V_36_reg_9822_pp0_iter10_reg(42 downto 25);
    p_Val2_88_fu_2481_p2 <= std_logic_vector(unsigned(p_Val2_87_fu_2443_p4) + unsigned(zext_ln423_24_fu_2477_p1));
    p_Val2_8_fu_1865_p2 <= std_logic_vector(unsigned(p_Val2_7_fu_1827_p4) + unsigned(zext_ln423_1_fu_1861_p1));
    p_Val2_90_fu_2499_p4 <= add_ln1393_7_reg_10083(42 downto 25);
    p_Val2_91_fu_2537_p2 <= std_logic_vector(unsigned(p_Val2_90_fu_2499_p4) + unsigned(zext_ln423_25_fu_2533_p1));
    p_Val2_93_fu_6359_p4 <= ret_V_39_reg_11354_pp0_iter20_reg(32 downto 17);
    p_Val2_94_fu_6384_p2 <= std_logic_vector(unsigned(p_Val2_93_fu_6359_p4) + unsigned(zext_ln423_26_fu_6380_p1));
    p_Val2_96_fu_6402_p4 <= ret_V_41_reg_11382_pp0_iter20_reg(32 downto 17);
    p_Val2_97_fu_6427_p2 <= std_logic_vector(unsigned(p_Val2_96_fu_6402_p4) + unsigned(zext_ln423_27_fu_6423_p1));
    p_Val2_s_fu_7486_p3 <= 
        select_ln392_3_fu_7474_p3 when (or_ln392_2_fu_7481_p2(0) = '1') else 
        p_Val2_11_reg_11546_pp0_iter22_reg;
    r_10_fu_1606_p2 <= "0" when (trunc_ln874_10_reg_9799 = ap_const_lv24_0) else "1";
    r_11_fu_1648_p2 <= "0" when (trunc_ln874_11_reg_9817 = ap_const_lv24_0) else "1";
    r_12_fu_1661_p2 <= "0" when (trunc_ln874_12_reg_9837 = ap_const_lv24_0) else "1";
    r_13_fu_1703_p2 <= "0" when (trunc_ln874_13_reg_9855 = ap_const_lv24_0) else "1";
    r_14_fu_1716_p2 <= "0" when (trunc_ln874_14_reg_9875 = ap_const_lv24_0) else "1";
    r_15_fu_1758_p2 <= "0" when (trunc_ln874_15_reg_9893 = ap_const_lv24_0) else "1";
    r_1_fu_1373_p2 <= "0" when (trunc_ln874_1_reg_9627 = ap_const_lv24_0) else "1";
    r_2_fu_1386_p2 <= "0" when (trunc_ln874_2_reg_9647 = ap_const_lv24_0) else "1";
    r_3_fu_1428_p2 <= "0" when (trunc_ln874_3_reg_9665 = ap_const_lv24_0) else "1";
    r_4_fu_1441_p2 <= "0" when (trunc_ln874_4_reg_9685 = ap_const_lv24_0) else "1";
    r_5_fu_1483_p2 <= "0" when (trunc_ln874_5_reg_9703 = ap_const_lv24_0) else "1";
    r_6_fu_1496_p2 <= "0" when (trunc_ln874_6_reg_9723 = ap_const_lv24_0) else "1";
    r_7_fu_1538_p2 <= "0" when (trunc_ln874_7_reg_9741 = ap_const_lv24_0) else "1";
    r_8_fu_1551_p2 <= "0" when (trunc_ln874_8_reg_9761 = ap_const_lv24_0) else "1";
    r_9_fu_1593_p2 <= "0" when (trunc_ln874_9_reg_9779 = ap_const_lv24_0) else "1";
    r_fu_1331_p2 <= "0" when (trunc_ln874_reg_9609 = ap_const_lv24_0) else "1";

    res_out_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, res_out_TREADY_int_regslice)
    begin
        if ((((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            res_out_TDATA_blk_n <= res_out_TREADY_int_regslice;
        else 
            res_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_out_TDATA_int_regslice <= (((((((((((((((p_Val2_128_fu_8716_p3 & p_Val2_127_fu_8634_p3) & p_Val2_126_fu_8552_p3) & p_Val2_125_fu_8470_p3) & p_Val2_124_fu_8388_p3) & p_Val2_123_fu_8306_p3) & p_Val2_122_fu_8224_p3) & p_Val2_121_fu_8142_p3) & p_Val2_120_fu_8060_p3) & p_Val2_119_fu_7978_p3) & p_Val2_118_fu_7896_p3) & p_Val2_117_fu_7814_p3) & p_Val2_116_fu_7732_p3) & p_Val2_115_fu_7650_p3) & p_Val2_114_fu_7568_p3) & p_Val2_s_fu_7486_p3);
    res_out_TVALID <= regslice_both_res_out_V_data_V_U_vld_out;

    res_out_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter23, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            res_out_TVALID_int_regslice <= ap_const_logic_1;
        else 
            res_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_11_fu_4660_p2 <= std_logic_vector(signed(ret_V_10_reg_10953) - signed(sext_ln1394_7_fu_4656_p1));
    ret_V_13_fu_1463_p2 <= std_logic_vector(signed(sext_ln1393_4_fu_1453_p1) + signed(sext_ln859_9_fu_1457_p1));
    ret_V_15_fu_4705_p2 <= std_logic_vector(signed(sext_ln1394_9_fu_4691_p1) - signed(sext_ln1394_10_fu_4701_p1));
    ret_V_17_fu_4748_p2 <= std_logic_vector(signed(ret_V_16_reg_10963) - signed(sext_ln1394_11_fu_4744_p1));
    ret_V_19_fu_1518_p2 <= std_logic_vector(signed(sext_ln1393_6_fu_1508_p1) + signed(sext_ln859_13_fu_1512_p1));
    ret_V_1_fu_1353_p2 <= std_logic_vector(signed(sext_ln1393_fu_1343_p1) + signed(sext_ln859_1_fu_1347_p1));
    ret_V_21_fu_4793_p2 <= std_logic_vector(signed(sext_ln1394_13_fu_4779_p1) - signed(sext_ln1394_14_fu_4789_p1));
    ret_V_23_fu_4836_p2 <= std_logic_vector(signed(ret_V_22_reg_10973) - signed(sext_ln1394_15_fu_4832_p1));
    ret_V_25_fu_1573_p2 <= std_logic_vector(signed(sext_ln1393_8_fu_1563_p1) + signed(sext_ln859_17_fu_1567_p1));
    ret_V_27_fu_4881_p2 <= std_logic_vector(signed(sext_ln1394_17_fu_4867_p1) - signed(sext_ln1394_18_fu_4877_p1));
    ret_V_29_fu_4924_p2 <= std_logic_vector(signed(ret_V_28_reg_10983) - signed(sext_ln1394_19_fu_4920_p1));
    ret_V_31_fu_1628_p2 <= std_logic_vector(signed(sext_ln1393_10_fu_1618_p1) + signed(sext_ln859_21_fu_1622_p1));
    ret_V_33_fu_4969_p2 <= std_logic_vector(signed(sext_ln1394_21_fu_4955_p1) - signed(sext_ln1394_22_fu_4965_p1));
    ret_V_35_fu_5012_p2 <= std_logic_vector(signed(ret_V_34_reg_10993) - signed(sext_ln1394_23_fu_5008_p1));
    ret_V_37_fu_1683_p2 <= std_logic_vector(signed(sext_ln1393_12_fu_1673_p1) + signed(sext_ln859_25_fu_1677_p1));
    ret_V_39_fu_5057_p2 <= std_logic_vector(signed(sext_ln1394_25_fu_5043_p1) - signed(sext_ln1394_26_fu_5053_p1));
    ret_V_3_fu_4529_p2 <= std_logic_vector(signed(sext_ln1394_1_fu_4515_p1) - signed(sext_ln1394_2_fu_4525_p1));
    ret_V_41_fu_5100_p2 <= std_logic_vector(signed(ret_V_40_reg_11003) - signed(sext_ln1394_27_fu_5096_p1));
    ret_V_43_fu_1738_p2 <= std_logic_vector(signed(sext_ln1393_14_fu_1728_p1) + signed(sext_ln859_29_fu_1732_p1));
    ret_V_45_fu_5145_p2 <= std_logic_vector(signed(sext_ln1394_29_fu_5131_p1) - signed(sext_ln1394_30_fu_5141_p1));
    ret_V_47_fu_5188_p2 <= std_logic_vector(signed(ret_V_46_reg_11013) - signed(sext_ln1394_31_fu_5184_p1));
    ret_V_5_fu_4572_p2 <= std_logic_vector(signed(ret_V_4_reg_10943) - signed(sext_ln1394_3_fu_4568_p1));
    ret_V_7_fu_1408_p2 <= std_logic_vector(signed(sext_ln1393_2_fu_1398_p1) + signed(sext_ln859_5_fu_1402_p1));
    ret_V_9_fu_4617_p2 <= std_logic_vector(signed(sext_ln1394_5_fu_4603_p1) - signed(sext_ln1394_6_fu_4613_p1));
    rhs_11_fu_4649_p3 <= (tmp_11_reg_9165_pp0_iter18_reg & ap_const_lv17_0);
    rhs_15_fu_4694_p3 <= (tmp_17_reg_9180_pp0_iter18_reg & ap_const_lv17_0);
    rhs_17_fu_4737_p3 <= (tmp_20_reg_9185_pp0_iter18_reg & ap_const_lv17_0);
    rhs_21_fu_4782_p3 <= (tmp_25_reg_9200_pp0_iter18_reg & ap_const_lv17_0);
    rhs_23_fu_4825_p3 <= (tmp_28_reg_9205_pp0_iter18_reg & ap_const_lv17_0);
    rhs_27_fu_4870_p3 <= (tmp_32_reg_9220_pp0_iter18_reg & ap_const_lv17_0);
    rhs_29_fu_4913_p3 <= (tmp_35_reg_9225_pp0_iter18_reg & ap_const_lv17_0);
    rhs_33_fu_4958_p3 <= (tmp_40_reg_9240_pp0_iter18_reg & ap_const_lv17_0);
    rhs_35_fu_5001_p3 <= (tmp_43_reg_9245_pp0_iter18_reg & ap_const_lv17_0);
    rhs_39_fu_5046_p3 <= (tmp_49_reg_9260_pp0_iter18_reg & ap_const_lv17_0);
    rhs_3_fu_4518_p3 <= (tmp_1_reg_9140_pp0_iter18_reg & ap_const_lv17_0);
    rhs_41_fu_5089_p3 <= (tmp_52_reg_9265_pp0_iter18_reg & ap_const_lv17_0);
    rhs_45_fu_5134_p3 <= (tmp_57_reg_9280_pp0_iter18_reg & ap_const_lv17_0);
    rhs_47_fu_5177_p3 <= (tmp_60_reg_9285_pp0_iter18_reg & ap_const_lv17_0);
    rhs_5_fu_4561_p3 <= (tmp_3_reg_9145_pp0_iter18_reg & ap_const_lv17_0);
    rhs_9_fu_4606_p3 <= (tmp_6_reg_9160_pp0_iter18_reg & ap_const_lv17_0);
    select_ln392_10_fu_3198_p3 <= 
        ap_const_lv18_1FFFF when (overflow_5_fu_3165_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_12_fu_7638_p3 <= 
        ap_const_lv16_7FFF when (overflow_6_reg_11875(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_14_fu_7720_p3 <= 
        ap_const_lv16_7FFF when (overflow_7_reg_11903(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_16_fu_3296_p3 <= 
        ap_const_lv18_1FFFF when (overflow_8_fu_3263_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_18_fu_3394_p3 <= 
        ap_const_lv18_1FFFF when (overflow_9_fu_3361_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_1_fu_2904_p3 <= 
        ap_const_lv18_1FFFF when (overflow_fu_2871_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_20_fu_7802_p3 <= 
        ap_const_lv16_7FFF when (overflow_10_reg_11931(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_22_fu_7884_p3 <= 
        ap_const_lv16_7FFF when (overflow_11_reg_11959(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_24_fu_3492_p3 <= 
        ap_const_lv18_1FFFF when (overflow_12_fu_3459_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_26_fu_3590_p3 <= 
        ap_const_lv18_1FFFF when (overflow_13_fu_3557_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_28_fu_7966_p3 <= 
        ap_const_lv16_7FFF when (overflow_14_reg_11987(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_30_fu_8048_p3 <= 
        ap_const_lv16_7FFF when (overflow_15_reg_12015(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_32_fu_3688_p3 <= 
        ap_const_lv18_1FFFF when (overflow_16_fu_3655_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_34_fu_3786_p3 <= 
        ap_const_lv18_1FFFF when (overflow_17_fu_3753_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_36_fu_8130_p3 <= 
        ap_const_lv16_7FFF when (overflow_18_reg_12043(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_38_fu_8212_p3 <= 
        ap_const_lv16_7FFF when (overflow_19_reg_12071(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_3_fu_7474_p3 <= 
        ap_const_lv16_7FFF when (overflow_2_reg_11819(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_40_fu_3884_p3 <= 
        ap_const_lv18_1FFFF when (overflow_20_fu_3851_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_42_fu_3982_p3 <= 
        ap_const_lv18_1FFFF when (overflow_21_fu_3949_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_44_fu_8294_p3 <= 
        ap_const_lv16_7FFF when (overflow_22_reg_12099(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_46_fu_8376_p3 <= 
        ap_const_lv16_7FFF when (overflow_23_reg_12127(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_48_fu_4080_p3 <= 
        ap_const_lv18_1FFFF when (overflow_24_fu_4047_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_50_fu_4178_p3 <= 
        ap_const_lv18_1FFFF when (overflow_25_fu_4145_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_52_fu_8458_p3 <= 
        ap_const_lv16_7FFF when (overflow_26_reg_12155(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_54_fu_8540_p3 <= 
        ap_const_lv16_7FFF when (overflow_27_reg_12183(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_56_fu_4276_p3 <= 
        ap_const_lv18_1FFFF when (overflow_28_fu_4243_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_58_fu_4374_p3 <= 
        ap_const_lv18_1FFFF when (overflow_29_fu_4341_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_5_fu_7556_p3 <= 
        ap_const_lv16_7FFF when (overflow_3_reg_11847(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_60_fu_8622_p3 <= 
        ap_const_lv16_7FFF when (overflow_30_reg_12211(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_62_fu_8704_p3 <= 
        ap_const_lv16_7FFF when (overflow_31_reg_12239(0) = '1') else 
        ap_const_lv16_8001;
    select_ln392_8_fu_3100_p3 <= 
        ap_const_lv18_1FFFF when (overflow_4_fu_3067_p2(0) = '1') else 
        ap_const_lv18_20001;
    select_ln392_fu_3002_p3 <= 
        ap_const_lv18_1FFFF when (overflow_1_fu_2969_p2(0) = '1') else 
        ap_const_lv18_20001;
        sext_ln1317_10_fu_4440_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_5_reg_9230_pp0_iter13_reg),34));

        sext_ln1317_11_fu_4482_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_5_reg_9235_pp0_iter14_reg),34));

        sext_ln1317_12_fu_4449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_6_reg_9250_pp0_iter13_reg),34));

        sext_ln1317_13_fu_4485_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_6_reg_9255_pp0_iter14_reg),34));

        sext_ln1317_14_fu_4458_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_7_reg_9270_pp0_iter13_reg),34));

        sext_ln1317_15_fu_4488_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_7_reg_9275_pp0_iter14_reg),34));

        sext_ln1317_1_fu_4467_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_reg_9135_pp0_iter14_reg),34));

        sext_ln1317_2_fu_4404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_1_reg_9150_pp0_iter13_reg),34));

        sext_ln1317_3_fu_4470_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_1_reg_9155_pp0_iter14_reg),34));

        sext_ln1317_4_fu_4413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_2_reg_9170_pp0_iter13_reg),34));

        sext_ln1317_5_fu_4473_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_2_reg_9175_pp0_iter14_reg),34));

        sext_ln1317_6_fu_4422_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_3_reg_9190_pp0_iter13_reg),34));

        sext_ln1317_7_fu_4476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_3_reg_9195_pp0_iter14_reg),34));

        sext_ln1317_8_fu_4431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_4_reg_9210_pp0_iter13_reg),34));

        sext_ln1317_9_fu_4479_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_imag_4_reg_9215_pp0_iter14_reg),34));

        sext_ln1317_fu_4395_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(iq_M_real_reg_9130_pp0_iter13_reg),34));

        sext_ln1319_10_fu_4443_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_5_reg_10636),34));

        sext_ln1319_11_fu_4446_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_5_reg_10641),34));

        sext_ln1319_12_fu_4452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_6_reg_10646),34));

        sext_ln1319_13_fu_4455_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_6_reg_10651),34));

        sext_ln1319_14_fu_4461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_7_reg_10656),34));

        sext_ln1319_15_fu_4464_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_7_reg_10661),34));

        sext_ln1319_1_fu_4401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_reg_10591),34));

        sext_ln1319_2_fu_4407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_1_reg_10596),34));

        sext_ln1319_3_fu_4410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_1_reg_10601),34));

        sext_ln1319_4_fu_4416_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_2_reg_10606),34));

        sext_ln1319_5_fu_4419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_2_reg_10611),34));

        sext_ln1319_6_fu_4425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_3_reg_10616),34));

        sext_ln1319_7_fu_4428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_3_reg_10621),34));

        sext_ln1319_8_fu_4434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_4_reg_10626),34));

        sext_ln1319_9_fu_4437_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_imag_V_4_reg_10631),34));

        sext_ln1319_fu_4398_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dds_sincos_M_real_V_reg_10586),34));

        sext_ln1393_10_fu_1618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_42_fu_1611_p3),44));

        sext_ln1393_11_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_114_reg_9810),43));

        sext_ln1393_12_fu_1673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_50_fu_1666_p3),44));

        sext_ln1393_13_fu_1680_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_120_reg_9848),43));

        sext_ln1393_14_fu_1728_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_58_fu_1721_p3),44));

        sext_ln1393_15_fu_1735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_126_reg_9886),43));

        sext_ln1393_1_fu_1350_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_84_reg_9620),43));

        sext_ln1393_2_fu_1398_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_10_fu_1391_p3),44));

        sext_ln1393_3_fu_1405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_90_reg_9658),43));

        sext_ln1393_4_fu_1453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_18_fu_1446_p3),44));

        sext_ln1393_5_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_96_reg_9696),43));

        sext_ln1393_6_fu_1508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_26_fu_1501_p3),44));

        sext_ln1393_7_fu_1515_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_102_reg_9734),43));

        sext_ln1393_8_fu_1563_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_34_fu_1556_p3),44));

        sext_ln1393_9_fu_1570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_108_reg_9772),43));

        sext_ln1393_fu_1343_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_2_fu_1336_p3),44));

        sext_ln1394_10_fu_4701_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_15_fu_4694_p3),35));

        sext_ln1394_11_fu_4744_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_17_fu_4737_p3),35));

        sext_ln1394_13_fu_4779_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_20_reg_10968),35));

        sext_ln1394_14_fu_4789_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_21_fu_4782_p3),35));

        sext_ln1394_15_fu_4832_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_23_fu_4825_p3),35));

        sext_ln1394_17_fu_4867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_reg_10978),35));

        sext_ln1394_18_fu_4877_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_27_fu_4870_p3),35));

        sext_ln1394_19_fu_4920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_29_fu_4913_p3),35));

        sext_ln1394_1_fu_4515_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_2_reg_10938),35));

        sext_ln1394_21_fu_4955_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_32_reg_10988),35));

        sext_ln1394_22_fu_4965_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_33_fu_4958_p3),35));

        sext_ln1394_23_fu_5008_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_35_fu_5001_p3),35));

        sext_ln1394_25_fu_5043_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_38_reg_10998),35));

        sext_ln1394_26_fu_5053_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_39_fu_5046_p3),35));

        sext_ln1394_27_fu_5096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_41_fu_5089_p3),35));

        sext_ln1394_29_fu_5131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_44_reg_11008),35));

        sext_ln1394_2_fu_4525_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_3_fu_4518_p3),35));

        sext_ln1394_30_fu_5141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_45_fu_5134_p3),35));

        sext_ln1394_31_fu_5184_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_47_fu_5177_p3),35));

        sext_ln1394_3_fu_4568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_5_fu_4561_p3),35));

        sext_ln1394_5_fu_4603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_8_reg_10948),35));

        sext_ln1394_6_fu_4613_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_9_fu_4606_p3),35));

        sext_ln1394_7_fu_4656_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_11_fu_4649_p3),35));

        sext_ln1394_9_fu_4691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_14_reg_10958),35));

        sext_ln859_13_fu_1512_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_102_reg_9734),44));

        sext_ln859_17_fu_1567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_108_reg_9772),44));

        sext_ln859_1_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_84_reg_9620),44));

        sext_ln859_21_fu_1622_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_114_reg_9810),44));

        sext_ln859_25_fu_1677_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_120_reg_9848),44));

        sext_ln859_29_fu_1732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_126_reg_9886),44));

        sext_ln859_5_fu_1402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_90_reg_9658),44));

        sext_ln859_9_fu_1457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_96_reg_9696),44));

    tmp_105_fu_5453_p3 <= ret_V_21_reg_11186(17 downto 17);
    tmp_113_fu_7910_p3 <= ret_V_21_reg_11186_pp0_iter22_reg(33 downto 33);
    tmp_116_fu_5492_p3 <= ret_V_23_reg_11214(17 downto 17);
    tmp_127_fu_7992_p3 <= ret_V_23_reg_11214_pp0_iter22_reg(33 downto 33);
    tmp_12_fu_7418_p3 <= ret_V_3_reg_11018_pp0_iter22_reg(33 downto 33);
    tmp_13_fu_5352_p4 <= ret_V_11_reg_11102(15 downto 1);
    tmp_144_fu_5531_p3 <= ret_V_27_reg_11242(17 downto 17);
    tmp_149_fu_8074_p3 <= ret_V_27_reg_11242_pp0_iter22_reg(33 downto 33);
    tmp_14_fu_5258_p3 <= ret_V_5_reg_11046(17 downto 17);
    tmp_151_fu_5570_p3 <= ret_V_29_reg_11270(17 downto 17);
    tmp_156_fu_8156_p3 <= ret_V_29_reg_11270_pp0_iter22_reg(33 downto 33);
    tmp_168_fu_5609_p3 <= ret_V_33_reg_11298(17 downto 17);
    tmp_173_fu_8238_p3 <= ret_V_33_reg_11298_pp0_iter22_reg(33 downto 33);
    tmp_175_fu_5648_p3 <= ret_V_35_reg_11326(17 downto 17);
    tmp_180_fu_8320_p3 <= ret_V_35_reg_11326_pp0_iter22_reg(33 downto 33);
    tmp_18_fu_5391_p4 <= ret_V_15_reg_11130(15 downto 1);
    tmp_192_fu_5687_p3 <= ret_V_39_reg_11354(17 downto 17);
    tmp_197_fu_8402_p3 <= ret_V_39_reg_11354_pp0_iter22_reg(33 downto 33);
    tmp_199_fu_5726_p3 <= ret_V_41_reg_11382(17 downto 17);
    tmp_204_fu_8484_p3 <= ret_V_41_reg_11382_pp0_iter22_reg(33 downto 33);
    tmp_216_fu_5765_p3 <= ret_V_45_reg_11410(17 downto 17);
    tmp_21_fu_5430_p4 <= ret_V_17_reg_11158(15 downto 1);
    tmp_221_fu_8566_p3 <= ret_V_45_reg_11410_pp0_iter22_reg(33 downto 33);
    tmp_223_fu_5804_p3 <= ret_V_47_reg_11438(17 downto 17);
    tmp_228_fu_8648_p3 <= ret_V_47_reg_11438_pp0_iter22_reg(33 downto 33);
    tmp_22_fu_7500_p3 <= ret_V_5_reg_11046_pp0_iter22_reg(33 downto 33);
    tmp_26_fu_5469_p4 <= ret_V_21_reg_11186(15 downto 1);
    tmp_29_fu_5508_p4 <= ret_V_23_reg_11214(15 downto 1);
    tmp_2_fu_5235_p4 <= ret_V_3_reg_11018(15 downto 1);
    tmp_33_fu_5547_p4 <= ret_V_27_reg_11242(15 downto 1);
    tmp_36_fu_5586_p4 <= ret_V_29_reg_11270(15 downto 1);
    tmp_37_fu_5297_p3 <= ret_V_9_reg_11074(17 downto 17);
    tmp_41_fu_5625_p4 <= ret_V_33_reg_11298(15 downto 1);
    tmp_44_fu_7582_p3 <= ret_V_9_reg_11074_pp0_iter22_reg(33 downto 33);
    tmp_45_fu_5664_p4 <= ret_V_35_reg_11326(15 downto 1);
    tmp_47_fu_5336_p3 <= ret_V_11_reg_11102(17 downto 17);
    tmp_50_fu_5703_p4 <= ret_V_39_reg_11354(15 downto 1);
    tmp_53_fu_7664_p3 <= ret_V_11_reg_11102_pp0_iter22_reg(33 downto 33);
    tmp_54_fu_5742_p4 <= ret_V_41_reg_11382(15 downto 1);
    tmp_58_fu_5781_p4 <= ret_V_45_reg_11410(15 downto 1);
    tmp_61_fu_5820_p4 <= ret_V_47_reg_11438(15 downto 1);
    tmp_70_fu_5375_p3 <= ret_V_15_reg_11130(17 downto 17);
    tmp_75_fu_7746_p3 <= ret_V_15_reg_11130_pp0_iter22_reg(33 downto 33);
    tmp_78_fu_5414_p3 <= ret_V_17_reg_11158(17 downto 17);
    tmp_85_fu_7828_p3 <= ret_V_17_reg_11158_pp0_iter22_reg(33 downto 33);
    tmp_8_fu_5313_p4 <= ret_V_9_reg_11074(15 downto 1);
    tmp_9_fu_5274_p4 <= ret_V_5_reg_11046(15 downto 1);
    tmp_fu_5219_p3 <= ret_V_3_reg_11018(17 downto 17);
    trunc_ln420_10_fu_5616_p1 <= ret_V_33_reg_11298(1 - 1 downto 0);
    trunc_ln420_11_fu_5655_p1 <= ret_V_35_reg_11326(1 - 1 downto 0);
    trunc_ln420_12_fu_5694_p1 <= ret_V_39_reg_11354(1 - 1 downto 0);
    trunc_ln420_13_fu_5733_p1 <= ret_V_41_reg_11382(1 - 1 downto 0);
    trunc_ln420_14_fu_5772_p1 <= ret_V_45_reg_11410(1 - 1 downto 0);
    trunc_ln420_15_fu_5811_p1 <= ret_V_47_reg_11438(1 - 1 downto 0);
    trunc_ln420_1_fu_5265_p1 <= ret_V_5_reg_11046(1 - 1 downto 0);
    trunc_ln420_2_fu_5304_p1 <= ret_V_9_reg_11074(1 - 1 downto 0);
    trunc_ln420_3_fu_5343_p1 <= ret_V_11_reg_11102(1 - 1 downto 0);
    trunc_ln420_4_fu_5382_p1 <= ret_V_15_reg_11130(1 - 1 downto 0);
    trunc_ln420_5_fu_5421_p1 <= ret_V_17_reg_11158(1 - 1 downto 0);
    trunc_ln420_6_fu_5460_p1 <= ret_V_21_reg_11186(1 - 1 downto 0);
    trunc_ln420_7_fu_5499_p1 <= ret_V_23_reg_11214(1 - 1 downto 0);
    trunc_ln420_8_fu_5538_p1 <= ret_V_27_reg_11242(1 - 1 downto 0);
    trunc_ln420_9_fu_5577_p1 <= ret_V_29_reg_11270(1 - 1 downto 0);
    trunc_ln420_fu_5226_p1 <= ret_V_3_reg_11018(1 - 1 downto 0);
    trunc_ln874_10_fu_1278_p1 <= grp_fu_8850_p3(24 - 1 downto 0);
    trunc_ln874_11_fu_1288_p1 <= grp_fu_8861_p2(24 - 1 downto 0);
    trunc_ln874_12_fu_1298_p1 <= grp_fu_8868_p3(24 - 1 downto 0);
    trunc_ln874_13_fu_1308_p1 <= grp_fu_8879_p2(24 - 1 downto 0);
    trunc_ln874_14_fu_1318_p1 <= grp_fu_8886_p3(24 - 1 downto 0);
    trunc_ln874_15_fu_1328_p1 <= grp_fu_8897_p2(24 - 1 downto 0);
    trunc_ln874_1_fu_1188_p1 <= grp_fu_8771_p2(24 - 1 downto 0);
    trunc_ln874_2_fu_1198_p1 <= grp_fu_8778_p3(24 - 1 downto 0);
    trunc_ln874_3_fu_1208_p1 <= grp_fu_8789_p2(24 - 1 downto 0);
    trunc_ln874_4_fu_1218_p1 <= grp_fu_8796_p3(24 - 1 downto 0);
    trunc_ln874_5_fu_1228_p1 <= grp_fu_8807_p2(24 - 1 downto 0);
    trunc_ln874_6_fu_1238_p1 <= grp_fu_8814_p3(24 - 1 downto 0);
    trunc_ln874_7_fu_1248_p1 <= grp_fu_8825_p2(24 - 1 downto 0);
    trunc_ln874_8_fu_1258_p1 <= grp_fu_8832_p3(24 - 1 downto 0);
    trunc_ln874_9_fu_1268_p1 <= grp_fu_8843_p2(24 - 1 downto 0);
    trunc_ln874_fu_1178_p1 <= grp_fu_8760_p3(24 - 1 downto 0);
    trunc_ln946_10_fu_2103_p1 <= p_Val2_35_fu_2089_p2(17 - 1 downto 0);
    trunc_ln946_11_fu_6054_p1 <= p_Val2_38_fu_6040_p2(15 - 1 downto 0);
    trunc_ln946_12_fu_6097_p1 <= p_Val2_41_fu_6083_p2(15 - 1 downto 0);
    trunc_ln946_13_fu_2159_p1 <= p_Val2_46_fu_2145_p2(17 - 1 downto 0);
    trunc_ln946_14_fu_2215_p1 <= p_Val2_49_fu_2201_p2(17 - 1 downto 0);
    trunc_ln946_15_fu_6140_p1 <= p_Val2_52_fu_6126_p2(15 - 1 downto 0);
    trunc_ln946_16_fu_6183_p1 <= p_Val2_55_fu_6169_p2(15 - 1 downto 0);
    trunc_ln946_17_fu_2271_p1 <= p_Val2_60_fu_2257_p2(17 - 1 downto 0);
    trunc_ln946_18_fu_2327_p1 <= p_Val2_63_fu_2313_p2(17 - 1 downto 0);
    trunc_ln946_19_fu_6226_p1 <= p_Val2_66_fu_6212_p2(15 - 1 downto 0);
    trunc_ln946_20_fu_6269_p1 <= p_Val2_69_fu_6255_p2(15 - 1 downto 0);
    trunc_ln946_21_fu_2383_p1 <= p_Val2_74_fu_2369_p2(17 - 1 downto 0);
    trunc_ln946_22_fu_2439_p1 <= p_Val2_77_fu_2425_p2(17 - 1 downto 0);
    trunc_ln946_23_fu_6312_p1 <= p_Val2_80_fu_6298_p2(15 - 1 downto 0);
    trunc_ln946_24_fu_6355_p1 <= p_Val2_83_fu_6341_p2(15 - 1 downto 0);
    trunc_ln946_25_fu_2495_p1 <= p_Val2_88_fu_2481_p2(17 - 1 downto 0);
    trunc_ln946_26_fu_2551_p1 <= p_Val2_91_fu_2537_p2(17 - 1 downto 0);
    trunc_ln946_27_fu_6398_p1 <= p_Val2_94_fu_6384_p2(15 - 1 downto 0);
    trunc_ln946_28_fu_6441_p1 <= p_Val2_97_fu_6427_p2(15 - 1 downto 0);
    trunc_ln946_29_fu_2607_p1 <= p_Val2_102_fu_2593_p2(17 - 1 downto 0);
    trunc_ln946_2_fu_1879_p1 <= p_Val2_8_fu_1865_p2(17 - 1 downto 0);
    trunc_ln946_30_fu_2663_p1 <= p_Val2_105_fu_2649_p2(17 - 1 downto 0);
    trunc_ln946_31_fu_6484_p1 <= p_Val2_108_fu_6470_p2(15 - 1 downto 0);
    trunc_ln946_32_fu_6527_p1 <= p_Val2_111_fu_6513_p2(15 - 1 downto 0);
    trunc_ln946_3_fu_5882_p1 <= p_Val2_11_fu_5868_p2(15 - 1 downto 0);
    trunc_ln946_4_fu_5925_p1 <= p_Val2_13_fu_5911_p2(15 - 1 downto 0);
    trunc_ln946_5_fu_1935_p1 <= p_Val2_18_fu_1921_p2(17 - 1 downto 0);
    trunc_ln946_6_fu_1991_p1 <= p_Val2_21_fu_1977_p2(17 - 1 downto 0);
    trunc_ln946_7_fu_5968_p1 <= p_Val2_24_fu_5954_p2(15 - 1 downto 0);
    trunc_ln946_8_fu_6011_p1 <= p_Val2_27_fu_5997_p2(15 - 1 downto 0);
    trunc_ln946_9_fu_2047_p1 <= p_Val2_32_fu_2033_p2(17 - 1 downto 0);
    trunc_ln946_fu_1823_p1 <= p_Val2_5_fu_1809_p2(17 - 1 downto 0);
    underflow_10_fu_7797_p2 <= (xor_ln944_4_fu_7791_p2 and p_Result_198_reg_11141_pp0_iter22_reg);
    underflow_11_fu_7879_p2 <= (xor_ln944_5_fu_7873_p2 and p_Result_202_reg_11169_pp0_iter22_reg);
    underflow_12_fu_3487_p2 <= (p_Result_206_reg_9715_pp0_iter12_reg and and_ln944_18_fu_3481_p2);
    underflow_13_fu_3585_p2 <= (p_Result_210_reg_9999_pp0_iter12_reg and and_ln944_20_fu_3579_p2);
    underflow_14_fu_7961_p2 <= (xor_ln944_6_fu_7955_p2 and p_Result_214_reg_11197_pp0_iter22_reg);
    underflow_15_fu_8043_p2 <= (xor_ln944_7_fu_8037_p2 and p_Result_218_reg_11225_pp0_iter22_reg);
    underflow_16_fu_3683_p2 <= (p_Result_222_reg_9753_pp0_iter12_reg and and_ln944_24_fu_3677_p2);
    underflow_17_fu_3781_p2 <= (p_Result_226_reg_10029_pp0_iter12_reg and and_ln944_26_fu_3775_p2);
    underflow_18_fu_8125_p2 <= (xor_ln944_8_fu_8119_p2 and p_Result_230_reg_11253_pp0_iter22_reg);
    underflow_19_fu_8207_p2 <= (xor_ln944_9_fu_8201_p2 and p_Result_234_reg_11281_pp0_iter22_reg);
    underflow_1_fu_2997_p2 <= (p_Result_162_reg_9909_pp0_iter12_reg and and_ln944_2_fu_2991_p2);
    underflow_20_fu_3879_p2 <= (p_Result_238_reg_9791_pp0_iter12_reg and and_ln944_30_fu_3873_p2);
    underflow_21_fu_3977_p2 <= (p_Result_242_reg_10059_pp0_iter12_reg and and_ln944_32_fu_3971_p2);
    underflow_22_fu_8289_p2 <= (xor_ln944_10_fu_8283_p2 and p_Result_246_reg_11309_pp0_iter22_reg);
    underflow_23_fu_8371_p2 <= (xor_ln944_11_fu_8365_p2 and p_Result_250_reg_11337_pp0_iter22_reg);
    underflow_24_fu_4075_p2 <= (p_Result_254_reg_9829_pp0_iter12_reg and and_ln944_36_fu_4069_p2);
    underflow_25_fu_4173_p2 <= (p_Result_258_reg_10089_pp0_iter12_reg and and_ln944_38_fu_4167_p2);
    underflow_26_fu_8453_p2 <= (xor_ln944_12_fu_8447_p2 and p_Result_262_reg_11365_pp0_iter22_reg);
    underflow_27_fu_8535_p2 <= (xor_ln944_13_fu_8529_p2 and p_Result_266_reg_11393_pp0_iter22_reg);
    underflow_28_fu_4271_p2 <= (p_Result_270_reg_9867_pp0_iter12_reg and and_ln944_42_fu_4265_p2);
    underflow_29_fu_4369_p2 <= (p_Result_274_reg_10119_pp0_iter12_reg and and_ln944_44_fu_4363_p2);
    underflow_2_fu_7469_p2 <= (xor_ln944_fu_7463_p2 and p_Result_166_reg_11029_pp0_iter22_reg);
    underflow_30_fu_8617_p2 <= (xor_ln944_14_fu_8611_p2 and p_Result_278_reg_11421_pp0_iter22_reg);
    underflow_31_fu_8699_p2 <= (xor_ln944_15_fu_8693_p2 and p_Result_282_reg_11449_pp0_iter22_reg);
    underflow_3_fu_7551_p2 <= (xor_ln944_1_fu_7545_p2 and p_Result_170_reg_11057_pp0_iter22_reg);
    underflow_4_fu_3095_p2 <= (p_Result_174_reg_9639_pp0_iter12_reg and and_ln944_6_fu_3089_p2);
    underflow_5_fu_3193_p2 <= (p_Result_178_reg_9939_pp0_iter12_reg and and_ln944_8_fu_3187_p2);
    underflow_6_fu_7633_p2 <= (xor_ln944_2_fu_7627_p2 and p_Result_182_reg_11085_pp0_iter22_reg);
    underflow_7_fu_7715_p2 <= (xor_ln944_3_fu_7709_p2 and p_Result_186_reg_11113_pp0_iter22_reg);
    underflow_8_fu_3291_p2 <= (p_Result_190_reg_9677_pp0_iter12_reg and and_ln944_12_fu_3285_p2);
    underflow_9_fu_3389_p2 <= (p_Result_194_reg_9969_pp0_iter12_reg and and_ln944_14_fu_3383_p2);
    underflow_fu_2899_p2 <= (p_Result_158_reg_9601_pp0_iter12_reg and and_ln944_fu_2893_p2);
    xor_ln936_10_fu_8245_p2 <= (tmp_173_fu_8238_p3 xor ap_const_lv1_1);
    xor_ln936_11_fu_8327_p2 <= (tmp_180_fu_8320_p3 xor ap_const_lv1_1);
    xor_ln936_12_fu_8409_p2 <= (tmp_197_fu_8402_p3 xor ap_const_lv1_1);
    xor_ln936_13_fu_8491_p2 <= (tmp_204_fu_8484_p3 xor ap_const_lv1_1);
    xor_ln936_14_fu_8573_p2 <= (tmp_221_fu_8566_p3 xor ap_const_lv1_1);
    xor_ln936_15_fu_8655_p2 <= (tmp_228_fu_8648_p3 xor ap_const_lv1_1);
    xor_ln936_1_fu_7507_p2 <= (tmp_22_fu_7500_p3 xor ap_const_lv1_1);
    xor_ln936_2_fu_7589_p2 <= (tmp_44_fu_7582_p3 xor ap_const_lv1_1);
    xor_ln936_3_fu_7671_p2 <= (tmp_53_fu_7664_p3 xor ap_const_lv1_1);
    xor_ln936_4_fu_7753_p2 <= (tmp_75_fu_7746_p3 xor ap_const_lv1_1);
    xor_ln936_5_fu_7835_p2 <= (tmp_85_fu_7828_p3 xor ap_const_lv1_1);
    xor_ln936_6_fu_7917_p2 <= (tmp_113_fu_7910_p3 xor ap_const_lv1_1);
    xor_ln936_7_fu_7999_p2 <= (tmp_127_fu_7992_p3 xor ap_const_lv1_1);
    xor_ln936_8_fu_8081_p2 <= (tmp_149_fu_8074_p3 xor ap_const_lv1_1);
    xor_ln936_9_fu_8163_p2 <= (tmp_156_fu_8156_p3 xor ap_const_lv1_1);
    xor_ln936_fu_7425_p2 <= (tmp_12_fu_7418_p3 xor ap_const_lv1_1);
    xor_ln937_10_fu_3830_p2 <= (p_Result_240_reg_9804_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_11_fu_3928_p2 <= (p_Result_244_reg_10072_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_12_fu_4026_p2 <= (p_Result_256_reg_9842_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_13_fu_4124_p2 <= (p_Result_260_reg_10102_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_14_fu_4222_p2 <= (p_Result_272_reg_9880_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_15_fu_4320_p2 <= (p_Result_276_reg_10132_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_1_fu_2948_p2 <= (p_Result_164_reg_9922_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_2_fu_3046_p2 <= (p_Result_176_reg_9652_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_3_fu_3144_p2 <= (p_Result_180_reg_9952_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_4_fu_3242_p2 <= (p_Result_192_reg_9690_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_5_fu_3340_p2 <= (p_Result_196_reg_9982_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_6_fu_3438_p2 <= (p_Result_208_reg_9728_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_7_fu_3536_p2 <= (p_Result_212_reg_10012_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_8_fu_3634_p2 <= (p_Result_224_reg_9766_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_9_fu_3732_p2 <= (p_Result_228_reg_10042_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln937_fu_2850_p2 <= (p_Result_160_reg_9614_pp0_iter12_reg xor ap_const_lv1_1);
    xor_ln941_10_fu_6724_p2 <= (deleted_zeros_7_fu_6716_p3 xor ap_const_lv1_1);
    xor_ln941_11_fu_6735_p2 <= (p_Result_186_reg_11113_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_12_fu_3252_p2 <= (deleted_zeros_8_fu_3228_p3 xor ap_const_lv1_1);
    xor_ln941_13_fu_3350_p2 <= (deleted_zeros_9_fu_3326_p3 xor ap_const_lv1_1);
    xor_ln941_14_fu_6779_p2 <= (deleted_zeros_10_fu_6771_p3 xor ap_const_lv1_1);
    xor_ln941_15_fu_6790_p2 <= (p_Result_198_reg_11141_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_16_fu_6834_p2 <= (deleted_zeros_11_fu_6826_p3 xor ap_const_lv1_1);
    xor_ln941_17_fu_6845_p2 <= (p_Result_202_reg_11169_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_18_fu_3448_p2 <= (deleted_zeros_12_fu_3424_p3 xor ap_const_lv1_1);
    xor_ln941_19_fu_3546_p2 <= (deleted_zeros_13_fu_3522_p3 xor ap_const_lv1_1);
    xor_ln941_1_fu_2958_p2 <= (deleted_zeros_1_fu_2934_p3 xor ap_const_lv1_1);
    xor_ln941_20_fu_6889_p2 <= (deleted_zeros_14_fu_6881_p3 xor ap_const_lv1_1);
    xor_ln941_21_fu_6900_p2 <= (p_Result_214_reg_11197_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_22_fu_6944_p2 <= (deleted_zeros_15_fu_6936_p3 xor ap_const_lv1_1);
    xor_ln941_23_fu_6955_p2 <= (p_Result_218_reg_11225_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_24_fu_3644_p2 <= (deleted_zeros_16_fu_3620_p3 xor ap_const_lv1_1);
    xor_ln941_25_fu_3742_p2 <= (deleted_zeros_17_fu_3718_p3 xor ap_const_lv1_1);
    xor_ln941_26_fu_6999_p2 <= (deleted_zeros_18_fu_6991_p3 xor ap_const_lv1_1);
    xor_ln941_27_fu_7010_p2 <= (p_Result_230_reg_11253_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_28_fu_7054_p2 <= (deleted_zeros_19_fu_7046_p3 xor ap_const_lv1_1);
    xor_ln941_29_fu_7065_p2 <= (p_Result_234_reg_11281_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_2_fu_6559_p2 <= (deleted_zeros_2_fu_6551_p3 xor ap_const_lv1_1);
    xor_ln941_30_fu_3840_p2 <= (deleted_zeros_20_fu_3816_p3 xor ap_const_lv1_1);
    xor_ln941_31_fu_3938_p2 <= (deleted_zeros_21_fu_3914_p3 xor ap_const_lv1_1);
    xor_ln941_32_fu_7109_p2 <= (deleted_zeros_22_fu_7101_p3 xor ap_const_lv1_1);
    xor_ln941_33_fu_7120_p2 <= (p_Result_246_reg_11309_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_34_fu_7164_p2 <= (deleted_zeros_23_fu_7156_p3 xor ap_const_lv1_1);
    xor_ln941_35_fu_7175_p2 <= (p_Result_250_reg_11337_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_36_fu_4036_p2 <= (deleted_zeros_24_fu_4012_p3 xor ap_const_lv1_1);
    xor_ln941_37_fu_4134_p2 <= (deleted_zeros_25_fu_4110_p3 xor ap_const_lv1_1);
    xor_ln941_38_fu_7219_p2 <= (deleted_zeros_26_fu_7211_p3 xor ap_const_lv1_1);
    xor_ln941_39_fu_7230_p2 <= (p_Result_262_reg_11365_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_3_fu_6570_p2 <= (p_Result_166_reg_11029_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_40_fu_7274_p2 <= (deleted_zeros_27_fu_7266_p3 xor ap_const_lv1_1);
    xor_ln941_41_fu_7285_p2 <= (p_Result_266_reg_11393_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_42_fu_4232_p2 <= (deleted_zeros_28_fu_4208_p3 xor ap_const_lv1_1);
    xor_ln941_43_fu_4330_p2 <= (deleted_zeros_29_fu_4306_p3 xor ap_const_lv1_1);
    xor_ln941_44_fu_7329_p2 <= (deleted_zeros_30_fu_7321_p3 xor ap_const_lv1_1);
    xor_ln941_45_fu_7340_p2 <= (p_Result_278_reg_11421_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_46_fu_7384_p2 <= (deleted_zeros_31_fu_7376_p3 xor ap_const_lv1_1);
    xor_ln941_47_fu_7395_p2 <= (p_Result_282_reg_11449_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_4_fu_6614_p2 <= (deleted_zeros_3_fu_6606_p3 xor ap_const_lv1_1);
    xor_ln941_5_fu_6625_p2 <= (p_Result_170_reg_11057_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_6_fu_3056_p2 <= (deleted_zeros_4_fu_3032_p3 xor ap_const_lv1_1);
    xor_ln941_7_fu_3154_p2 <= (deleted_zeros_5_fu_3130_p3 xor ap_const_lv1_1);
    xor_ln941_8_fu_6669_p2 <= (deleted_zeros_6_fu_6661_p3 xor ap_const_lv1_1);
    xor_ln941_9_fu_6680_p2 <= (p_Result_182_reg_11085_pp0_iter21_reg xor ap_const_lv1_1);
    xor_ln941_fu_2860_p2 <= (deleted_zeros_fu_2836_p3 xor ap_const_lv1_1);
    xor_ln942_10_fu_2697_p2 <= (p_Result_181_reg_10194 xor ap_const_lv1_1);
    xor_ln942_11_fu_3171_p2 <= (deleted_ones_5_fu_3137_p3 xor ap_const_lv1_1);
    xor_ln942_12_fu_6641_p2 <= (p_Result_185_reg_11583 xor ap_const_lv1_1);
    xor_ln942_13_fu_7611_p2 <= (deleted_ones_6_fu_7601_p3 xor ap_const_lv1_1);
    xor_ln942_14_fu_6696_p2 <= (p_Result_189_reg_11599 xor ap_const_lv1_1);
    xor_ln942_15_fu_7693_p2 <= (deleted_ones_7_fu_7683_p3 xor ap_const_lv1_1);
    xor_ln942_16_fu_2707_p2 <= (p_Result_193_reg_10211 xor ap_const_lv1_1);
    xor_ln942_17_fu_3269_p2 <= (deleted_ones_8_fu_3235_p3 xor ap_const_lv1_1);
    xor_ln942_18_fu_2717_p2 <= (p_Result_197_reg_10228 xor ap_const_lv1_1);
    xor_ln942_19_fu_3367_p2 <= (deleted_ones_9_fu_3333_p3 xor ap_const_lv1_1);
    xor_ln942_1_fu_2877_p2 <= (deleted_ones_fu_2843_p3 xor ap_const_lv1_1);
    xor_ln942_20_fu_6751_p2 <= (p_Result_201_reg_11615 xor ap_const_lv1_1);
    xor_ln942_21_fu_7775_p2 <= (deleted_ones_10_fu_7765_p3 xor ap_const_lv1_1);
    xor_ln942_22_fu_6806_p2 <= (p_Result_205_reg_11631 xor ap_const_lv1_1);
    xor_ln942_23_fu_7857_p2 <= (deleted_ones_11_fu_7847_p3 xor ap_const_lv1_1);
    xor_ln942_24_fu_2727_p2 <= (p_Result_209_reg_10245 xor ap_const_lv1_1);
    xor_ln942_25_fu_3465_p2 <= (deleted_ones_12_fu_3431_p3 xor ap_const_lv1_1);
    xor_ln942_26_fu_2737_p2 <= (p_Result_213_reg_10262 xor ap_const_lv1_1);
    xor_ln942_27_fu_3563_p2 <= (deleted_ones_13_fu_3529_p3 xor ap_const_lv1_1);
    xor_ln942_28_fu_6861_p2 <= (p_Result_217_reg_11647 xor ap_const_lv1_1);
    xor_ln942_29_fu_7939_p2 <= (deleted_ones_14_fu_7929_p3 xor ap_const_lv1_1);
    xor_ln942_2_fu_2677_p2 <= (p_Result_165_reg_10160 xor ap_const_lv1_1);
    xor_ln942_30_fu_6916_p2 <= (p_Result_221_reg_11663 xor ap_const_lv1_1);
    xor_ln942_31_fu_8021_p2 <= (deleted_ones_15_fu_8011_p3 xor ap_const_lv1_1);
    xor_ln942_32_fu_2747_p2 <= (p_Result_225_reg_10279 xor ap_const_lv1_1);
    xor_ln942_33_fu_3661_p2 <= (deleted_ones_16_fu_3627_p3 xor ap_const_lv1_1);
    xor_ln942_34_fu_2757_p2 <= (p_Result_229_reg_10296 xor ap_const_lv1_1);
    xor_ln942_35_fu_3759_p2 <= (deleted_ones_17_fu_3725_p3 xor ap_const_lv1_1);
    xor_ln942_36_fu_6971_p2 <= (p_Result_233_reg_11679 xor ap_const_lv1_1);
    xor_ln942_37_fu_8103_p2 <= (deleted_ones_18_fu_8093_p3 xor ap_const_lv1_1);
    xor_ln942_38_fu_7026_p2 <= (p_Result_237_reg_11695 xor ap_const_lv1_1);
    xor_ln942_39_fu_8185_p2 <= (deleted_ones_19_fu_8175_p3 xor ap_const_lv1_1);
    xor_ln942_3_fu_2975_p2 <= (deleted_ones_1_fu_2941_p3 xor ap_const_lv1_1);
    xor_ln942_40_fu_2767_p2 <= (p_Result_241_reg_10313 xor ap_const_lv1_1);
    xor_ln942_41_fu_3857_p2 <= (deleted_ones_20_fu_3823_p3 xor ap_const_lv1_1);
    xor_ln942_42_fu_2777_p2 <= (p_Result_245_reg_10330 xor ap_const_lv1_1);
    xor_ln942_43_fu_3955_p2 <= (deleted_ones_21_fu_3921_p3 xor ap_const_lv1_1);
    xor_ln942_44_fu_7081_p2 <= (p_Result_249_reg_11711 xor ap_const_lv1_1);
    xor_ln942_45_fu_8267_p2 <= (deleted_ones_22_fu_8257_p3 xor ap_const_lv1_1);
    xor_ln942_46_fu_7136_p2 <= (p_Result_253_reg_11727 xor ap_const_lv1_1);
    xor_ln942_47_fu_8349_p2 <= (deleted_ones_23_fu_8339_p3 xor ap_const_lv1_1);
    xor_ln942_48_fu_2787_p2 <= (p_Result_257_reg_10347 xor ap_const_lv1_1);
    xor_ln942_49_fu_4053_p2 <= (deleted_ones_24_fu_4019_p3 xor ap_const_lv1_1);
    xor_ln942_4_fu_6531_p2 <= (p_Result_169_reg_11551 xor ap_const_lv1_1);
    xor_ln942_50_fu_2797_p2 <= (p_Result_261_reg_10364 xor ap_const_lv1_1);
    xor_ln942_51_fu_4151_p2 <= (deleted_ones_25_fu_4117_p3 xor ap_const_lv1_1);
    xor_ln942_52_fu_7191_p2 <= (p_Result_265_reg_11743 xor ap_const_lv1_1);
    xor_ln942_53_fu_8431_p2 <= (deleted_ones_26_fu_8421_p3 xor ap_const_lv1_1);
    xor_ln942_54_fu_7246_p2 <= (p_Result_269_reg_11759 xor ap_const_lv1_1);
    xor_ln942_55_fu_8513_p2 <= (deleted_ones_27_fu_8503_p3 xor ap_const_lv1_1);
    xor_ln942_56_fu_2807_p2 <= (p_Result_273_reg_10381 xor ap_const_lv1_1);
    xor_ln942_57_fu_4249_p2 <= (deleted_ones_28_fu_4215_p3 xor ap_const_lv1_1);
    xor_ln942_58_fu_2817_p2 <= (p_Result_277_reg_10398 xor ap_const_lv1_1);
    xor_ln942_59_fu_4347_p2 <= (deleted_ones_29_fu_4313_p3 xor ap_const_lv1_1);
    xor_ln942_5_fu_7447_p2 <= (deleted_ones_2_fu_7437_p3 xor ap_const_lv1_1);
    xor_ln942_60_fu_7301_p2 <= (p_Result_281_reg_11775 xor ap_const_lv1_1);
    xor_ln942_61_fu_8595_p2 <= (deleted_ones_30_fu_8585_p3 xor ap_const_lv1_1);
    xor_ln942_62_fu_7356_p2 <= (p_Result_285_reg_11791 xor ap_const_lv1_1);
    xor_ln942_63_fu_8677_p2 <= (deleted_ones_31_fu_8667_p3 xor ap_const_lv1_1);
    xor_ln942_6_fu_6586_p2 <= (p_Result_173_reg_11567 xor ap_const_lv1_1);
    xor_ln942_7_fu_7529_p2 <= (deleted_ones_3_fu_7519_p3 xor ap_const_lv1_1);
    xor_ln942_8_fu_2687_p2 <= (p_Result_177_reg_10177 xor ap_const_lv1_1);
    xor_ln942_9_fu_3073_p2 <= (deleted_ones_4_fu_3039_p3 xor ap_const_lv1_1);
    xor_ln942_fu_2667_p2 <= (p_Result_161_reg_10143 xor ap_const_lv1_1);
    xor_ln944_10_fu_8283_p2 <= (or_ln944_45_fu_8278_p2 xor and_ln937_10_fu_8263_p2);
    xor_ln944_11_fu_8365_p2 <= (or_ln944_47_fu_8360_p2 xor and_ln937_11_fu_8345_p2);
    xor_ln944_12_fu_8447_p2 <= (or_ln944_53_fu_8442_p2 xor and_ln937_12_fu_8427_p2);
    xor_ln944_13_fu_8529_p2 <= (or_ln944_55_fu_8524_p2 xor and_ln937_13_fu_8509_p2);
    xor_ln944_14_fu_8611_p2 <= (or_ln944_61_fu_8606_p2 xor and_ln937_14_fu_8591_p2);
    xor_ln944_15_fu_8693_p2 <= (or_ln944_63_fu_8688_p2 xor and_ln937_15_fu_8673_p2);
    xor_ln944_1_fu_7545_p2 <= (or_ln944_7_fu_7540_p2 xor and_ln937_1_fu_7525_p2);
    xor_ln944_2_fu_7627_p2 <= (or_ln944_13_fu_7622_p2 xor and_ln937_2_fu_7607_p2);
    xor_ln944_3_fu_7709_p2 <= (or_ln944_15_fu_7704_p2 xor and_ln937_3_fu_7689_p2);
    xor_ln944_4_fu_7791_p2 <= (or_ln944_21_fu_7786_p2 xor and_ln937_4_fu_7771_p2);
    xor_ln944_5_fu_7873_p2 <= (or_ln944_23_fu_7868_p2 xor and_ln937_5_fu_7853_p2);
    xor_ln944_6_fu_7955_p2 <= (or_ln944_29_fu_7950_p2 xor and_ln937_6_fu_7935_p2);
    xor_ln944_7_fu_8037_p2 <= (or_ln944_31_fu_8032_p2 xor and_ln937_7_fu_8017_p2);
    xor_ln944_8_fu_8119_p2 <= (or_ln944_37_fu_8114_p2 xor and_ln937_8_fu_8099_p2);
    xor_ln944_9_fu_8201_p2 <= (or_ln944_39_fu_8196_p2 xor and_ln937_9_fu_8181_p2);
    xor_ln944_fu_7463_p2 <= (or_ln944_5_fu_7458_p2 xor and_ln937_fu_7443_p2);
    zext_ln1319_1_fu_1023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_9319),34));
    zext_ln1319_2_fu_1032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_reg_9336),34));
    zext_ln1319_3_fu_1041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_9353),34));
    zext_ln1319_4_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_reg_9370),34));
    zext_ln1319_5_fu_1059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_reg_9387),34));
    zext_ln1319_6_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_48_reg_9404),34));
    zext_ln1319_7_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_reg_9421),34));
    zext_ln1319_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_9302),34));
    zext_ln423_10_fu_6036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_10_fu_6031_p2),16));
    zext_ln423_11_fu_6079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_11_fu_6074_p2),16));
    zext_ln423_12_fu_2141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_12_fu_2135_p2),18));
    zext_ln423_13_fu_2197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_13_fu_2191_p2),18));
    zext_ln423_14_fu_6122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_14_fu_6117_p2),16));
    zext_ln423_15_fu_6165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_15_fu_6160_p2),16));
    zext_ln423_16_fu_2253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_16_fu_2247_p2),18));
    zext_ln423_17_fu_2309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_17_fu_2303_p2),18));
    zext_ln423_18_fu_6208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_18_fu_6203_p2),16));
    zext_ln423_19_fu_6251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_19_fu_6246_p2),16));
    zext_ln423_1_fu_1861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_1_fu_1855_p2),18));
    zext_ln423_20_fu_2365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_20_fu_2359_p2),18));
    zext_ln423_21_fu_2421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_21_fu_2415_p2),18));
    zext_ln423_22_fu_6294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_22_fu_6289_p2),16));
    zext_ln423_23_fu_6337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_23_fu_6332_p2),16));
    zext_ln423_24_fu_2477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_24_fu_2471_p2),18));
    zext_ln423_25_fu_2533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_25_fu_2527_p2),18));
    zext_ln423_26_fu_6380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_26_fu_6375_p2),16));
    zext_ln423_27_fu_6423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_27_fu_6418_p2),16));
    zext_ln423_28_fu_2589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_28_fu_2583_p2),18));
    zext_ln423_29_fu_2645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_29_fu_2639_p2),18));
    zext_ln423_2_fu_5864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_2_fu_5859_p2),16));
    zext_ln423_30_fu_6466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_30_fu_6461_p2),16));
    zext_ln423_31_fu_6509_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_31_fu_6504_p2),16));
    zext_ln423_3_fu_5907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_3_fu_5902_p2),16));
    zext_ln423_4_fu_1917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_4_fu_1911_p2),18));
    zext_ln423_5_fu_1973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_5_fu_1967_p2),18));
    zext_ln423_6_fu_5950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_6_fu_5945_p2),16));
    zext_ln423_7_fu_5993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_7_fu_5988_p2),16));
    zext_ln423_8_fu_2029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_8_fu_2023_p2),18));
    zext_ln423_9_fu_2085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_9_fu_2079_p2),18));
    zext_ln423_fu_1805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln420_fu_1799_p2),18));
end behav;
