# compile vhdl design source files
vhdl xil_defaultlib  "../../../ECE524_PRELAB2.srcs/sources_1/new/CIC_Filter.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB2.srcs/sim_24MHz/new/CIC_Filter_24MHz_tb.vhd"

# Do not sort compile order
nosort
