module serialadder(clk, rst, pload, adata, bdata, enable, pout);
  input clk, rst, pload, enable;
  input [7:0] adata, bdata;
  output [7:0] pout;

  wire shiftrega_lsb, shiftregb_lsb;
  reg [7:0] shiftrega, shiftregb, shiftregc;
  wire sum, cout, sum_del, cout_del;
  reg holdc;

  full_adder_1bit bit_adder_inst(
    .a(shiftrega[0]),
    .b(shiftregb[0]),
    .cin(holdc),
    .sum(sum),
    .cout(cout)
  );

  assign pout = shiftregc;
  assign sum_del = sum & enable;
  assign cout_del = cout & enable;

  always @(posedge clk or posedge rst) begin
    if (rst) begin
      shiftrega <= 8'd0;
      shiftregb <= 8'd0;
      shiftregc <= 8'd0;
    end else if (pload) begin
      shiftrega <= adata;
      shiftregb <= bdata;
      shiftregc <= 8'd0;
    end else if (enable) begin
      shiftrega <= shiftrega >> 1;
      shiftrega[7] <= shiftrega_lsb;

      shiftregb <= shiftregb >> 1;
      shiftregb[7] <= shiftregb_lsb;

      shiftregc <= shiftregc >> 1;
      shiftregc[7] <= sum_del;
    end
  end

  assign shiftrega_lsb = shiftrega[0];
  assign shiftregb_lsb = shiftregb[0];

  always @(posedge clk or posedge rst) begin
    if (rst)
      holdc <= 1'b0;
    else if (enable)
      holdc <= cout_del;
    else
      holdc <= 1'b0;
  end
endmodule



module full_adder_1bit(input a, b, cin, output sum, cout);
  assign sum = a ^ b ^ cin;
  assign cout = (a & b) | (b & cin) | (cin & a);
endmodule
