num_channels	,	V_48
ENOMEM	,	V_36
parent	,	V_41
LPC18XX_ADC_CR	,	V_9
modes	,	V_44
val2	,	V_20
DIV_ROUND_UP	,	F_22
channel	,	V_24
LPC18XX_ADC_SAMPLE_MASK	,	V_14
regulator_get_voltage	,	F_10
lpc18xx_adc_probe	,	F_11
pdev	,	V_31
LPC18XX_ADC_CLK_TARGET	,	V_39
dev	,	V_12
u32	,	T_1
reg	,	V_5
INDIO_DIRECT_MODE	,	V_45
lock	,	V_23
info	,	V_42
ret	,	V_4
val	,	V_19
ARRAY_SIZE	,	F_25
adc	,	V_2
res	,	V_33
"error getting clock\n"	,	L_2
clk	,	V_38
resource	,	V_32
lpc18xx_adc_info	,	V_43
LPC18XX_ADC_CR_PDN	,	V_51
regulator_disable	,	F_30
cr_reg	,	V_6
lpc18xx_adc_remove	,	F_31
indio_dev	,	V_16
PTR_ERR	,	F_18
lpc18xx_adc	,	V_1
clk_get_rate	,	F_21
channels	,	V_46
name	,	V_40
"unable to register device\n"	,	L_7
platform_get_resource	,	F_15
"vref"	,	L_3
clkdiv	,	V_34
iio_priv	,	F_7
platform_set_drvdata	,	F_13
iio_chan_spec	,	V_17
iio_dev	,	V_15
iio_device_unregister	,	F_33
platform_get_drvdata	,	F_32
LPC18XX_ADC_CR_CLKDIV_SHIFT	,	V_50
LPC18XX_ADC_GDR	,	V_10
devm_regulator_get	,	F_23
readl_poll_timeout	,	F_4
mutex_init	,	F_14
"unable to enable regulator\n"	,	L_5
"unable to enable clock\n"	,	L_6
IIO_CHAN_INFO_RAW	,	V_22
lpc18xx_adc_read_raw	,	F_6
dev_err	,	F_20
mutex_unlock	,	F_9
IIO_CHAN_INFO_SCALE	,	V_26
rate	,	V_35
iio_device_register	,	F_28
LPC18XX_ADC_SAMPLE_SHIFT	,	V_13
IORESOURCE_MEM	,	V_37
clk_prepare_enable	,	F_27
mask	,	V_21
dev_name	,	F_24
LPC18XX_ADC_CR_START_NOW	,	V_7
devm_ioremap_resource	,	F_16
devm_iio_device_alloc	,	F_12
devm_clk_get	,	F_19
ch	,	V_3
writel	,	F_3
"error getting regulator\n"	,	L_4
dev_warn	,	F_5
clk_disable_unprepare	,	F_29
vref	,	V_27
LPC18XX_ADC_CONV_DONE	,	V_11
BIT	,	F_2
lpc18xx_adc_iio_channels	,	V_47
dis_clk	,	V_52
lpc18xx_adc_read_chan	,	F_1
EINVAL	,	V_29
"adc read timed out\n"	,	L_1
IIO_VAL_INT	,	V_25
mutex_lock	,	F_8
IIO_VAL_FRACTIONAL_LOG2	,	V_28
regulator_enable	,	F_26
chan	,	V_18
platform_device	,	V_30
dis_reg	,	V_49
base	,	V_8
IS_ERR	,	F_17
