                         Lattice Mapping Report File
Design:  main_all
Family:  LIFCL
Device:  LIFCL-40
Package: QFN72
Performance Grade:  9_High-Performance_1.0V

Mapper:    version Radiant Software (64-bit) 2022.1.1.289.4
Mapped on: Sat Jun 10 12:49:54 2023

Design Information
------------------

Command line:   map -i OpenHT_impl_1_syn.udb -pdc
     C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc -o
     OpenHT_impl_1_map.udb -mp OpenHT_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of registers:        14586 out of 32373 (45%)
      Number of SLICE         registers: 14586 out of 32256 (45%)
      Number of PIO Input     registers:    0 out of    39 (0%)
      Number of PIO Output    registers:    0 out of    39 (0%)
      Number of PIO Tri-State registers:    0 out of    39 (0%)
   Number of LUT4s:            23822 out of 32256 (74%)
      Number used as logic LUT4s:                       21250
      Number used as distributed RAM:                     96 (6 per 16X4 RAM)
      Number used as ripple logic:                      2476 (2 per CCU2)
   Number of PIOs used/reserved:   23 out of    39 (51%)
      Number of PIOs reserved:      3 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         20
        Number of PIOs used for single ended IO:        10
        Number of PIO pairs used for differential IO:    5
        Number allocated to regular speed PIOs:    10 out of   17 (59%)
        Number allocated to high speed PIOs:       10 out of   22 (45%)
   Number of Dedicated IO used for ADC/PCIE/DPHY:    0 out of   10 (0%)
   Number of IDDR/ODDR/TDDR functions used:      4 out of   100 (4%)
      Number of IDDR functions:                2
                IDDRX1:           2
      Number of ODDR functions:                2
                ODDRX1:           2
      Number of TDDR functions:                0
   Number of IOs using at least one DDR function: 4 (4 differential)
      Number of IOs using IDDR only:           2 (2 differential)
      Number of IOs using ODDR only:           2 (2 differential)
      Number of IOs using ODDR/TDDR:           0 (0 differential)
      Number of IOs using IDDR/ODDR/TDDR:      0 (0 differential)
   Number of Block RAMs:          1 out of 84 (1%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 47 out of 56 (83%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:     35 (1 18x18 = 1 18x18)
         Number of 18x36:      6 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 6 out of 28 (21%)
      Number of 18-bit Registers:    0 out of 112 (0%)
   Number of Physical DSP Components:
      Number of PREADD9:             94 out of 112 (83%)

                                    Page 1





Design Summary (cont)
---------------------
         Used PREADD9:               0
         Bypassed PREADD9:           94
      Number of MULT9:               94 out of 112 (83%)
         Used MULT9:                 94
         Bypassed MULT9:             0
      Number of MULT18:              47 out of 56 (83%)
         Used MULT18:                47
         Disabled MULT18:            0
      Number of MULT18X36:           6 out of 28 (21%)
         Used MULT18X36:             6
         Disabled MULT18X36:         0
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               6 out of 28 (21%)
      Number of REG18:               88 out of 112 (78%)
         Used REG18:                 0
         Bypassed REG18:             88
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                2 out of 3 (66%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                0 out of 4 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                0 out of 62 (0%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of DPHYs:               0 out of 2 (0%)
   Number of Oscillators:         0 out of 1 (0%)
   Number of GSR:                 1 out of 1 (100%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of PCSs:                0 out of 1 (0%)
   Number of Clocks:  9
      Net clk_38: 13595 loads, 13595 rising, 0 falling (Driver: Pin
     pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2)
      Net clk_i_c: 512 loads, 512 rising, 0 falling (Driver: Port clk_i)
      Net zero_word: 65 loads, 65 rising, 0 falling (Driver: Pin
     zero_insert0.s_o.ff_inst/Q)
      Net samp_clk: 26 loads, 26 rising, 0 falling (Driver: Pin
     clk_div_in_samp.clk_o.ff_inst/Q)
      Net regs_latch: 25 loads, 25 rising, 0 falling (Driver: Pin
     spi_slave0.ld.ff_inst/Q)
      Net clk_rx09_c: 2 loads, 2 rising, 0 falling (Driver: Port clk_rx_i)
      Net clk_152: 80 loads, 80 rising, 0 falling (Driver: Pin
     pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP)
      Net clk_64: 51 loads, 51 rising, 0 falling (Driver: Pin
     pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS)

                                    Page 2





Design Summary (cont)
---------------------
      Net drdyd: 147 loads, 147 rising, 0 falling (Driver: Pin
     channel_flt0.ch_width_1__I_0_i3.slicemux_inst/Z)
   Number of Clock Enables:  75
      Net VCC_net: 38 loads, 0 SLICEs
      Net clk_38_enable_11307: 707 loads, 702 SLICEs
      Net clk_38_enable_11306: 992 loads, 992 SLICEs
      Net clk_152_enable_3: 1 loads, 1 SLICEs
      Net clk_i_c_enable_213: 1 loads, 1 SLICEs
      Net ctrl_regs0.clk_i_c_enable_212: 1 loads, 1 SLICEs
      Net ctrl_regs0.clk_i_c_enable_196: 16 loads, 16 SLICEs
      Net clk_i_c_enable_181: 16 loads, 16 SLICEs
      Net clk_i_c_enable_166: 16 loads, 16 SLICEs
      Net clk_i_c_enable_151: 16 loads, 16 SLICEs
      Net clk_i_c_enable_136: 16 loads, 16 SLICEs
      Net clk_i_c_enable_121: 16 loads, 16 SLICEs
      Net clk_i_c_enable_106: 16 loads, 16 SLICEs
      Net clk_i_c_enable_248: 17 loads, 17 SLICEs
      Net clk_i_c_enable_76: 16 loads, 16 SLICEs
      Net clk_38_enable_12690: 892 loads, 892 SLICEs
      Net iq_des0.clk_152_enable_33: 30 loads, 30 SLICEs
      Net iq_des0.clk_152_enable_58: 26 loads, 26 SLICEs
      Net iq_des0.clk_152_enable_4: 1 loads, 1 SLICEs
      Net hilbert0.clk_38_enable_12536: 841 loads, 841 SLICEs
      Net hilbert0.clk_38_enable_11323: 16 loads, 16 SLICEs
      Net hilbert0.clk_38_enable_12487: 456 loads, 456 SLICEs
      Net dither_source0.tmp2_23__N_8656: 32 loads, 32 SLICEs
      Net spi_slave0.clk_i_c_enable_227: 28 loads, 28 SLICEs
      Net spi_slave0.clk_i_c_enable_214: 15 loads, 15 SLICEs
      Net spi_slave0.clk_i_c_enable_197: 1 loads, 1 SLICEs
      Net spi_slave0.clk_i_c_enable_15: 1 loads, 1 SLICEs
      Net spi_slave0.clk_i_c_enable_36: 16 loads, 16 SLICEs
      Net am_demod0.busy: 4 loads, 4 SLICEs
      Net am_demod0.n163349: 1 loads, 0 SLICEs
      Net am_demod0.sum_sq_31__N_8426: 1 loads, 1 SLICEs
      Net am_demod0.clk_38_enable_1934: 8 loads, 8 SLICEs
      Net am_demod0.clk_38_enable_1677: 16 loads, 16 SLICEs
      Net zero_insert0.clk_64_enable_1: 1 loads, 1 SLICEs
      Net channel_flt0.clk_38_enable_12688: 714 loads, 714 SLICEs
      Net channel_flt0.q_fir_hb2.clk_38_enable_4260: 15 loads, 15 SLICEs
      Net channel_flt0.clk_38_enable_6510: 1000 loads, 1000 SLICEs
      Net channel_flt0.clk_38_enable_6494: 719 loads, 719 SLICEs
      Net channel_flt0.clk_38_enable_8858: 719 loads, 719 SLICEs
      Net channel_flt0.q_fir_hb1.clk_38_enable_6557: 15 loads, 15 SLICEs
      Net channel_flt0.clk_38_enable_12689: 714 loads, 714 SLICEs
      Net channel_flt0.clk_38_enable_8842: 1000 loads, 1000 SLICEs
      Net channel_flt0.q_fir_hb0.clk_38_enable_8872: 15 loads, 15 SLICEs
      Net channel_flt0.clk_38_enable_4246: 222 loads, 222 SLICEs
      Net channel_flt0.q_fir_ch2.clk_38_enable_1901: 16 loads, 16 SLICEs
      Net channel_flt0.clk_38_enable_4191: 1000 loads, 1000 SLICEs
      Net channel_flt0.q_fir_ch0.clk_38_enable_1949: 16 loads, 16 SLICEs
      Net channel_flt0.i_data_o_15__N_1877: 34 loads, 30 SLICEs
      Net channel_flt0.clk_38_enable_4227: 1000 loads, 1000 SLICEs
      Net channel_flt0.clk_38_enable_4039: 213 loads, 213 SLICEs
      Net channel_flt0.i_fir_hb2.clk_38_enable_5408: 15 loads, 15 SLICEs
      Net channel_flt0.i_fir_hb1.clk_38_enable_7724: 15 loads, 15 SLICEs
      Net channel_flt0.i_fir_hb0.clk_38_enable_10086: 15 loads, 15 SLICEs
      Net channel_flt0.i_fir_ch2.clk_38_enable_1916: 16 loads, 16 SLICEs

                                    Page 3





Design Summary (cont)
---------------------
      Net channel_flt0.i_fir_ch1.clk_38_enable_1931: 16 loads, 16 SLICEs
      Net channel_flt0.i_fir_ch0.clk_38_enable_3100: 16 loads, 16 SLICEs
      Net channel_flt0.decim1.clk_38_enable_524: 1 loads, 1 SLICEs
      Net channel_flt0.decim1.drdy_o_N_1880: 30 loads, 30 SLICEs
      Net channel_flt0.decim0.clk_38_enable_352: 1 loads, 1 SLICEs
      Net channel_flt0.decim0.drdy_o_N_1880: 30 loads, 30 SLICEs
      Net rssi_fir0.clk_38_enable_12687: 856 loads, 856 SLICEs
      Net rssi_fir0.clk_38_enable_1693: 16 loads, 16 SLICEs
      Net rssi_fir0.clk_38_enable_12638: 360 loads, 360 SLICEs
      Net clk_i_c_enable_247: 11 loads, 11 SLICEs
      Net decim0.clk_i_c_enable_1: 1 loads, 1 SLICEs
      Net decim0.drdy_o_N_9037: 16 loads, 16 SLICEs
      Net delay_block0.clk_i_c_enable_21: 6 loads, 6 SLICEs
      Net fifo_in.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.empty_o: 1 loads, 0
     SLICEs
      Net fifo_in.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.full_o: 1 loads, 0
     SLICEs
      Net clk_i_c_enable_48: 12 loads, 12 SLICEs
      Net freq_mod0.clk_38_enable_7682: 12 loads, 12 SLICEs
      Net freq_mod0.clk_38_enable_12686: 1 loads, 1 SLICEs
      Net freq_mod0.clk_38_enable_11308: 32 loads, 32 SLICEs
      Net rssi0.drdyd_enable_2: 1 loads, 1 SLICEs
      Net rssi0.drdyd_enable_16: 15 loads, 15 SLICEs
   Number of LSRs:  44
      Net VCC_net: 102 loads, 0 SLICEs
      Net regs_rw[1][1]: 51 loads, 51 SLICEs
      Pin nrst: 205 loads, 185 SLICEs (Net: nrst_c)
      Net n163408: 3 loads, 3 SLICEs
      Net n163407: 2 loads, 0 SLICEs
      Net ctrl_regs0.n135134: 1 loads, 1 SLICEs
      Net data_rx09_r_1__N_1: 1 loads, 0 SLICEs
      Net hilbert0.clk_38_enable_11323: 1 loads, 1 SLICEs
      Net clk_tx_o_N_16: 2 loads, 0 SLICEs
      Net spi_slave0.n136689: 1 loads, 1 SLICEs
      Net spi_slave0.ld_N_12062: 4 loads, 4 SLICEs
      Net unpack0.n11: 13 loads, 13 SLICEs
      Net unpack0.n136920: 2 loads, 2 SLICEs
      Net am_demod0.clk_38_enable_1677: 5 loads, 5 SLICEs
      Net zero_insert0.n69580: 5 loads, 5 SLICEs
      Net channel_flt0.q_fir_hb2.clk_38_enable_4260: 2 loads, 2 SLICEs
      Net channel_flt0.busy_adj_19145: 1 loads, 1 SLICEs
      Net channel_flt0.q_fir_hb1.clk_38_enable_6557: 2 loads, 2 SLICEs
      Net channel_flt0.busy_adj_19149: 1 loads, 1 SLICEs
      Net channel_flt0.q_fir_hb0.clk_38_enable_8872: 2 loads, 2 SLICEs
      Net channel_flt0.busy_adj_19160: 1 loads, 1 SLICEs
      Net channel_flt0.q_fir_ch2.clk_38_enable_1901: 1 loads, 1 SLICEs
      Net channel_flt0.q_fir_ch0.clk_38_enable_1949: 1 loads, 1 SLICEs
      Net channel_flt0.i_data_o_15__N_1877: 3 loads, 3 SLICEs
      Net channel_flt0.i_fir_hb2.clk_38_enable_5408: 1 loads, 1 SLICEs
      Net channel_flt0.i_fir_hb1.clk_38_enable_7724: 1 loads, 1 SLICEs
      Net channel_flt0.i_fir_hb0.clk_38_enable_10086: 1 loads, 1 SLICEs
      Net channel_flt0.i_fir_ch2.clk_38_enable_1916: 1 loads, 1 SLICEs
      Net channel_flt0.i_fir_ch1.clk_38_enable_1931: 1 loads, 1 SLICEs
      Net channel_flt0.i_fir_ch0.clk_38_enable_3100: 1 loads, 1 SLICEs
      Net channel_flt0.decim1.drdy_o_N_1880: 2 loads, 2 SLICEs
      Net channel_flt0.decim0.drdy_o_N_1880: 2 loads, 2 SLICEs
      Net rssi_fir0.clk_38_enable_1693: 1 loads, 1 SLICEs

                                    Page 4





Design Summary (cont)
---------------------
      Net decim0.drdy_o_N_9037: 8 loads, 8 SLICEs
      Net n16924: 4 loads, 4 SLICEs
      Net n16925: 4 loads, 4 SLICEs
      Net n16872: 4 loads, 4 SLICEs
      Net n16871: 4 loads, 4 SLICEs
      Net data_rx24_r_1__N_7: 1 loads, 0 SLICEs
      Net freq_mod0.n136831: 1 loads, 1 SLICEs
      Net freq_mod0.n4039: 4 loads, 4 SLICEs
      Net fm_demod0.n69578: 16 loads, 16 SLICEs
      Net rssi0.n136961: 1 loads, 1 SLICEs
      Net rssi0.drdyd_enable_16: 23 loads, 23 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 1270 loads
      Net channel_flt0.clk_38_enable_4191: 1000 loads
      Net channel_flt0.clk_38_enable_4227: 1000 loads
      Net channel_flt0.clk_38_enable_6510: 1000 loads
      Net channel_flt0.clk_38_enable_8842: 1000 loads
      Net hilbert0.clk_38_enable_12536: 1000 loads
      Net rssi_fir0.clk_38_enable_12687: 1000 loads
      Net channel_flt0.clk_38_enable_12688: 999 loads
      Net clk_38_enable_11307: 999 loads
      Net channel_flt0.clk_38_enable_4246: 998 loads




   Number of warnings:  6
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: Top module port 'io0' does not connect to anything.
WARNING - map: Top module port 'io1' does not connect to anything.
WARNING - map: Top module port 'io2' does not connect to anything.
WARNING - map: Top module port 'io0' does not connect to anything.
WARNING - map: Top module port 'io1' does not connect to anything.
WARNING - map: Top module port 'io2' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| nrst                | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_i               | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io6                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io5                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io4                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| io3                 | OUTPUT    | LVCMOS33  |       |       |           |

                                    Page 5





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_miso            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_tx_o           | OUTPUT    | LVDS      |       | O     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_tx_o            | OUTPUT    | LVDS      |       | O     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_sck             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_mosi            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spi_ncs             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_rx24_i         | INPUT     | LVDS      |       | I     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data_rx09_i         | INPUT     | LVDS      |       | I     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_rx_i            | INPUT     | LVDS      |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i2 was optimized away.
Block regs_rw_1__1__I_0_2_1_lut_rep_15791 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll1/lscc_pll_inst/gen_no_refclk
       _mon.u_PLL.PLL_inst
  Input Reference Clock:               PIN      clk_i_c
  Output Clock(P):                              NONE
  Output Clock(S):                              NONE
  Output Clock(S2):                             NONE
  Output Clock(S3):                             NONE
  Output Clock(S4):                             NONE
  Output Clock(S5):                             NONE
  Feedback Signal:                     NODE     pll1.lscc_pll_inst.fbclk_w
  Reset Signal:                        NODE     n163407
  Standby Signal:                      NODE     GND_net
  PLL LOCK signal:                     NODE     regs_r[1][1]
  PLL Internal LOCK Signal:                     NONE
  A Divider:                                    127
  B Divider:                                    7
  C Divider:                                    7
  D Divider:                                    7
  E Divider:                                    7
  F Divider:                                    7
  A Post Divider Shift:                         127
  B Post Divider Shift:                         7
  C Post Divider Shift:                         7
  D Post Divider Shift:                         7
  E Post Divider Shift:                         7
  F Post Divider Shift:                         7
  A Section VCO Phase Shift:                    0

                                    Page 6





PLL/DLL Summary (cont)
----------------------
  B Section VCO Phase Shift:                    0
  C Section VCO Phase Shift:                    0
  D Section VCO Phase Shift:                    0
  E Section VCO Phase Shift:                    0
  F Section VCO Phase Shift:                    0
  CLKOP Trim Setting:                           0000
  CLKOS Trim Setting:                           0000
  CLKOS2 Trim Setting:                          0000
  CLKOS3 Trim Setting:                          0000
  CLKOS4 Trim Setting:                          0000
  CLKOS5 Trim Setting:                          0000
PLL 2:                                 Pin/Node Value
  PLL Instance Name:                            pll0/lscc_pll_inst/gen_no_refclk
       _mon.u_PLL.PLL_inst
  Input Reference Clock:               PIN      clk_i_c
  Output Clock(P):                     NODE     clk_152
  Output Clock(S):                     NODE     clk_64
  Output Clock(S2):                    NODE     clk_38
  Output Clock(S3):                             NONE
  Output Clock(S4):                             NONE
  Output Clock(S5):                             NONE
  Feedback Signal:                     NODE     pll0.lscc_pll_inst.fbclk_w
  Reset Signal:                        NODE     n163407
  Standby Signal:                      NODE     GND_net
  PLL LOCK signal:                     NODE     regs_r[1][0]
  PLL Internal LOCK Signal:                     NONE
  A Divider:                                    7
  B Divider:                                    18
  C Divider:                                    31
  D Divider:                                    7
  E Divider:                                    7
  F Divider:                                    7
  A Post Divider Shift:                         7
  B Post Divider Shift:                         18
  C Post Divider Shift:                         31
  D Post Divider Shift:                         7
  E Post Divider Shift:                         7
  F Post Divider Shift:                         7
  A Section VCO Phase Shift:                    0
  B Section VCO Phase Shift:                    0
  C Section VCO Phase Shift:                    0
  D Section VCO Phase Shift:                    0
  E Section VCO Phase Shift:                    0
  F Section VCO Phase Shift:                    0
  CLKOP Trim Setting:                           0000
  CLKOS Trim Setting:                           0000
  CLKOS2 Trim Setting:                          0000
  CLKOS3 Trim Setting:                          0000
  CLKOS4 Trim Setting:                          0000
  CLKOS5 Trim Setting:                          0000

ASIC Components
---------------

Instance Name:
     mix0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE

                                    Page 7





ASIC Components (cont)
----------------------
Instance Name:
     mix0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     mix0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     mix0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     mix0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name:
     mix0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name:
     mix0/mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name:
     mix0/mult_2626_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name:
     mix0/mult_2626_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: mix0/mult_2626_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: mix0/mult_2626_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: mix0/mult_2626_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name:
     mix0/mult_2626_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name:
     mix0/mult_2626_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: mix0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: mix0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: mix0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: mix0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: mix0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: mix0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: mix0/mult_2625_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: mix0/dline[80]_res2_e3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: mix0/dline[80]_res2_e3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: mix0/dline[80]_res2_e3.MULT9_L0
         Type: MULT9_CORE
Instance Name: mix0/dline[80]_res2_e3.MULT9_H0

                                    Page 8





ASIC Components (cont)
----------------------
         Type: MULT9_CORE
Instance Name: mix0/dline[80]_res2_e3.MULT18_0
         Type: MULT18_CORE
Instance Name: mix0/dline[80]_res2_e3.REG18_L0_0
         Type: REG18_CORE
Instance Name: mix0/dline[80]_res2_e3.REG18_L0_1
         Type: REG18_CORE
Instance Name: mix0/dline[80]_res2_e3.ACC54_0
         Type: ACC54_CORE
Instance Name: pll1/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst
         Type: PLL_CORE
Instance Name: dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/mult_3982_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/mult_3982_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/mult_3982_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/mult_3982_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/mult_3982_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/mult_3982_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/mult_3982_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/mult_3979_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/mult_3979_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/mult_3979_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/mult_3979_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/mult_3979_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/mult_3979_mult_7_mult_7.REG18_L0_0

                                    Page 9





ASIC Components (cont)
----------------------
         Type: REG18_CORE
Instance Name: dpd0/mult_3979_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/add_4036.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/add_4036.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/add_4036.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/add_4036.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/add_4036.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/add_4036.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/add_4036.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/add_4036.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/add_4036.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/add_4036.MULT18_1

                                   Page 10





ASIC Components (cont)
----------------------
         Type: MULT18_CORE
Instance Name: dpd0/add_4036.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/add_4036.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/add_4036.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/add_4036.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/add_4036.ACC54_0
         Type: ACC54_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_1
         Type: MULT18_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE

                                   Page 11





ASIC Components (cont)
----------------------
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_1
         Type: MULT18_CORE
Instance Name:
     dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/add_3983_add_12.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/add_3983_add_12.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/add_3983_add_12.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/add_3983_add_12.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/add_3983_add_12.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/add_3983_add_12.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/add_3983_add_12.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/add_3983_add_12.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/add_3983_add_12.MULT18_0
         Type: MULT18_CORE

                                   Page 12





ASIC Components (cont)
----------------------
Instance Name: dpd0/add_3983_add_12.MULT18_1
         Type: MULT18_CORE
Instance Name: dpd0/add_3983_add_12.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/add_3983_add_12.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/add_3983_add_12.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/add_3983_add_12.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/add_3983_add_12.ACC54_0
         Type: ACC54_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_1
         Type: MULT18_CORE
Instance Name:
     dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L1_0
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_L0
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_

                                   Page 13





ASIC Components (cont)
----------------------
     3.MULT9_H0
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_L1
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_H1
         Type: MULT9_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_0
         Type: MULT18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_1
         Type: MULT18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18X36_0
         Type: MULT18X36_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_0
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_1
         Type: REG18_CORE
Instance Name: dpd0/imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L1_0
         Type: REG18_CORE
Instance Name: hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_L0
         Type: PREADD9_CORE
Instance Name: hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .PREADD9_H0
         Type: PREADD9_CORE
Instance Name:
     hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name:
     hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name:
     hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_0
         Type: REG18_CORE
Instance Name: hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3
     .REG18_L0_1
         Type: REG18_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.MULT9_L0
         Type: MULT9_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a

                                   Page 14





ASIC Components (cont)
----------------------
     dd_5.MULT9_H0
         Type: MULT9_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.MULT18_0
         Type: MULT18_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.REG18_L0_0
         Type: REG18_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.REG18_L0_1
         Type: REG18_CORE
Instance Name: dither_source0/add_21_add_12_add_12_add_12_add_12_add_12_add_12_a
     dd_5.ACC54_0
         Type: ACC54_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.MULT9_L0
         Type: MULT9_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.MULT9_H0
         Type: MULT9_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.MULT9_L1
         Type: MULT9_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.MULT9_H1
         Type: MULT9_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.MULT18_0
         Type: MULT18_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.MULT18_1
         Type: MULT18_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.REG18_L0_0
         Type: REG18_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.REG18_L0_1
         Type: REG18_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.REG18_L1_0
         Type: REG18_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.REG18_L1_1
         Type: REG18_CORE
Instance Name: am_demod0/sum_sq_e3_e3_e3.ACC54_0
         Type: ACC54_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: am_demod0/mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1

                                   Page 15





ASIC Components (cont)
----------------------
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0

                                   Page 16





ASIC Components (cont)
----------------------
         Type: MULT18_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2632_mult_7_mult_7_mult_7_mult_7_mult
     _7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2632_mult_7_mult_7_mult_7_mult_7_mult
     _7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2632_mult_7_mult_7_mult_7_mult_7_mult
     _7.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2632_mult_7_mult_7_mult_7_mult_7_mult
     _7.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2632_mult_7_mult_7_mult_7_mult_7_mult
     _7.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2632_mult_7_mult_7_mult_7_mult_7_mult
     _7.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_2632_mult_7_mult_7_mult_7_mult_7_mult
     _7.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0

                                   Page 17





ASIC Components (cont)
----------------------
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/q_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_hb2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_hb1/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0

                                   Page 18





ASIC Components (cont)
----------------------
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_hb0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch2/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2633_mult_7_mult_7_mult_7_mult_7_mult
     _7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2633_mult_7_mult_7_mult_7_mult_7_mult
     _7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2633_mult_7_mult_7_mult_7_mult_7_mult
     _7.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2633_mult_7_mult_7_mult_7_mult_7_mult
     _7.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2633_mult_7_mult_7_mult_7_mult_7_mult
     _7.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2633_mult_7_mult_7_mult_7_mult_7_mult
     _7.REG18_L0_0

                                   Page 19





ASIC Components (cont)
----------------------
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_2633_mult_7_mult_7_mult_7_mult_7_mult
     _7.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch1/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_L0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT9_H0
         Type: MULT9_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.MULT18_0
         Type: MULT18_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_0
         Type: REG18_CORE
Instance Name: channel_flt0/i_fir_ch0/mult_95_mult_7_mult_7_mult_7_mult_7_mult_7
     _mult_7_mult_3.REG18_L0_1
         Type: REG18_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_L0
         Type: MULT9_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT9_H0

                                   Page 20





ASIC Components (cont)
----------------------
         Type: MULT9_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.MULT18_0
         Type: MULT18_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_0
         Type: REG18_CORE
Instance Name: rssi_fir0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
     3.REG18_L0_1
         Type: REG18_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: iq_bal0/i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: iq_bal0/q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: fifo_in/lscc_fifo_dc_inst/fifo_dc0/_FABRIC.u_fifo/EBR.EBR_LIFCL.u
     _fifo_mem0/mem_main/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/LIFC
     L_MEM.pdp16k.PDP16K_MODE_inst
         Type: EBR_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.MULT9_L0
         Type: MULT9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.MULT9_H0
         Type: MULT9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.MULT9_L1
         Type: MULT9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.MULT9_H1
         Type: MULT9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.PREADD9_L0
         Type: PREADD9_CORE

                                   Page 21





ASIC Components (cont)
----------------------
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.PREADD9_L1
         Type: PREADD9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.PREADD9_H1
         Type: PREADD9_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.MULT18_0
         Type: MULT18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.MULT18_1
         Type: MULT18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.REG18_L0_0
         Type: REG18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.REG18_L0_1
         Type: REG18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.REG18_L1_0
         Type: REG18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.REG18_L1_1
         Type: REG18_CORE
Instance Name: fm_demod0/sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_add
     _12.ACC54_0
         Type: ACC54_CORE
Instance Name: fm_demod0/mult_2630_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: fm_demod0/mult_2630_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: fm_demod0/mult_2630_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: fm_demod0/mult_2630_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: fm_demod0/mult_2630_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: fm_demod0/mult_2630_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: fm_demod0/mult_2630_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
         Type: REG18_CORE
Instance Name: fm_demod0/mult_2631_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
         Type: PREADD9_CORE
Instance Name: fm_demod0/mult_2631_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
         Type: PREADD9_CORE
Instance Name: fm_demod0/mult_2631_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
         Type: MULT9_CORE
Instance Name: fm_demod0/mult_2631_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
         Type: MULT9_CORE
Instance Name: fm_demod0/mult_2631_mult_7_mult_7_mult_7_mult_7_mult_7.MULT18_0
         Type: MULT18_CORE
Instance Name: fm_demod0/mult_2631_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
         Type: REG18_CORE
Instance Name: fm_demod0/mult_2631_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1

                                   Page 22





ASIC Components (cont)
----------------------
         Type: REG18_CORE
Instance Name: pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst
         Type: PLL_CORE

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is
        'fifo_in_data_o_15__N_13'.

GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.

Components with disabled GSR Property
-------------------------------------

These components have the GSR property set to DISABLED. The components will not
     respond to the reset signal 'fifo_in_data_o_15__N_13' via the GSR
     component.

Type and number of components of the type:
   Register = 14537
   DDR = 2
   MULT9_CORE = 94, REG18_CORE = 88 , ACC54_CORE = 6 , PREADD9_CORE = 94

Type and instance name of component:
   Register : mix0.dline[80]_res1_e3_i29.ff_inst
   Register : mix0.dline[80]_res1_e3_i28.ff_inst
   Register : mix0.dline[80]_res1_e3_i27.ff_inst
   Register : mix0.dline[80]_res1_e3_i26.ff_inst
   Register : mix0.dline[80]_res1_e3_i25.ff_inst
   Register : mix0.dline[80]_res1_e3_i24.ff_inst
   Register : mix0.dline[80]_res1_e3_i23.ff_inst
   Register : mix0.dline[80]_res1_e3_i22.ff_inst
   Register : mix0.dline[80]_res1_e3_i21.ff_inst
   Register : mix0.dline[80]_res1_e3_i20.ff_inst
   Register : mix0.dline[80]_res1_e3_i19.ff_inst
   Register : mix0.dline[80]_res1_e3_i18.ff_inst
   Register : mix0.dline[80]_res1_e3_i17.ff_inst
   Register : mix0.dline[80]_res1_e3_i16.ff_inst
   Register : mix0.dline[80]_res1_e3_i15.ff_inst
   Register : mix0.dline[80]_res1_e3_i14.ff_inst
   Register : clk_div_in_samp.cnt_i0.ff_inst
   Register : clk_div_in_samp.clk_o.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i0.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i31.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i30.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i29.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i28.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i27.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i26.ff_inst

                                   Page 23





GSR Usage (cont)
----------------
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i25.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i24.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i23.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i22.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i21.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i20.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i19.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i18.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i17.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i16.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i15.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i14.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i13.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i12.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i11.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i10.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i9.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i8.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i7.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i6.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i5.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i4.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i3.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i2.ff_inst
   Register : clk_div_in_samp.add_6_add_12_add_12_add_12_add_12_add_12_add_12_ad
        d_5_e1_i0_i1.ff_inst
   Register : clk_div_in_samp.cnt_i31.ff_inst
   Register : clk_div_in_samp.cnt_i30.ff_inst
   Register : clk_div_in_samp.cnt_i29.ff_inst
   Register : clk_div_in_samp.cnt_i28.ff_inst
   Register : clk_div_in_samp.cnt_i27.ff_inst
   Register : clk_div_in_samp.cnt_i26.ff_inst
   Register : clk_div_in_samp.cnt_i25.ff_inst

                                   Page 24





GSR Usage (cont)
----------------
   Register : clk_div_in_samp.cnt_i24.ff_inst
   Register : clk_div_in_samp.cnt_i23.ff_inst
   Register : clk_div_in_samp.cnt_i22.ff_inst
   Register : clk_div_in_samp.cnt_i21.ff_inst
   Register : clk_div_in_samp.cnt_i20.ff_inst
   Register : clk_div_in_samp.cnt_i19.ff_inst
   Register : clk_div_in_samp.cnt_i18.ff_inst
   Register : clk_div_in_samp.cnt_i17.ff_inst
   Register : clk_div_in_samp.cnt_i16.ff_inst
   Register : clk_div_in_samp.cnt_i15.ff_inst
   Register : clk_div_in_samp.cnt_i14.ff_inst
   Register : clk_div_in_samp.cnt_i13.ff_inst
   Register : clk_div_in_samp.cnt_i12.ff_inst
   Register : clk_div_in_samp.cnt_i11.ff_inst
   Register : clk_div_in_samp.cnt_i10.ff_inst
   Register : clk_div_in_samp.cnt_i9.ff_inst
   Register : clk_div_in_samp.cnt_i8.ff_inst
   Register : clk_div_in_samp.cnt_i7.ff_inst
   Register : clk_div_in_samp.cnt_i6.ff_inst
   Register : clk_div_in_samp.cnt_i5.ff_inst
   Register : clk_div_in_samp.cnt_i4.ff_inst
   Register : clk_div_in_samp.cnt_i3.ff_inst
   Register : clk_div_in_samp.cnt_i2.ff_inst
   Register : clk_div_in_samp.cnt_i1.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i0.ff_inst
   Register : ctrl_regs0.data_o_i0_i0.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i0.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i0.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i0.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i0.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i0.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i0.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i0.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i0.ff_inst
   Register : ctrl_regs0.pp_latch_c.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i0.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i0.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i0.ff_inst
   Register : ctrl_regs0.p_latch_c.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i0.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i15.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i14.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i13.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i12.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i11.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i10.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i9.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i8.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i7.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i6.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i5.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i4.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i3.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i2.ff_inst
   Register : ctrl_regs0.regs_rw[7]__i1.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i15.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i14.ff_inst

                                   Page 25





GSR Usage (cont)
----------------
   Register : ctrl_regs0.regs_rw[0]__i13.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i12.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i11.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i10.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i9.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i8.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i7.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i6.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i5.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i4.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i3.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i2.ff_inst
   Register : ctrl_regs0.regs_rw[0]__i1.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i15.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i14.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i13.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i12.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i11.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i10.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i9.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i8.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i7.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i6.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i5.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i4.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i3.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i2.ff_inst
   Register : ctrl_regs0.regs_rw[6]_i1.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i15.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i14.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i13.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i12.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i11.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i10.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i9.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i8.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i7.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i6.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i5.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i4.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i3.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i2.ff_inst
   Register : ctrl_regs0.regs_rw[5]_i1.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i15.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i14.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i13.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i12.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i11.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i10.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i9.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i8.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i7.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i6.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i5.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i4.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i3.ff_inst
   Register : ctrl_regs0.regs_rw[4]_i2.ff_inst

                                   Page 26





GSR Usage (cont)
----------------
   Register : ctrl_regs0.regs_rw[4]_i1.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i15.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i14.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i13.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i12.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i11.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i10.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i9.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i8.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i7.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i6.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i5.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i4.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i3.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i2.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i1.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i15.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i14.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i13.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i12.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i11.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i10.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i9.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i8.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i7.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i6.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i5.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i4.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i3.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i2.ff_inst
   Register : ctrl_regs0.regs_rw[8]__i1.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i15.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i14.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i13.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i12.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i11.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i10.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i9.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i8.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i7.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i6.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i5.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i4.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i3.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i2.ff_inst
   Register : ctrl_regs0.regs_rw[2]__i1.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i15.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i14.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i13.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i12.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i11.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i10.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i9.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i8.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i7.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i6.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i5.ff_inst

                                   Page 27





GSR Usage (cont)
----------------
   Register : ctrl_regs0.regs_rw[3]__i4.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i3.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i2.ff_inst
   Register : ctrl_regs0.regs_rw[3]__i1.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i15.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i14.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i13.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i12.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i11.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i10.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i9.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i8.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i7.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i6.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i5.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i4.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i3.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i2.ff_inst
   Register : ctrl_regs0.regs_rw[9]__i1.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i15.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i14.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i13.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i12.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i11.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i10.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i9.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i8.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i7.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i6.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i5.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i4.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i3.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i2.ff_inst
   Register : ctrl_regs0.regs_rw[10]__i1.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i15.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i14.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i13.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i12.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i11.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i10.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i9.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i8.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i7.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i6.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i5.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i4.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i3.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i2.ff_inst
   Register : ctrl_regs0.regs_rw[11]__i1.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i15.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i14.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i13.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i12.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i11.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i10.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i9.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i8.ff_inst

                                   Page 28





GSR Usage (cont)
----------------
   Register : ctrl_regs0.regs_rw[12]__i7.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i6.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i5.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i4.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i3.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i2.ff_inst
   Register : ctrl_regs0.regs_rw[12]__i1.ff_inst
   Register : ctrl_regs0.data_o_i0_i15.ff_inst
   Register : ctrl_regs0.data_o_i0_i14.ff_inst
   Register : ctrl_regs0.data_o_i0_i13.ff_inst
   Register : ctrl_regs0.data_o_i0_i12.ff_inst
   Register : ctrl_regs0.data_o_i0_i11.ff_inst
   Register : ctrl_regs0.data_o_i0_i10.ff_inst
   Register : ctrl_regs0.data_o_i0_i9.ff_inst
   Register : ctrl_regs0.data_o_i0_i8.ff_inst
   Register : ctrl_regs0.data_o_i0_i7.ff_inst
   Register : ctrl_regs0.data_o_i0_i6.ff_inst
   Register : ctrl_regs0.data_o_i0_i5.ff_inst
   Register : ctrl_regs0.data_o_i0_i4.ff_inst
   Register : ctrl_regs0.data_o_i0_i3.ff_inst
   Register : ctrl_regs0.data_o_i0_i2.ff_inst
   Register : ctrl_regs0.data_o_i0_i1.ff_inst
   Register : ctrl_regs0.write_pend_c.ff_inst
   Register : ctrl_regs0.regs_rw[1]_i11_rep_15818.ff_inst
   Register : lo0.i_o_i0.ff_inst
   Register : lo0.i_o_i1.ff_inst
   Register : lo0.i_o_i2.ff_inst
   Register : lo0.i_o_i4.ff_inst
   Register : lo0.i_o_i11.ff_inst
   Register : lo0.i_o_i14.ff_inst
   Register : lo0.i_o_i15.ff_inst
   Register : lo0.add_7_add_12_add_12_e1_i0_i0.ff_inst
   Register : lo0.cnt_i0_i0.ff_inst
   Register : lo0.cnt_i0_i3.ff_inst
   Register : lo0.cnt_i0_i2.ff_inst
   Register : lo0.cnt_i0_i1.ff_inst
   Register : lo0.add_7_add_12_add_12_e1_i0_i3.ff_inst
   Register : lo0.add_7_add_12_add_12_e1_i0_i2.ff_inst
   Register : lo0.add_7_add_12_add_12_e1_i0_i1.ff_inst
   Register : iq_des0.pp_ddr_clk_c.ff_inst
   Register : iq_des0.q_r_i0_i0.ff_inst
   Register : iq_des0.p_ddr_clk_c.ff_inst
   Register : iq_des0.rx_r__i1.ff_inst
   Register : iq_des0.cnt__i0.ff_inst
   Register : iq_des0.start_cnt__i0.ff_inst
   Register : iq_des0.syncd_c.ff_inst
   Register : iq_des0.add_10_add_12_add_12_e1__i0.ff_inst
   Register : iq_des0.add_7_add_12_add_12_e1__i0.ff_inst
   Register : iq_des0.drdy_c.ff_inst
   Register : iq_des0.rx_r__i30.ff_inst
   Register : iq_des0.rx_r__i29.ff_inst
   Register : iq_des0.rx_r__i28.ff_inst
   Register : iq_des0.rx_r__i27.ff_inst
   Register : iq_des0.rx_r__i26.ff_inst
   Register : iq_des0.rx_r__i25.ff_inst
   Register : iq_des0.rx_r__i24.ff_inst
   Register : iq_des0.rx_r__i23.ff_inst

                                   Page 29





GSR Usage (cont)
----------------
   Register : iq_des0.rx_r__i22.ff_inst
   Register : iq_des0.rx_r__i21.ff_inst
   Register : iq_des0.rx_r__i20.ff_inst
   Register : iq_des0.rx_r__i19.ff_inst
   Register : iq_des0.rx_r__i18.ff_inst
   Register : iq_des0.rx_r__i17.ff_inst
   Register : iq_des0.rx_r__i16.ff_inst
   Register : iq_des0.rx_r__i15.ff_inst
   Register : iq_des0.rx_r__i14.ff_inst
   Register : iq_des0.rx_r__i13.ff_inst
   Register : iq_des0.rx_r__i12.ff_inst
   Register : iq_des0.rx_r__i11.ff_inst
   Register : iq_des0.rx_r__i10.ff_inst
   Register : iq_des0.rx_r__i9.ff_inst
   Register : iq_des0.rx_r__i8.ff_inst
   Register : iq_des0.rx_r__i7.ff_inst
   Register : iq_des0.rx_r__i6.ff_inst
   Register : iq_des0.rx_r__i5.ff_inst
   Register : iq_des0.rx_r__i4.ff_inst
   Register : iq_des0.rx_r__i3.ff_inst
   Register : iq_des0.rx_r__i2.ff_inst
   Register : iq_des0.add_7_add_12_add_12_e1__i4.ff_inst
   Register : iq_des0.add_7_add_12_add_12_e1__i3.ff_inst
   Register : iq_des0.add_7_add_12_add_12_e1__i2.ff_inst
   Register : iq_des0.add_7_add_12_add_12_e1__i1.ff_inst
   Register : iq_des0.add_10_add_12_add_12_e1__i4.ff_inst
   Register : iq_des0.add_10_add_12_add_12_e1__i3.ff_inst
   Register : iq_des0.add_10_add_12_add_12_e1__i2.ff_inst
   Register : iq_des0.add_10_add_12_add_12_e1__i1.ff_inst
   Register : iq_des0.cnt__i4.ff_inst
   Register : iq_des0.cnt__i3.ff_inst
   Register : iq_des0.cnt__i2.ff_inst
   Register : iq_des0.cnt__i1.ff_inst
   Register : iq_des0.q_r_i0_i12.ff_inst
   Register : iq_des0.q_r_i0_i11.ff_inst
   Register : iq_des0.q_r_i0_i10.ff_inst
   Register : iq_des0.q_r_i0_i9.ff_inst
   Register : iq_des0.q_r_i0_i8.ff_inst
   Register : iq_des0.q_r_i0_i7.ff_inst
   Register : iq_des0.q_r_i0_i6.ff_inst
   Register : iq_des0.q_r_i0_i5.ff_inst
   Register : iq_des0.q_r_i0_i4.ff_inst
   Register : iq_des0.q_r_i0_i3.ff_inst
   Register : iq_des0.q_r_i0_i2.ff_inst
   Register : iq_des0.q_r_i0_i1.ff_inst
   Register : iq_des0.start_cnt__i4.ff_inst
   Register : iq_des0.start_cnt__i3.ff_inst
   Register : iq_des0.start_cnt__i2.ff_inst
   Register : iq_des0.start_cnt__i1.ff_inst
   Register : iq_des0.i_r_i0_i12.ff_inst
   Register : iq_des0.i_r_i0_i11.ff_inst
   Register : iq_des0.i_r_i0_i10.ff_inst
   Register : iq_des0.i_r_i0_i9.ff_inst
   Register : iq_des0.i_r_i0_i8.ff_inst
   Register : iq_des0.i_r_i0_i7.ff_inst
   Register : iq_des0.i_r_i0_i6.ff_inst
   Register : iq_des0.i_r_i0_i5.ff_inst

                                   Page 30





GSR Usage (cont)
----------------
   Register : iq_des0.i_r_i0_i4.ff_inst
   Register : iq_des0.i_r_i0_i3.ff_inst
   Register : iq_des0.i_r_i0_i2.ff_inst
   Register : iq_des0.i_r_i0_i1.ff_inst
   Register : iq_des0.i_r_i0_i0.ff_inst
   Register : hilbert0.dline[0]_i0_i0.ff_inst
   Register : hilbert0.dline[1]_i0_i0.ff_inst
   Register : hilbert0.dline[2]_i0_i0.ff_inst
   Register : hilbert0.pp_trig_c.ff_inst
   Register : hilbert0.dline[3]_i0_i0.ff_inst
   Register : hilbert0.dline[4]_i0_i0.ff_inst
   Register : hilbert0.dline[5]_i0_i0.ff_inst
   Register : hilbert0.dline[6]_i0_i0.ff_inst
   Register : hilbert0.dline[7]_i0_i0.ff_inst
   Register : hilbert0.dline[8]_i0_i0.ff_inst
   Register : hilbert0.dline[9]_i0_i0.ff_inst
   Register : hilbert0.dline[10]_i0_i0.ff_inst
   Register : hilbert0.dline[11]_i0_i0.ff_inst
   Register : hilbert0.dline[12]_i0_i0.ff_inst
   Register : hilbert0.dline[13]_i0_i0.ff_inst
   Register : hilbert0.dline[14]_i0_i0.ff_inst
   Register : hilbert0.dline[15]_i0_i0.ff_inst
   Register : hilbert0.dline[16]_i0_i0.ff_inst
   Register : hilbert0.dline[17]_i0_i0.ff_inst
   Register : hilbert0.dline[18]_i0_i0.ff_inst
   Register : hilbert0.dline[19]_i0_i0.ff_inst
   Register : hilbert0.dline[20]_i0_i0.ff_inst
   Register : hilbert0.dline[21]_i0_i0.ff_inst
   Register : hilbert0.dline[22]_i0_i0.ff_inst
   Register : hilbert0.dline[23]_i0_i0.ff_inst
   Register : hilbert0.dline[24]_i0_i0.ff_inst
   Register : hilbert0.dline[25]_i0_i0.ff_inst
   Register : hilbert0.dline[26]_i0_i0.ff_inst
   Register : hilbert0.dline[27]_i0_i0.ff_inst
   Register : hilbert0.dline[28]_i0_i0.ff_inst
   Register : hilbert0.dline[29]_i0_i0.ff_inst
   Register : hilbert0.dline[30]_i0_i0.ff_inst
   Register : hilbert0.dline[31]_i0_i0.ff_inst
   Register : hilbert0.dline[32]_i0_i0.ff_inst
   Register : hilbert0.dline[33]_i0_i0.ff_inst
   Register : hilbert0.dline[34]_i0_i0.ff_inst
   Register : hilbert0.dline[35]_i0_i0.ff_inst
   Register : hilbert0.dline[36]_i0_i0.ff_inst
   Register : hilbert0.dline[37]_i0_i0.ff_inst
   Register : hilbert0.dline[38]_i0_i0.ff_inst
   Register : hilbert0.dline[39]_i0_i0.ff_inst
   Register : hilbert0.dline[40]_i0_i0.ff_inst
   Register : hilbert0.dline[41]_i0_i0.ff_inst
   Register : hilbert0.dline[42]_i0_i0.ff_inst
   Register : hilbert0.dline[43]_i0_i0.ff_inst
   Register : hilbert0.dline[44]_i0_i0.ff_inst
   Register : hilbert0.dline[45]_i0_i0.ff_inst
   Register : hilbert0.dline[46]_i0_i0.ff_inst
   Register : hilbert0.dline[47]_i0_i0.ff_inst
   Register : hilbert0.dline[48]_i0_i0.ff_inst
   Register : hilbert0.dline[49]_i0_i0.ff_inst
   Register : hilbert0.dline[50]_i0_i0.ff_inst

                                   Page 31





GSR Usage (cont)
----------------
   Register : hilbert0.dline[51]_i0_i0.ff_inst
   Register : hilbert0.dline[52]_i0_i0.ff_inst
   Register : hilbert0.dline[53]_i0_i0.ff_inst
   Register : hilbert0.dline[54]_i0_i0.ff_inst
   Register : hilbert0.dline[55]_i0_i0.ff_inst
   Register : hilbert0.dline[56]_i0_i0.ff_inst
   Register : hilbert0.dline[57]_i0_i0.ff_inst
   Register : hilbert0.dline[58]_i0_i0.ff_inst
   Register : hilbert0.dline[59]_i0_i0.ff_inst
   Register : hilbert0.dline[60]_i0_i0.ff_inst
   Register : hilbert0.dline[61]_i0_i0.ff_inst
   Register : hilbert0.dline[62]_i0_i0.ff_inst
   Register : hilbert0.dline[63]_i0_i0.ff_inst
   Register : hilbert0.dline[64]_i0_i0.ff_inst
   Register : hilbert0.dline[65]_i0_i0.ff_inst
   Register : hilbert0.dline[66]_i0_i0.ff_inst
   Register : hilbert0.dline[67]_i0_i0.ff_inst
   Register : hilbert0.dline[68]_i0_i0.ff_inst
   Register : hilbert0.dline[69]_i0_i0.ff_inst
   Register : hilbert0.dline[70]_i0_i0.ff_inst
   Register : hilbert0.dline[71]_i0_i0.ff_inst
   Register : hilbert0.dline[72]_i0_i0.ff_inst
   Register : hilbert0.dline[73]_i0_i0.ff_inst
   Register : hilbert0.dline[74]_i0_i0.ff_inst
   Register : hilbert0.dline[75]_i0_i0.ff_inst
   Register : hilbert0.dline[76]_i0_i0.ff_inst
   Register : hilbert0.dline[77]_i0_i0.ff_inst
   Register : hilbert0.dline[78]_i0_i0.ff_inst
   Register : hilbert0.dline[79]_i0_i0.ff_inst
   Register : hilbert0.dline[80]_i0_i0.ff_inst
   Register : hilbert0.data_o_i0_i0.ff_inst
   Register : hilbert0.counter_i0.ff_inst
   Register : hilbert0.mac_i0.ff_inst
   Register : hilbert0.mul_i0.ff_inst
   Register : hilbert0.busy_c.ff_inst
   Register : hilbert0.p_trig_c.ff_inst
   Register : hilbert0.dline[0]_i0_i15.ff_inst
   Register : hilbert0.dline[0]_i0_i14.ff_inst
   Register : hilbert0.dline[0]_i0_i13.ff_inst
   Register : hilbert0.dline[0]_i0_i12.ff_inst
   Register : hilbert0.dline[0]_i0_i11.ff_inst
   Register : hilbert0.dline[0]_i0_i10.ff_inst
   Register : hilbert0.dline[0]_i0_i9.ff_inst
   Register : hilbert0.dline[0]_i0_i8.ff_inst
   Register : hilbert0.dline[0]_i0_i7.ff_inst
   Register : hilbert0.dline[0]_i0_i6.ff_inst
   Register : hilbert0.dline[0]_i0_i5.ff_inst
   Register : hilbert0.dline[0]_i0_i4.ff_inst
   Register : hilbert0.dline[0]_i0_i3.ff_inst
   Register : hilbert0.dline[0]_i0_i2.ff_inst
   Register : hilbert0.dline[0]_i0_i1.ff_inst
   Register : hilbert0.mul_i31.ff_inst
   Register : hilbert0.mul_i30.ff_inst
   Register : hilbert0.mul_i29.ff_inst
   Register : hilbert0.mul_i28.ff_inst
   Register : hilbert0.mul_i27.ff_inst
   Register : hilbert0.mul_i26.ff_inst

                                   Page 32





GSR Usage (cont)
----------------
   Register : hilbert0.mul_i25.ff_inst
   Register : hilbert0.mul_i24.ff_inst
   Register : hilbert0.mul_i23.ff_inst
   Register : hilbert0.mul_i22.ff_inst
   Register : hilbert0.mul_i21.ff_inst
   Register : hilbert0.mul_i20.ff_inst
   Register : hilbert0.mul_i19.ff_inst
   Register : hilbert0.mul_i18.ff_inst
   Register : hilbert0.mul_i17.ff_inst
   Register : hilbert0.mul_i16.ff_inst
   Register : hilbert0.mul_i15.ff_inst
   Register : hilbert0.mul_i14.ff_inst
   Register : hilbert0.mul_i13.ff_inst
   Register : hilbert0.mul_i12.ff_inst
   Register : hilbert0.mul_i11.ff_inst
   Register : hilbert0.mul_i10.ff_inst
   Register : hilbert0.mul_i9.ff_inst
   Register : hilbert0.mul_i8.ff_inst
   Register : hilbert0.mul_i7.ff_inst
   Register : hilbert0.mul_i6.ff_inst
   Register : hilbert0.mul_i5.ff_inst
   Register : hilbert0.mul_i4.ff_inst
   Register : hilbert0.mul_i3.ff_inst
   Register : hilbert0.mul_i2.ff_inst
   Register : hilbert0.mul_i1.ff_inst
   Register : hilbert0.mac_i32.ff_inst
   Register : hilbert0.mac_i31.ff_inst
   Register : hilbert0.mac_i30.ff_inst
   Register : hilbert0.mac_i29.ff_inst
   Register : hilbert0.mac_i28.ff_inst
   Register : hilbert0.mac_i27.ff_inst
   Register : hilbert0.mac_i26.ff_inst
   Register : hilbert0.mac_i25.ff_inst
   Register : hilbert0.mac_i24.ff_inst
   Register : hilbert0.mac_i23.ff_inst
   Register : hilbert0.mac_i22.ff_inst
   Register : hilbert0.mac_i21.ff_inst
   Register : hilbert0.mac_i20.ff_inst
   Register : hilbert0.mac_i19.ff_inst
   Register : hilbert0.mac_i18.ff_inst
   Register : hilbert0.mac_i17.ff_inst
   Register : hilbert0.mac_i16.ff_inst
   Register : hilbert0.mac_i15.ff_inst
   Register : hilbert0.mac_i14.ff_inst
   Register : hilbert0.mac_i13.ff_inst
   Register : hilbert0.mac_i12.ff_inst
   Register : hilbert0.mac_i11.ff_inst
   Register : hilbert0.mac_i10.ff_inst
   Register : hilbert0.mac_i9.ff_inst
   Register : hilbert0.mac_i8.ff_inst
   Register : hilbert0.mac_i7.ff_inst
   Register : hilbert0.mac_i6.ff_inst
   Register : hilbert0.mac_i5.ff_inst
   Register : hilbert0.mac_i4.ff_inst
   Register : hilbert0.mac_i3.ff_inst
   Register : hilbert0.mac_i2.ff_inst
   Register : hilbert0.mac_i1.ff_inst

                                   Page 33





GSR Usage (cont)
----------------
   Register : hilbert0.counter_i6.ff_inst
   Register : hilbert0.counter_i5.ff_inst
   Register : hilbert0.counter_i4.ff_inst
   Register : hilbert0.counter_i3.ff_inst
   Register : hilbert0.counter_i2.ff_inst
   Register : hilbert0.counter_i1.ff_inst
   Register : hilbert0.data_o_i0_i15.ff_inst
   Register : hilbert0.data_o_i0_i14.ff_inst
   Register : hilbert0.data_o_i0_i13.ff_inst
   Register : hilbert0.data_o_i0_i12.ff_inst
   Register : hilbert0.data_o_i0_i11.ff_inst
   Register : hilbert0.data_o_i0_i10.ff_inst
   Register : hilbert0.data_o_i0_i9.ff_inst
   Register : hilbert0.data_o_i0_i8.ff_inst
   Register : hilbert0.data_o_i0_i7.ff_inst
   Register : hilbert0.data_o_i0_i6.ff_inst
   Register : hilbert0.data_o_i0_i5.ff_inst
   Register : hilbert0.data_o_i0_i4.ff_inst
   Register : hilbert0.data_o_i0_i3.ff_inst
   Register : hilbert0.data_o_i0_i2.ff_inst
   Register : hilbert0.data_o_i0_i1.ff_inst
   Register : hilbert0.dline[80]_i0_i15.ff_inst
   Register : hilbert0.dline[80]_i0_i14.ff_inst
   Register : hilbert0.dline[80]_i0_i13.ff_inst
   Register : hilbert0.dline[80]_i0_i12.ff_inst
   Register : hilbert0.dline[80]_i0_i11.ff_inst
   Register : hilbert0.dline[80]_i0_i10.ff_inst
   Register : hilbert0.dline[80]_i0_i9.ff_inst
   Register : hilbert0.dline[80]_i0_i8.ff_inst
   Register : hilbert0.dline[80]_i0_i7.ff_inst
   Register : hilbert0.dline[80]_i0_i6.ff_inst
   Register : hilbert0.dline[80]_i0_i5.ff_inst
   Register : hilbert0.dline[80]_i0_i4.ff_inst
   Register : hilbert0.dline[80]_i0_i3.ff_inst
   Register : hilbert0.dline[80]_i0_i2.ff_inst
   Register : hilbert0.dline[80]_i0_i1.ff_inst
   Register : hilbert0.dline[79]_i0_i15.ff_inst
   Register : hilbert0.dline[79]_i0_i14.ff_inst
   Register : hilbert0.dline[79]_i0_i13.ff_inst
   Register : hilbert0.dline[79]_i0_i12.ff_inst
   Register : hilbert0.dline[79]_i0_i11.ff_inst
   Register : hilbert0.dline[79]_i0_i10.ff_inst
   Register : hilbert0.dline[79]_i0_i9.ff_inst
   Register : hilbert0.dline[79]_i0_i8.ff_inst
   Register : hilbert0.dline[79]_i0_i7.ff_inst
   Register : hilbert0.dline[79]_i0_i6.ff_inst
   Register : hilbert0.dline[79]_i0_i5.ff_inst
   Register : hilbert0.dline[79]_i0_i4.ff_inst
   Register : hilbert0.dline[79]_i0_i3.ff_inst
   Register : hilbert0.dline[79]_i0_i2.ff_inst
   Register : hilbert0.dline[79]_i0_i1.ff_inst
   Register : hilbert0.dline[78]_i0_i15.ff_inst
   Register : hilbert0.dline[78]_i0_i14.ff_inst
   Register : hilbert0.dline[78]_i0_i13.ff_inst
   Register : hilbert0.dline[78]_i0_i12.ff_inst
   Register : hilbert0.dline[78]_i0_i11.ff_inst
   Register : hilbert0.dline[78]_i0_i10.ff_inst

                                   Page 34





GSR Usage (cont)
----------------
   Register : hilbert0.dline[78]_i0_i9.ff_inst
   Register : hilbert0.dline[78]_i0_i8.ff_inst
   Register : hilbert0.dline[78]_i0_i7.ff_inst
   Register : hilbert0.dline[78]_i0_i6.ff_inst
   Register : hilbert0.dline[78]_i0_i5.ff_inst
   Register : hilbert0.dline[78]_i0_i4.ff_inst
   Register : hilbert0.dline[78]_i0_i3.ff_inst
   Register : hilbert0.dline[78]_i0_i2.ff_inst
   Register : hilbert0.dline[78]_i0_i1.ff_inst
   Register : hilbert0.dline[77]_i0_i15.ff_inst
   Register : hilbert0.dline[77]_i0_i14.ff_inst
   Register : hilbert0.dline[77]_i0_i13.ff_inst
   Register : hilbert0.dline[77]_i0_i12.ff_inst
   Register : hilbert0.dline[77]_i0_i11.ff_inst
   Register : hilbert0.dline[77]_i0_i10.ff_inst
   Register : hilbert0.dline[77]_i0_i9.ff_inst
   Register : hilbert0.dline[77]_i0_i8.ff_inst
   Register : hilbert0.dline[77]_i0_i7.ff_inst
   Register : hilbert0.dline[77]_i0_i6.ff_inst
   Register : hilbert0.dline[77]_i0_i5.ff_inst
   Register : hilbert0.dline[77]_i0_i4.ff_inst
   Register : hilbert0.dline[77]_i0_i3.ff_inst
   Register : hilbert0.dline[77]_i0_i2.ff_inst
   Register : hilbert0.dline[77]_i0_i1.ff_inst
   Register : hilbert0.dline[76]_i0_i15.ff_inst
   Register : hilbert0.dline[76]_i0_i14.ff_inst
   Register : hilbert0.dline[76]_i0_i13.ff_inst
   Register : hilbert0.dline[76]_i0_i12.ff_inst
   Register : hilbert0.dline[76]_i0_i11.ff_inst
   Register : hilbert0.dline[76]_i0_i10.ff_inst
   Register : hilbert0.dline[76]_i0_i9.ff_inst
   Register : hilbert0.dline[76]_i0_i8.ff_inst
   Register : hilbert0.dline[76]_i0_i7.ff_inst
   Register : hilbert0.dline[76]_i0_i6.ff_inst
   Register : hilbert0.dline[76]_i0_i5.ff_inst
   Register : hilbert0.dline[76]_i0_i4.ff_inst
   Register : hilbert0.dline[76]_i0_i3.ff_inst
   Register : hilbert0.dline[76]_i0_i2.ff_inst
   Register : hilbert0.dline[76]_i0_i1.ff_inst
   Register : hilbert0.dline[75]_i0_i15.ff_inst
   Register : hilbert0.dline[75]_i0_i14.ff_inst
   Register : hilbert0.dline[75]_i0_i13.ff_inst
   Register : hilbert0.dline[75]_i0_i12.ff_inst
   Register : hilbert0.dline[75]_i0_i11.ff_inst
   Register : hilbert0.dline[75]_i0_i10.ff_inst
   Register : hilbert0.dline[75]_i0_i9.ff_inst
   Register : hilbert0.dline[75]_i0_i8.ff_inst
   Register : hilbert0.dline[75]_i0_i7.ff_inst
   Register : hilbert0.dline[75]_i0_i6.ff_inst
   Register : hilbert0.dline[75]_i0_i5.ff_inst
   Register : hilbert0.dline[75]_i0_i4.ff_inst
   Register : hilbert0.dline[75]_i0_i3.ff_inst
   Register : hilbert0.dline[75]_i0_i2.ff_inst
   Register : hilbert0.dline[75]_i0_i1.ff_inst
   Register : hilbert0.dline[74]_i0_i15.ff_inst
   Register : hilbert0.dline[74]_i0_i14.ff_inst
   Register : hilbert0.dline[74]_i0_i13.ff_inst

                                   Page 35





GSR Usage (cont)
----------------
   Register : hilbert0.dline[74]_i0_i12.ff_inst
   Register : hilbert0.dline[74]_i0_i11.ff_inst
   Register : hilbert0.dline[74]_i0_i10.ff_inst
   Register : hilbert0.dline[74]_i0_i9.ff_inst
   Register : hilbert0.dline[74]_i0_i8.ff_inst
   Register : hilbert0.dline[74]_i0_i7.ff_inst
   Register : hilbert0.dline[74]_i0_i6.ff_inst
   Register : hilbert0.dline[74]_i0_i5.ff_inst
   Register : hilbert0.dline[74]_i0_i4.ff_inst
   Register : hilbert0.dline[74]_i0_i3.ff_inst
   Register : hilbert0.dline[74]_i0_i2.ff_inst
   Register : hilbert0.dline[74]_i0_i1.ff_inst
   Register : hilbert0.dline[73]_i0_i15.ff_inst
   Register : hilbert0.dline[73]_i0_i14.ff_inst
   Register : hilbert0.dline[73]_i0_i13.ff_inst
   Register : hilbert0.dline[73]_i0_i12.ff_inst
   Register : hilbert0.dline[73]_i0_i11.ff_inst
   Register : hilbert0.dline[73]_i0_i10.ff_inst
   Register : hilbert0.dline[73]_i0_i9.ff_inst
   Register : hilbert0.dline[73]_i0_i8.ff_inst
   Register : hilbert0.dline[73]_i0_i7.ff_inst
   Register : hilbert0.dline[73]_i0_i6.ff_inst
   Register : hilbert0.dline[73]_i0_i5.ff_inst
   Register : hilbert0.dline[73]_i0_i4.ff_inst
   Register : hilbert0.dline[73]_i0_i3.ff_inst
   Register : hilbert0.dline[73]_i0_i2.ff_inst
   Register : hilbert0.dline[73]_i0_i1.ff_inst
   Register : hilbert0.dline[72]_i0_i15.ff_inst
   Register : hilbert0.dline[72]_i0_i14.ff_inst
   Register : hilbert0.dline[72]_i0_i13.ff_inst
   Register : hilbert0.dline[72]_i0_i12.ff_inst
   Register : hilbert0.dline[72]_i0_i11.ff_inst
   Register : hilbert0.dline[72]_i0_i10.ff_inst
   Register : hilbert0.dline[72]_i0_i9.ff_inst
   Register : hilbert0.dline[72]_i0_i8.ff_inst
   Register : hilbert0.dline[72]_i0_i7.ff_inst
   Register : hilbert0.dline[72]_i0_i6.ff_inst
   Register : hilbert0.dline[72]_i0_i5.ff_inst
   Register : hilbert0.dline[72]_i0_i4.ff_inst
   Register : hilbert0.dline[72]_i0_i3.ff_inst
   Register : hilbert0.dline[72]_i0_i2.ff_inst
   Register : hilbert0.dline[72]_i0_i1.ff_inst
   Register : hilbert0.dline[71]_i0_i15.ff_inst
   Register : hilbert0.dline[71]_i0_i14.ff_inst
   Register : hilbert0.dline[71]_i0_i13.ff_inst
   Register : hilbert0.dline[71]_i0_i12.ff_inst
   Register : hilbert0.dline[71]_i0_i11.ff_inst
   Register : hilbert0.dline[71]_i0_i10.ff_inst
   Register : hilbert0.dline[71]_i0_i9.ff_inst
   Register : hilbert0.dline[71]_i0_i8.ff_inst
   Register : hilbert0.dline[71]_i0_i7.ff_inst
   Register : hilbert0.dline[71]_i0_i6.ff_inst
   Register : hilbert0.dline[71]_i0_i5.ff_inst
   Register : hilbert0.dline[71]_i0_i4.ff_inst
   Register : hilbert0.dline[71]_i0_i3.ff_inst
   Register : hilbert0.dline[71]_i0_i2.ff_inst
   Register : hilbert0.dline[71]_i0_i1.ff_inst

                                   Page 36





GSR Usage (cont)
----------------
   Register : hilbert0.dline[70]_i0_i15.ff_inst
   Register : hilbert0.dline[70]_i0_i14.ff_inst
   Register : hilbert0.dline[70]_i0_i13.ff_inst
   Register : hilbert0.dline[70]_i0_i12.ff_inst
   Register : hilbert0.dline[70]_i0_i11.ff_inst
   Register : hilbert0.dline[70]_i0_i10.ff_inst
   Register : hilbert0.dline[70]_i0_i9.ff_inst
   Register : hilbert0.dline[70]_i0_i8.ff_inst
   Register : hilbert0.dline[70]_i0_i7.ff_inst
   Register : hilbert0.dline[70]_i0_i6.ff_inst
   Register : hilbert0.dline[70]_i0_i5.ff_inst
   Register : hilbert0.dline[70]_i0_i4.ff_inst
   Register : hilbert0.dline[70]_i0_i3.ff_inst
   Register : hilbert0.dline[70]_i0_i2.ff_inst
   Register : hilbert0.dline[70]_i0_i1.ff_inst
   Register : hilbert0.dline[69]_i0_i15.ff_inst
   Register : hilbert0.dline[69]_i0_i14.ff_inst
   Register : hilbert0.dline[69]_i0_i13.ff_inst
   Register : hilbert0.dline[69]_i0_i12.ff_inst
   Register : hilbert0.dline[69]_i0_i11.ff_inst
   Register : hilbert0.dline[69]_i0_i10.ff_inst
   Register : hilbert0.dline[69]_i0_i9.ff_inst
   Register : hilbert0.dline[69]_i0_i8.ff_inst
   Register : hilbert0.dline[69]_i0_i7.ff_inst
   Register : hilbert0.dline[69]_i0_i6.ff_inst
   Register : hilbert0.dline[69]_i0_i5.ff_inst
   Register : hilbert0.dline[69]_i0_i4.ff_inst
   Register : hilbert0.dline[69]_i0_i3.ff_inst
   Register : hilbert0.dline[69]_i0_i2.ff_inst
   Register : hilbert0.dline[69]_i0_i1.ff_inst
   Register : hilbert0.dline[68]_i0_i15.ff_inst
   Register : hilbert0.dline[68]_i0_i14.ff_inst
   Register : hilbert0.dline[68]_i0_i13.ff_inst
   Register : hilbert0.dline[68]_i0_i12.ff_inst
   Register : hilbert0.dline[68]_i0_i11.ff_inst
   Register : hilbert0.dline[68]_i0_i10.ff_inst
   Register : hilbert0.dline[68]_i0_i9.ff_inst
   Register : hilbert0.dline[68]_i0_i8.ff_inst
   Register : hilbert0.dline[68]_i0_i7.ff_inst
   Register : hilbert0.dline[68]_i0_i6.ff_inst
   Register : hilbert0.dline[68]_i0_i5.ff_inst
   Register : hilbert0.dline[68]_i0_i4.ff_inst
   Register : hilbert0.dline[68]_i0_i3.ff_inst
   Register : hilbert0.dline[68]_i0_i2.ff_inst
   Register : hilbert0.dline[68]_i0_i1.ff_inst
   Register : hilbert0.dline[67]_i0_i15.ff_inst
   Register : hilbert0.dline[67]_i0_i14.ff_inst
   Register : hilbert0.dline[67]_i0_i13.ff_inst
   Register : hilbert0.dline[67]_i0_i12.ff_inst
   Register : hilbert0.dline[67]_i0_i11.ff_inst
   Register : hilbert0.dline[67]_i0_i10.ff_inst
   Register : hilbert0.dline[67]_i0_i9.ff_inst
   Register : hilbert0.dline[67]_i0_i8.ff_inst
   Register : hilbert0.dline[67]_i0_i7.ff_inst
   Register : hilbert0.dline[67]_i0_i6.ff_inst
   Register : hilbert0.dline[67]_i0_i5.ff_inst
   Register : hilbert0.dline[67]_i0_i4.ff_inst

                                   Page 37





GSR Usage (cont)
----------------
   Register : hilbert0.dline[67]_i0_i3.ff_inst
   Register : hilbert0.dline[67]_i0_i2.ff_inst
   Register : hilbert0.dline[67]_i0_i1.ff_inst
   Register : hilbert0.dline[66]_i0_i15.ff_inst
   Register : hilbert0.dline[66]_i0_i14.ff_inst
   Register : hilbert0.dline[66]_i0_i13.ff_inst
   Register : hilbert0.dline[66]_i0_i12.ff_inst
   Register : hilbert0.dline[66]_i0_i11.ff_inst
   Register : hilbert0.dline[66]_i0_i10.ff_inst
   Register : hilbert0.dline[66]_i0_i9.ff_inst
   Register : hilbert0.dline[66]_i0_i8.ff_inst
   Register : hilbert0.dline[66]_i0_i7.ff_inst
   Register : hilbert0.dline[66]_i0_i6.ff_inst
   Register : hilbert0.dline[66]_i0_i5.ff_inst
   Register : hilbert0.dline[66]_i0_i4.ff_inst
   Register : hilbert0.dline[66]_i0_i3.ff_inst
   Register : hilbert0.dline[66]_i0_i2.ff_inst
   Register : hilbert0.dline[66]_i0_i1.ff_inst
   Register : hilbert0.dline[65]_i0_i15.ff_inst
   Register : hilbert0.dline[65]_i0_i14.ff_inst
   Register : hilbert0.dline[65]_i0_i13.ff_inst
   Register : hilbert0.dline[65]_i0_i12.ff_inst
   Register : hilbert0.dline[65]_i0_i11.ff_inst
   Register : hilbert0.dline[65]_i0_i10.ff_inst
   Register : hilbert0.dline[65]_i0_i9.ff_inst
   Register : hilbert0.dline[65]_i0_i8.ff_inst
   Register : hilbert0.dline[65]_i0_i7.ff_inst
   Register : hilbert0.dline[65]_i0_i6.ff_inst
   Register : hilbert0.dline[65]_i0_i5.ff_inst
   Register : hilbert0.dline[65]_i0_i4.ff_inst
   Register : hilbert0.dline[65]_i0_i3.ff_inst
   Register : hilbert0.dline[65]_i0_i2.ff_inst
   Register : hilbert0.dline[65]_i0_i1.ff_inst
   Register : hilbert0.dline[64]_i0_i15.ff_inst
   Register : hilbert0.dline[64]_i0_i14.ff_inst
   Register : hilbert0.dline[64]_i0_i13.ff_inst
   Register : hilbert0.dline[64]_i0_i12.ff_inst
   Register : hilbert0.dline[64]_i0_i11.ff_inst
   Register : hilbert0.dline[64]_i0_i10.ff_inst
   Register : hilbert0.dline[64]_i0_i9.ff_inst
   Register : hilbert0.dline[64]_i0_i8.ff_inst
   Register : hilbert0.dline[64]_i0_i7.ff_inst
   Register : hilbert0.dline[64]_i0_i6.ff_inst
   Register : hilbert0.dline[64]_i0_i5.ff_inst
   Register : hilbert0.dline[64]_i0_i4.ff_inst
   Register : hilbert0.dline[64]_i0_i3.ff_inst
   Register : hilbert0.dline[64]_i0_i2.ff_inst
   Register : hilbert0.dline[64]_i0_i1.ff_inst
   Register : hilbert0.dline[63]_i0_i15.ff_inst
   Register : hilbert0.dline[63]_i0_i14.ff_inst
   Register : hilbert0.dline[63]_i0_i13.ff_inst
   Register : hilbert0.dline[63]_i0_i12.ff_inst
   Register : hilbert0.dline[63]_i0_i11.ff_inst
   Register : hilbert0.dline[63]_i0_i10.ff_inst
   Register : hilbert0.dline[63]_i0_i9.ff_inst
   Register : hilbert0.dline[63]_i0_i8.ff_inst
   Register : hilbert0.dline[63]_i0_i7.ff_inst

                                   Page 38





GSR Usage (cont)
----------------
   Register : hilbert0.dline[63]_i0_i6.ff_inst
   Register : hilbert0.dline[63]_i0_i5.ff_inst
   Register : hilbert0.dline[63]_i0_i4.ff_inst
   Register : hilbert0.dline[63]_i0_i3.ff_inst
   Register : hilbert0.dline[63]_i0_i2.ff_inst
   Register : hilbert0.dline[63]_i0_i1.ff_inst
   Register : hilbert0.dline[62]_i0_i15.ff_inst
   Register : hilbert0.dline[62]_i0_i14.ff_inst
   Register : hilbert0.dline[62]_i0_i13.ff_inst
   Register : hilbert0.dline[62]_i0_i12.ff_inst
   Register : hilbert0.dline[62]_i0_i11.ff_inst
   Register : hilbert0.dline[62]_i0_i10.ff_inst
   Register : hilbert0.dline[62]_i0_i9.ff_inst
   Register : hilbert0.dline[62]_i0_i8.ff_inst
   Register : hilbert0.dline[62]_i0_i7.ff_inst
   Register : hilbert0.dline[62]_i0_i6.ff_inst
   Register : hilbert0.dline[62]_i0_i5.ff_inst
   Register : hilbert0.dline[62]_i0_i4.ff_inst
   Register : hilbert0.dline[62]_i0_i3.ff_inst
   Register : hilbert0.dline[62]_i0_i2.ff_inst
   Register : hilbert0.dline[62]_i0_i1.ff_inst
   Register : hilbert0.dline[61]_i0_i15.ff_inst
   Register : hilbert0.dline[61]_i0_i14.ff_inst
   Register : hilbert0.dline[61]_i0_i13.ff_inst
   Register : hilbert0.dline[61]_i0_i12.ff_inst
   Register : hilbert0.dline[61]_i0_i11.ff_inst
   Register : hilbert0.dline[61]_i0_i10.ff_inst
   Register : hilbert0.dline[61]_i0_i9.ff_inst
   Register : hilbert0.dline[61]_i0_i8.ff_inst
   Register : hilbert0.dline[61]_i0_i7.ff_inst
   Register : hilbert0.dline[61]_i0_i6.ff_inst
   Register : hilbert0.dline[61]_i0_i5.ff_inst
   Register : hilbert0.dline[61]_i0_i4.ff_inst
   Register : hilbert0.dline[61]_i0_i3.ff_inst
   Register : hilbert0.dline[61]_i0_i2.ff_inst
   Register : hilbert0.dline[61]_i0_i1.ff_inst
   Register : hilbert0.dline[60]_i0_i15.ff_inst
   Register : hilbert0.dline[60]_i0_i14.ff_inst
   Register : hilbert0.dline[60]_i0_i13.ff_inst
   Register : hilbert0.dline[60]_i0_i12.ff_inst
   Register : hilbert0.dline[60]_i0_i11.ff_inst
   Register : hilbert0.dline[60]_i0_i10.ff_inst
   Register : hilbert0.dline[60]_i0_i9.ff_inst
   Register : hilbert0.dline[60]_i0_i8.ff_inst
   Register : hilbert0.dline[60]_i0_i7.ff_inst
   Register : hilbert0.dline[60]_i0_i6.ff_inst
   Register : hilbert0.dline[60]_i0_i5.ff_inst
   Register : hilbert0.dline[60]_i0_i4.ff_inst
   Register : hilbert0.dline[60]_i0_i3.ff_inst
   Register : hilbert0.dline[60]_i0_i2.ff_inst
   Register : hilbert0.dline[60]_i0_i1.ff_inst
   Register : hilbert0.dline[59]_i0_i15.ff_inst
   Register : hilbert0.dline[59]_i0_i14.ff_inst
   Register : hilbert0.dline[59]_i0_i13.ff_inst
   Register : hilbert0.dline[59]_i0_i12.ff_inst
   Register : hilbert0.dline[59]_i0_i11.ff_inst
   Register : hilbert0.dline[59]_i0_i10.ff_inst

                                   Page 39





GSR Usage (cont)
----------------
   Register : hilbert0.dline[59]_i0_i9.ff_inst
   Register : hilbert0.dline[59]_i0_i8.ff_inst
   Register : hilbert0.dline[59]_i0_i7.ff_inst
   Register : hilbert0.dline[59]_i0_i6.ff_inst
   Register : hilbert0.dline[59]_i0_i5.ff_inst
   Register : hilbert0.dline[59]_i0_i4.ff_inst
   Register : hilbert0.dline[59]_i0_i3.ff_inst
   Register : hilbert0.dline[59]_i0_i2.ff_inst
   Register : hilbert0.dline[59]_i0_i1.ff_inst
   Register : hilbert0.dline[58]_i0_i15.ff_inst
   Register : hilbert0.dline[58]_i0_i14.ff_inst
   Register : hilbert0.dline[58]_i0_i13.ff_inst
   Register : hilbert0.dline[58]_i0_i12.ff_inst
   Register : hilbert0.dline[58]_i0_i11.ff_inst
   Register : hilbert0.dline[58]_i0_i10.ff_inst
   Register : hilbert0.dline[58]_i0_i9.ff_inst
   Register : hilbert0.dline[58]_i0_i8.ff_inst
   Register : hilbert0.dline[58]_i0_i7.ff_inst
   Register : hilbert0.dline[58]_i0_i6.ff_inst
   Register : hilbert0.dline[58]_i0_i5.ff_inst
   Register : hilbert0.dline[58]_i0_i4.ff_inst
   Register : hilbert0.dline[58]_i0_i3.ff_inst
   Register : hilbert0.dline[58]_i0_i2.ff_inst
   Register : hilbert0.dline[58]_i0_i1.ff_inst
   Register : hilbert0.dline[57]_i0_i15.ff_inst
   Register : hilbert0.dline[57]_i0_i14.ff_inst
   Register : hilbert0.dline[57]_i0_i13.ff_inst
   Register : hilbert0.dline[57]_i0_i12.ff_inst
   Register : hilbert0.dline[57]_i0_i11.ff_inst
   Register : hilbert0.dline[57]_i0_i10.ff_inst
   Register : hilbert0.dline[57]_i0_i9.ff_inst
   Register : hilbert0.dline[57]_i0_i8.ff_inst
   Register : hilbert0.dline[57]_i0_i7.ff_inst
   Register : hilbert0.dline[57]_i0_i6.ff_inst
   Register : hilbert0.dline[57]_i0_i5.ff_inst
   Register : hilbert0.dline[57]_i0_i4.ff_inst
   Register : hilbert0.dline[57]_i0_i3.ff_inst
   Register : hilbert0.dline[57]_i0_i2.ff_inst
   Register : hilbert0.dline[57]_i0_i1.ff_inst
   Register : hilbert0.dline[56]_i0_i15.ff_inst
   Register : hilbert0.dline[56]_i0_i14.ff_inst
   Register : hilbert0.dline[56]_i0_i13.ff_inst
   Register : hilbert0.dline[56]_i0_i12.ff_inst
   Register : hilbert0.dline[56]_i0_i11.ff_inst
   Register : hilbert0.dline[56]_i0_i10.ff_inst
   Register : hilbert0.dline[56]_i0_i9.ff_inst
   Register : hilbert0.dline[56]_i0_i8.ff_inst
   Register : hilbert0.dline[56]_i0_i7.ff_inst
   Register : hilbert0.dline[56]_i0_i6.ff_inst
   Register : hilbert0.dline[56]_i0_i5.ff_inst
   Register : hilbert0.dline[56]_i0_i4.ff_inst
   Register : hilbert0.dline[56]_i0_i3.ff_inst
   Register : hilbert0.dline[56]_i0_i2.ff_inst
   Register : hilbert0.dline[56]_i0_i1.ff_inst
   Register : hilbert0.dline[55]_i0_i15.ff_inst
   Register : hilbert0.dline[55]_i0_i14.ff_inst
   Register : hilbert0.dline[55]_i0_i13.ff_inst

                                   Page 40





GSR Usage (cont)
----------------
   Register : hilbert0.dline[55]_i0_i12.ff_inst
   Register : hilbert0.dline[55]_i0_i11.ff_inst
   Register : hilbert0.dline[55]_i0_i10.ff_inst
   Register : hilbert0.dline[55]_i0_i9.ff_inst
   Register : hilbert0.dline[55]_i0_i8.ff_inst
   Register : hilbert0.dline[55]_i0_i7.ff_inst
   Register : hilbert0.dline[55]_i0_i6.ff_inst
   Register : hilbert0.dline[55]_i0_i5.ff_inst
   Register : hilbert0.dline[55]_i0_i4.ff_inst
   Register : hilbert0.dline[55]_i0_i3.ff_inst
   Register : hilbert0.dline[55]_i0_i2.ff_inst
   Register : hilbert0.dline[55]_i0_i1.ff_inst
   Register : hilbert0.dline[54]_i0_i15.ff_inst
   Register : hilbert0.dline[54]_i0_i14.ff_inst
   Register : hilbert0.dline[54]_i0_i13.ff_inst
   Register : hilbert0.dline[54]_i0_i12.ff_inst
   Register : hilbert0.dline[54]_i0_i11.ff_inst
   Register : hilbert0.dline[54]_i0_i10.ff_inst
   Register : hilbert0.dline[54]_i0_i9.ff_inst
   Register : hilbert0.dline[54]_i0_i8.ff_inst
   Register : hilbert0.dline[54]_i0_i7.ff_inst
   Register : hilbert0.dline[54]_i0_i6.ff_inst
   Register : hilbert0.dline[54]_i0_i5.ff_inst
   Register : hilbert0.dline[54]_i0_i4.ff_inst
   Register : hilbert0.dline[54]_i0_i3.ff_inst
   Register : hilbert0.dline[54]_i0_i2.ff_inst
   Register : hilbert0.dline[54]_i0_i1.ff_inst
   Register : hilbert0.dline[53]_i0_i15.ff_inst
   Register : hilbert0.dline[53]_i0_i14.ff_inst
   Register : hilbert0.dline[53]_i0_i13.ff_inst
   Register : hilbert0.dline[53]_i0_i12.ff_inst
   Register : hilbert0.dline[53]_i0_i11.ff_inst
   Register : hilbert0.dline[53]_i0_i10.ff_inst
   Register : hilbert0.dline[53]_i0_i9.ff_inst
   Register : hilbert0.dline[53]_i0_i8.ff_inst
   Register : hilbert0.dline[53]_i0_i7.ff_inst
   Register : hilbert0.dline[53]_i0_i6.ff_inst
   Register : hilbert0.dline[53]_i0_i5.ff_inst
   Register : hilbert0.dline[53]_i0_i4.ff_inst
   Register : hilbert0.dline[53]_i0_i3.ff_inst
   Register : hilbert0.dline[53]_i0_i2.ff_inst
   Register : hilbert0.dline[53]_i0_i1.ff_inst
   Register : hilbert0.dline[52]_i0_i15.ff_inst
   Register : hilbert0.dline[52]_i0_i14.ff_inst
   Register : hilbert0.dline[52]_i0_i13.ff_inst
   Register : hilbert0.dline[52]_i0_i12.ff_inst
   Register : hilbert0.dline[52]_i0_i11.ff_inst
   Register : hilbert0.dline[52]_i0_i10.ff_inst
   Register : hilbert0.dline[52]_i0_i9.ff_inst
   Register : hilbert0.dline[52]_i0_i8.ff_inst
   Register : hilbert0.dline[52]_i0_i7.ff_inst
   Register : hilbert0.dline[52]_i0_i6.ff_inst
   Register : hilbert0.dline[52]_i0_i5.ff_inst
   Register : hilbert0.dline[52]_i0_i4.ff_inst
   Register : hilbert0.dline[52]_i0_i3.ff_inst
   Register : hilbert0.dline[52]_i0_i2.ff_inst
   Register : hilbert0.dline[52]_i0_i1.ff_inst

                                   Page 41





GSR Usage (cont)
----------------
   Register : hilbert0.dline[51]_i0_i15.ff_inst
   Register : hilbert0.dline[51]_i0_i14.ff_inst
   Register : hilbert0.dline[51]_i0_i13.ff_inst
   Register : hilbert0.dline[51]_i0_i12.ff_inst
   Register : hilbert0.dline[51]_i0_i11.ff_inst
   Register : hilbert0.dline[51]_i0_i10.ff_inst
   Register : hilbert0.dline[51]_i0_i9.ff_inst
   Register : hilbert0.dline[51]_i0_i8.ff_inst
   Register : hilbert0.dline[51]_i0_i7.ff_inst
   Register : hilbert0.dline[51]_i0_i6.ff_inst
   Register : hilbert0.dline[51]_i0_i5.ff_inst
   Register : hilbert0.dline[51]_i0_i4.ff_inst
   Register : hilbert0.dline[51]_i0_i3.ff_inst
   Register : hilbert0.dline[51]_i0_i2.ff_inst
   Register : hilbert0.dline[51]_i0_i1.ff_inst
   Register : hilbert0.dline[50]_i0_i15.ff_inst
   Register : hilbert0.dline[50]_i0_i14.ff_inst
   Register : hilbert0.dline[50]_i0_i13.ff_inst
   Register : hilbert0.dline[50]_i0_i12.ff_inst
   Register : hilbert0.dline[50]_i0_i11.ff_inst
   Register : hilbert0.dline[50]_i0_i10.ff_inst
   Register : hilbert0.dline[50]_i0_i9.ff_inst
   Register : hilbert0.dline[50]_i0_i8.ff_inst
   Register : hilbert0.dline[50]_i0_i7.ff_inst
   Register : hilbert0.dline[50]_i0_i6.ff_inst
   Register : hilbert0.dline[50]_i0_i5.ff_inst
   Register : hilbert0.dline[50]_i0_i4.ff_inst
   Register : hilbert0.dline[50]_i0_i3.ff_inst
   Register : hilbert0.dline[50]_i0_i2.ff_inst
   Register : hilbert0.dline[50]_i0_i1.ff_inst
   Register : hilbert0.dline[49]_i0_i15.ff_inst
   Register : hilbert0.dline[49]_i0_i14.ff_inst
   Register : hilbert0.dline[49]_i0_i13.ff_inst
   Register : hilbert0.dline[49]_i0_i12.ff_inst
   Register : hilbert0.dline[49]_i0_i11.ff_inst
   Register : hilbert0.dline[49]_i0_i10.ff_inst
   Register : hilbert0.dline[49]_i0_i9.ff_inst
   Register : hilbert0.dline[49]_i0_i8.ff_inst
   Register : hilbert0.dline[49]_i0_i7.ff_inst
   Register : hilbert0.dline[49]_i0_i6.ff_inst
   Register : hilbert0.dline[49]_i0_i5.ff_inst
   Register : hilbert0.dline[49]_i0_i4.ff_inst
   Register : hilbert0.dline[49]_i0_i3.ff_inst
   Register : hilbert0.dline[49]_i0_i2.ff_inst
   Register : hilbert0.dline[49]_i0_i1.ff_inst
   Register : hilbert0.dline[48]_i0_i15.ff_inst
   Register : hilbert0.dline[48]_i0_i14.ff_inst
   Register : hilbert0.dline[48]_i0_i13.ff_inst
   Register : hilbert0.dline[48]_i0_i12.ff_inst
   Register : hilbert0.dline[48]_i0_i11.ff_inst
   Register : hilbert0.dline[48]_i0_i10.ff_inst
   Register : hilbert0.dline[48]_i0_i9.ff_inst
   Register : hilbert0.dline[48]_i0_i8.ff_inst
   Register : hilbert0.dline[48]_i0_i7.ff_inst
   Register : hilbert0.dline[48]_i0_i6.ff_inst
   Register : hilbert0.dline[48]_i0_i5.ff_inst
   Register : hilbert0.dline[48]_i0_i4.ff_inst

                                   Page 42





GSR Usage (cont)
----------------
   Register : hilbert0.dline[48]_i0_i3.ff_inst
   Register : hilbert0.dline[48]_i0_i2.ff_inst
   Register : hilbert0.dline[48]_i0_i1.ff_inst
   Register : hilbert0.dline[47]_i0_i15.ff_inst
   Register : hilbert0.dline[47]_i0_i14.ff_inst
   Register : hilbert0.dline[47]_i0_i13.ff_inst
   Register : hilbert0.dline[47]_i0_i12.ff_inst
   Register : hilbert0.dline[47]_i0_i11.ff_inst
   Register : hilbert0.dline[47]_i0_i10.ff_inst
   Register : hilbert0.dline[47]_i0_i9.ff_inst
   Register : hilbert0.dline[47]_i0_i8.ff_inst
   Register : hilbert0.dline[47]_i0_i7.ff_inst
   Register : hilbert0.dline[47]_i0_i6.ff_inst
   Register : hilbert0.dline[47]_i0_i5.ff_inst
   Register : hilbert0.dline[47]_i0_i4.ff_inst
   Register : hilbert0.dline[47]_i0_i3.ff_inst
   Register : hilbert0.dline[47]_i0_i2.ff_inst
   Register : hilbert0.dline[47]_i0_i1.ff_inst
   Register : hilbert0.dline[46]_i0_i15.ff_inst
   Register : hilbert0.dline[46]_i0_i14.ff_inst
   Register : hilbert0.dline[46]_i0_i13.ff_inst
   Register : hilbert0.dline[46]_i0_i12.ff_inst
   Register : hilbert0.dline[46]_i0_i11.ff_inst
   Register : hilbert0.dline[46]_i0_i10.ff_inst
   Register : hilbert0.dline[46]_i0_i9.ff_inst
   Register : hilbert0.dline[46]_i0_i8.ff_inst
   Register : hilbert0.dline[46]_i0_i7.ff_inst
   Register : hilbert0.dline[46]_i0_i6.ff_inst
   Register : hilbert0.dline[46]_i0_i5.ff_inst
   Register : hilbert0.dline[46]_i0_i4.ff_inst
   Register : hilbert0.dline[46]_i0_i3.ff_inst
   Register : hilbert0.dline[46]_i0_i2.ff_inst
   Register : hilbert0.dline[46]_i0_i1.ff_inst
   Register : hilbert0.dline[45]_i0_i15.ff_inst
   Register : hilbert0.dline[45]_i0_i14.ff_inst
   Register : hilbert0.dline[45]_i0_i13.ff_inst
   Register : hilbert0.dline[45]_i0_i12.ff_inst
   Register : hilbert0.dline[45]_i0_i11.ff_inst
   Register : hilbert0.dline[45]_i0_i10.ff_inst
   Register : hilbert0.dline[45]_i0_i9.ff_inst
   Register : hilbert0.dline[45]_i0_i8.ff_inst
   Register : hilbert0.dline[45]_i0_i7.ff_inst
   Register : hilbert0.dline[45]_i0_i6.ff_inst
   Register : hilbert0.dline[45]_i0_i5.ff_inst
   Register : hilbert0.dline[45]_i0_i4.ff_inst
   Register : hilbert0.dline[45]_i0_i3.ff_inst
   Register : hilbert0.dline[45]_i0_i2.ff_inst
   Register : hilbert0.dline[45]_i0_i1.ff_inst
   Register : hilbert0.dline[44]_i0_i15.ff_inst
   Register : hilbert0.dline[44]_i0_i14.ff_inst
   Register : hilbert0.dline[44]_i0_i13.ff_inst
   Register : hilbert0.dline[44]_i0_i12.ff_inst
   Register : hilbert0.dline[44]_i0_i11.ff_inst
   Register : hilbert0.dline[44]_i0_i10.ff_inst
   Register : hilbert0.dline[44]_i0_i9.ff_inst
   Register : hilbert0.dline[44]_i0_i8.ff_inst
   Register : hilbert0.dline[44]_i0_i7.ff_inst

                                   Page 43





GSR Usage (cont)
----------------
   Register : hilbert0.dline[44]_i0_i6.ff_inst
   Register : hilbert0.dline[44]_i0_i5.ff_inst
   Register : hilbert0.dline[44]_i0_i4.ff_inst
   Register : hilbert0.dline[44]_i0_i3.ff_inst
   Register : hilbert0.dline[44]_i0_i2.ff_inst
   Register : hilbert0.dline[44]_i0_i1.ff_inst
   Register : hilbert0.dline[43]_i0_i15.ff_inst
   Register : hilbert0.dline[43]_i0_i14.ff_inst
   Register : hilbert0.dline[43]_i0_i13.ff_inst
   Register : hilbert0.dline[43]_i0_i12.ff_inst
   Register : hilbert0.dline[43]_i0_i11.ff_inst
   Register : hilbert0.dline[43]_i0_i10.ff_inst
   Register : hilbert0.dline[43]_i0_i9.ff_inst
   Register : hilbert0.dline[43]_i0_i8.ff_inst
   Register : hilbert0.dline[43]_i0_i7.ff_inst
   Register : hilbert0.dline[43]_i0_i6.ff_inst
   Register : hilbert0.dline[43]_i0_i5.ff_inst
   Register : hilbert0.dline[43]_i0_i4.ff_inst
   Register : hilbert0.dline[43]_i0_i3.ff_inst
   Register : hilbert0.dline[43]_i0_i2.ff_inst
   Register : hilbert0.dline[43]_i0_i1.ff_inst
   Register : hilbert0.dline[42]_i0_i15.ff_inst
   Register : hilbert0.dline[42]_i0_i14.ff_inst
   Register : hilbert0.dline[42]_i0_i13.ff_inst
   Register : hilbert0.dline[42]_i0_i12.ff_inst
   Register : hilbert0.dline[42]_i0_i11.ff_inst
   Register : hilbert0.dline[42]_i0_i10.ff_inst
   Register : hilbert0.dline[42]_i0_i9.ff_inst
   Register : hilbert0.dline[42]_i0_i8.ff_inst
   Register : hilbert0.dline[42]_i0_i7.ff_inst
   Register : hilbert0.dline[42]_i0_i6.ff_inst
   Register : hilbert0.dline[42]_i0_i5.ff_inst
   Register : hilbert0.dline[42]_i0_i4.ff_inst
   Register : hilbert0.dline[42]_i0_i3.ff_inst
   Register : hilbert0.dline[42]_i0_i2.ff_inst
   Register : hilbert0.dline[42]_i0_i1.ff_inst
   Register : hilbert0.dline[41]_i0_i15.ff_inst
   Register : hilbert0.dline[41]_i0_i14.ff_inst
   Register : hilbert0.dline[41]_i0_i13.ff_inst
   Register : hilbert0.dline[41]_i0_i12.ff_inst
   Register : hilbert0.dline[41]_i0_i11.ff_inst
   Register : hilbert0.dline[41]_i0_i10.ff_inst
   Register : hilbert0.dline[41]_i0_i9.ff_inst
   Register : hilbert0.dline[41]_i0_i8.ff_inst
   Register : hilbert0.dline[41]_i0_i7.ff_inst
   Register : hilbert0.dline[41]_i0_i6.ff_inst
   Register : hilbert0.dline[41]_i0_i5.ff_inst
   Register : hilbert0.dline[41]_i0_i4.ff_inst
   Register : hilbert0.dline[41]_i0_i3.ff_inst
   Register : hilbert0.dline[41]_i0_i2.ff_inst
   Register : hilbert0.dline[41]_i0_i1.ff_inst
   Register : hilbert0.dline[40]_i0_i15.ff_inst
   Register : hilbert0.dline[40]_i0_i14.ff_inst
   Register : hilbert0.dline[40]_i0_i13.ff_inst
   Register : hilbert0.dline[40]_i0_i12.ff_inst
   Register : hilbert0.dline[40]_i0_i11.ff_inst
   Register : hilbert0.dline[40]_i0_i10.ff_inst

                                   Page 44





GSR Usage (cont)
----------------
   Register : hilbert0.dline[40]_i0_i9.ff_inst
   Register : hilbert0.dline[40]_i0_i8.ff_inst
   Register : hilbert0.dline[40]_i0_i7.ff_inst
   Register : hilbert0.dline[40]_i0_i6.ff_inst
   Register : hilbert0.dline[40]_i0_i5.ff_inst
   Register : hilbert0.dline[40]_i0_i4.ff_inst
   Register : hilbert0.dline[40]_i0_i3.ff_inst
   Register : hilbert0.dline[40]_i0_i2.ff_inst
   Register : hilbert0.dline[40]_i0_i1.ff_inst
   Register : hilbert0.dline[39]_i0_i15.ff_inst
   Register : hilbert0.dline[39]_i0_i14.ff_inst
   Register : hilbert0.dline[39]_i0_i13.ff_inst
   Register : hilbert0.dline[39]_i0_i12.ff_inst
   Register : hilbert0.dline[39]_i0_i11.ff_inst
   Register : hilbert0.dline[39]_i0_i10.ff_inst
   Register : hilbert0.dline[39]_i0_i9.ff_inst
   Register : hilbert0.dline[39]_i0_i8.ff_inst
   Register : hilbert0.dline[39]_i0_i7.ff_inst
   Register : hilbert0.dline[39]_i0_i6.ff_inst
   Register : hilbert0.dline[39]_i0_i5.ff_inst
   Register : hilbert0.dline[39]_i0_i4.ff_inst
   Register : hilbert0.dline[39]_i0_i3.ff_inst
   Register : hilbert0.dline[39]_i0_i2.ff_inst
   Register : hilbert0.dline[39]_i0_i1.ff_inst
   Register : hilbert0.dline[38]_i0_i15.ff_inst
   Register : hilbert0.dline[38]_i0_i14.ff_inst
   Register : hilbert0.dline[38]_i0_i13.ff_inst
   Register : hilbert0.dline[38]_i0_i12.ff_inst
   Register : hilbert0.dline[38]_i0_i11.ff_inst
   Register : hilbert0.dline[38]_i0_i10.ff_inst
   Register : hilbert0.dline[38]_i0_i9.ff_inst
   Register : hilbert0.dline[38]_i0_i8.ff_inst
   Register : hilbert0.dline[38]_i0_i7.ff_inst
   Register : hilbert0.dline[38]_i0_i6.ff_inst
   Register : hilbert0.dline[38]_i0_i5.ff_inst
   Register : hilbert0.dline[38]_i0_i4.ff_inst
   Register : hilbert0.dline[38]_i0_i3.ff_inst
   Register : hilbert0.dline[38]_i0_i2.ff_inst
   Register : hilbert0.dline[38]_i0_i1.ff_inst
   Register : hilbert0.dline[37]_i0_i15.ff_inst
   Register : hilbert0.dline[37]_i0_i14.ff_inst
   Register : hilbert0.dline[37]_i0_i13.ff_inst
   Register : hilbert0.dline[37]_i0_i12.ff_inst
   Register : hilbert0.dline[37]_i0_i11.ff_inst
   Register : hilbert0.dline[37]_i0_i10.ff_inst
   Register : hilbert0.dline[37]_i0_i9.ff_inst
   Register : hilbert0.dline[37]_i0_i8.ff_inst
   Register : hilbert0.dline[37]_i0_i7.ff_inst
   Register : hilbert0.dline[37]_i0_i6.ff_inst
   Register : hilbert0.dline[37]_i0_i5.ff_inst
   Register : hilbert0.dline[37]_i0_i4.ff_inst
   Register : hilbert0.dline[37]_i0_i3.ff_inst
   Register : hilbert0.dline[37]_i0_i2.ff_inst
   Register : hilbert0.dline[37]_i0_i1.ff_inst
   Register : hilbert0.dline[36]_i0_i15.ff_inst
   Register : hilbert0.dline[36]_i0_i14.ff_inst
   Register : hilbert0.dline[36]_i0_i13.ff_inst

                                   Page 45





GSR Usage (cont)
----------------
   Register : hilbert0.dline[36]_i0_i12.ff_inst
   Register : hilbert0.dline[36]_i0_i11.ff_inst
   Register : hilbert0.dline[36]_i0_i10.ff_inst
   Register : hilbert0.dline[36]_i0_i9.ff_inst
   Register : hilbert0.dline[36]_i0_i8.ff_inst
   Register : hilbert0.dline[36]_i0_i7.ff_inst
   Register : hilbert0.dline[36]_i0_i6.ff_inst
   Register : hilbert0.dline[36]_i0_i5.ff_inst
   Register : hilbert0.dline[36]_i0_i4.ff_inst
   Register : hilbert0.dline[36]_i0_i3.ff_inst
   Register : hilbert0.dline[36]_i0_i2.ff_inst
   Register : hilbert0.dline[36]_i0_i1.ff_inst
   Register : hilbert0.dline[35]_i0_i15.ff_inst
   Register : hilbert0.dline[35]_i0_i14.ff_inst
   Register : hilbert0.dline[35]_i0_i13.ff_inst
   Register : hilbert0.dline[35]_i0_i12.ff_inst
   Register : hilbert0.dline[35]_i0_i11.ff_inst
   Register : hilbert0.dline[35]_i0_i10.ff_inst
   Register : hilbert0.dline[35]_i0_i9.ff_inst
   Register : hilbert0.dline[35]_i0_i8.ff_inst
   Register : hilbert0.dline[35]_i0_i7.ff_inst
   Register : hilbert0.dline[35]_i0_i6.ff_inst
   Register : hilbert0.dline[35]_i0_i5.ff_inst
   Register : hilbert0.dline[35]_i0_i4.ff_inst
   Register : hilbert0.dline[35]_i0_i3.ff_inst
   Register : hilbert0.dline[35]_i0_i2.ff_inst
   Register : hilbert0.dline[35]_i0_i1.ff_inst
   Register : hilbert0.dline[34]_i0_i15.ff_inst
   Register : hilbert0.dline[34]_i0_i14.ff_inst
   Register : hilbert0.dline[34]_i0_i13.ff_inst
   Register : hilbert0.dline[34]_i0_i12.ff_inst
   Register : hilbert0.dline[34]_i0_i11.ff_inst
   Register : hilbert0.dline[34]_i0_i10.ff_inst
   Register : hilbert0.dline[34]_i0_i9.ff_inst
   Register : hilbert0.dline[34]_i0_i8.ff_inst
   Register : hilbert0.dline[34]_i0_i7.ff_inst
   Register : hilbert0.dline[34]_i0_i6.ff_inst
   Register : hilbert0.dline[34]_i0_i5.ff_inst
   Register : hilbert0.dline[34]_i0_i4.ff_inst
   Register : hilbert0.dline[34]_i0_i3.ff_inst
   Register : hilbert0.dline[34]_i0_i2.ff_inst
   Register : hilbert0.dline[34]_i0_i1.ff_inst
   Register : hilbert0.dline[33]_i0_i15.ff_inst
   Register : hilbert0.dline[33]_i0_i14.ff_inst
   Register : hilbert0.dline[33]_i0_i13.ff_inst
   Register : hilbert0.dline[33]_i0_i12.ff_inst
   Register : hilbert0.dline[33]_i0_i11.ff_inst
   Register : hilbert0.dline[33]_i0_i10.ff_inst
   Register : hilbert0.dline[33]_i0_i9.ff_inst
   Register : hilbert0.dline[33]_i0_i8.ff_inst
   Register : hilbert0.dline[33]_i0_i7.ff_inst
   Register : hilbert0.dline[33]_i0_i6.ff_inst
   Register : hilbert0.dline[33]_i0_i5.ff_inst
   Register : hilbert0.dline[33]_i0_i4.ff_inst
   Register : hilbert0.dline[33]_i0_i3.ff_inst
   Register : hilbert0.dline[33]_i0_i2.ff_inst
   Register : hilbert0.dline[33]_i0_i1.ff_inst

                                   Page 46





GSR Usage (cont)
----------------
   Register : hilbert0.dline[32]_i0_i15.ff_inst
   Register : hilbert0.dline[32]_i0_i14.ff_inst
   Register : hilbert0.dline[32]_i0_i13.ff_inst
   Register : hilbert0.dline[32]_i0_i12.ff_inst
   Register : hilbert0.dline[32]_i0_i11.ff_inst
   Register : hilbert0.dline[32]_i0_i10.ff_inst
   Register : hilbert0.dline[32]_i0_i9.ff_inst
   Register : hilbert0.dline[32]_i0_i8.ff_inst
   Register : hilbert0.dline[32]_i0_i7.ff_inst
   Register : hilbert0.dline[32]_i0_i6.ff_inst
   Register : hilbert0.dline[32]_i0_i5.ff_inst
   Register : hilbert0.dline[32]_i0_i4.ff_inst
   Register : hilbert0.dline[32]_i0_i3.ff_inst
   Register : hilbert0.dline[32]_i0_i2.ff_inst
   Register : hilbert0.dline[32]_i0_i1.ff_inst
   Register : hilbert0.dline[31]_i0_i15.ff_inst
   Register : hilbert0.dline[31]_i0_i14.ff_inst
   Register : hilbert0.dline[31]_i0_i13.ff_inst
   Register : hilbert0.dline[31]_i0_i12.ff_inst
   Register : hilbert0.dline[31]_i0_i11.ff_inst
   Register : hilbert0.dline[31]_i0_i10.ff_inst
   Register : hilbert0.dline[31]_i0_i9.ff_inst
   Register : hilbert0.dline[31]_i0_i8.ff_inst
   Register : hilbert0.dline[31]_i0_i7.ff_inst
   Register : hilbert0.dline[31]_i0_i6.ff_inst
   Register : hilbert0.dline[31]_i0_i5.ff_inst
   Register : hilbert0.dline[31]_i0_i4.ff_inst
   Register : hilbert0.dline[31]_i0_i3.ff_inst
   Register : hilbert0.dline[31]_i0_i2.ff_inst
   Register : hilbert0.dline[31]_i0_i1.ff_inst
   Register : hilbert0.dline[30]_i0_i15.ff_inst
   Register : hilbert0.dline[30]_i0_i14.ff_inst
   Register : hilbert0.dline[30]_i0_i13.ff_inst
   Register : hilbert0.dline[30]_i0_i12.ff_inst
   Register : hilbert0.dline[30]_i0_i11.ff_inst
   Register : hilbert0.dline[30]_i0_i10.ff_inst
   Register : hilbert0.dline[30]_i0_i9.ff_inst
   Register : hilbert0.dline[30]_i0_i8.ff_inst
   Register : hilbert0.dline[30]_i0_i7.ff_inst
   Register : hilbert0.dline[30]_i0_i6.ff_inst
   Register : hilbert0.dline[30]_i0_i5.ff_inst
   Register : hilbert0.dline[30]_i0_i4.ff_inst
   Register : hilbert0.dline[30]_i0_i3.ff_inst
   Register : hilbert0.dline[30]_i0_i2.ff_inst
   Register : hilbert0.dline[30]_i0_i1.ff_inst
   Register : hilbert0.dline[29]_i0_i15.ff_inst
   Register : hilbert0.dline[29]_i0_i14.ff_inst
   Register : hilbert0.dline[29]_i0_i13.ff_inst
   Register : hilbert0.dline[29]_i0_i12.ff_inst
   Register : hilbert0.dline[29]_i0_i11.ff_inst
   Register : hilbert0.dline[29]_i0_i10.ff_inst
   Register : hilbert0.dline[29]_i0_i9.ff_inst
   Register : hilbert0.dline[29]_i0_i8.ff_inst
   Register : hilbert0.dline[29]_i0_i7.ff_inst
   Register : hilbert0.dline[29]_i0_i6.ff_inst
   Register : hilbert0.dline[29]_i0_i5.ff_inst
   Register : hilbert0.dline[29]_i0_i4.ff_inst

                                   Page 47





GSR Usage (cont)
----------------
   Register : hilbert0.dline[29]_i0_i3.ff_inst
   Register : hilbert0.dline[29]_i0_i2.ff_inst
   Register : hilbert0.dline[29]_i0_i1.ff_inst
   Register : hilbert0.dline[28]_i0_i15.ff_inst
   Register : hilbert0.dline[28]_i0_i14.ff_inst
   Register : hilbert0.dline[28]_i0_i13.ff_inst
   Register : hilbert0.dline[28]_i0_i12.ff_inst
   Register : hilbert0.dline[28]_i0_i11.ff_inst
   Register : hilbert0.dline[28]_i0_i10.ff_inst
   Register : hilbert0.dline[28]_i0_i9.ff_inst
   Register : hilbert0.dline[28]_i0_i8.ff_inst
   Register : hilbert0.dline[28]_i0_i7.ff_inst
   Register : hilbert0.dline[28]_i0_i6.ff_inst
   Register : hilbert0.dline[28]_i0_i5.ff_inst
   Register : hilbert0.dline[28]_i0_i4.ff_inst
   Register : hilbert0.dline[28]_i0_i3.ff_inst
   Register : hilbert0.dline[28]_i0_i2.ff_inst
   Register : hilbert0.dline[28]_i0_i1.ff_inst
   Register : hilbert0.dline[27]_i0_i15.ff_inst
   Register : hilbert0.dline[27]_i0_i14.ff_inst
   Register : hilbert0.dline[27]_i0_i13.ff_inst
   Register : hilbert0.dline[27]_i0_i12.ff_inst
   Register : hilbert0.dline[27]_i0_i11.ff_inst
   Register : hilbert0.dline[27]_i0_i10.ff_inst
   Register : hilbert0.dline[27]_i0_i9.ff_inst
   Register : hilbert0.dline[27]_i0_i8.ff_inst
   Register : hilbert0.dline[27]_i0_i7.ff_inst
   Register : hilbert0.dline[27]_i0_i6.ff_inst
   Register : hilbert0.dline[27]_i0_i5.ff_inst
   Register : hilbert0.dline[27]_i0_i4.ff_inst
   Register : hilbert0.dline[27]_i0_i3.ff_inst
   Register : hilbert0.dline[27]_i0_i2.ff_inst
   Register : hilbert0.dline[27]_i0_i1.ff_inst
   Register : hilbert0.dline[26]_i0_i15.ff_inst
   Register : hilbert0.dline[26]_i0_i14.ff_inst
   Register : hilbert0.dline[26]_i0_i13.ff_inst
   Register : hilbert0.dline[26]_i0_i12.ff_inst
   Register : hilbert0.dline[26]_i0_i11.ff_inst
   Register : hilbert0.dline[26]_i0_i10.ff_inst
   Register : hilbert0.dline[26]_i0_i9.ff_inst
   Register : hilbert0.dline[26]_i0_i8.ff_inst
   Register : hilbert0.dline[26]_i0_i7.ff_inst
   Register : hilbert0.dline[26]_i0_i6.ff_inst
   Register : hilbert0.dline[26]_i0_i5.ff_inst
   Register : hilbert0.dline[26]_i0_i4.ff_inst
   Register : hilbert0.dline[26]_i0_i3.ff_inst
   Register : hilbert0.dline[26]_i0_i2.ff_inst
   Register : hilbert0.dline[26]_i0_i1.ff_inst
   Register : hilbert0.dline[25]_i0_i15.ff_inst
   Register : hilbert0.dline[25]_i0_i14.ff_inst
   Register : hilbert0.dline[25]_i0_i13.ff_inst
   Register : hilbert0.dline[25]_i0_i12.ff_inst
   Register : hilbert0.dline[25]_i0_i11.ff_inst
   Register : hilbert0.dline[25]_i0_i10.ff_inst
   Register : hilbert0.dline[25]_i0_i9.ff_inst
   Register : hilbert0.dline[25]_i0_i8.ff_inst
   Register : hilbert0.dline[25]_i0_i7.ff_inst

                                   Page 48





GSR Usage (cont)
----------------
   Register : hilbert0.dline[25]_i0_i6.ff_inst
   Register : hilbert0.dline[25]_i0_i5.ff_inst
   Register : hilbert0.dline[25]_i0_i4.ff_inst
   Register : hilbert0.dline[25]_i0_i3.ff_inst
   Register : hilbert0.dline[25]_i0_i2.ff_inst
   Register : hilbert0.dline[25]_i0_i1.ff_inst
   Register : hilbert0.dline[24]_i0_i15.ff_inst
   Register : hilbert0.dline[24]_i0_i14.ff_inst
   Register : hilbert0.dline[24]_i0_i13.ff_inst
   Register : hilbert0.dline[24]_i0_i12.ff_inst
   Register : hilbert0.dline[24]_i0_i11.ff_inst
   Register : hilbert0.dline[24]_i0_i10.ff_inst
   Register : hilbert0.dline[24]_i0_i9.ff_inst
   Register : hilbert0.dline[24]_i0_i8.ff_inst
   Register : hilbert0.dline[24]_i0_i7.ff_inst
   Register : hilbert0.dline[24]_i0_i6.ff_inst
   Register : hilbert0.dline[24]_i0_i5.ff_inst
   Register : hilbert0.dline[24]_i0_i4.ff_inst
   Register : hilbert0.dline[24]_i0_i3.ff_inst
   Register : hilbert0.dline[24]_i0_i2.ff_inst
   Register : hilbert0.dline[24]_i0_i1.ff_inst
   Register : hilbert0.dline[23]_i0_i15.ff_inst
   Register : hilbert0.dline[23]_i0_i14.ff_inst
   Register : hilbert0.dline[23]_i0_i13.ff_inst
   Register : hilbert0.dline[23]_i0_i12.ff_inst
   Register : hilbert0.dline[23]_i0_i11.ff_inst
   Register : hilbert0.dline[23]_i0_i10.ff_inst
   Register : hilbert0.dline[23]_i0_i9.ff_inst
   Register : hilbert0.dline[23]_i0_i8.ff_inst
   Register : hilbert0.dline[23]_i0_i7.ff_inst
   Register : hilbert0.dline[23]_i0_i6.ff_inst
   Register : hilbert0.dline[23]_i0_i5.ff_inst
   Register : hilbert0.dline[23]_i0_i4.ff_inst
   Register : hilbert0.dline[23]_i0_i3.ff_inst
   Register : hilbert0.dline[23]_i0_i2.ff_inst
   Register : hilbert0.dline[23]_i0_i1.ff_inst
   Register : hilbert0.dline[22]_i0_i15.ff_inst
   Register : hilbert0.dline[22]_i0_i14.ff_inst
   Register : hilbert0.dline[22]_i0_i13.ff_inst
   Register : hilbert0.dline[22]_i0_i12.ff_inst
   Register : hilbert0.dline[22]_i0_i11.ff_inst
   Register : hilbert0.dline[22]_i0_i10.ff_inst
   Register : hilbert0.dline[22]_i0_i9.ff_inst
   Register : hilbert0.dline[22]_i0_i8.ff_inst
   Register : hilbert0.dline[22]_i0_i7.ff_inst
   Register : hilbert0.dline[22]_i0_i6.ff_inst
   Register : hilbert0.dline[22]_i0_i5.ff_inst
   Register : hilbert0.dline[22]_i0_i4.ff_inst
   Register : hilbert0.dline[22]_i0_i3.ff_inst
   Register : hilbert0.dline[22]_i0_i2.ff_inst
   Register : hilbert0.dline[22]_i0_i1.ff_inst
   Register : hilbert0.dline[21]_i0_i15.ff_inst
   Register : hilbert0.dline[21]_i0_i14.ff_inst
   Register : hilbert0.dline[21]_i0_i13.ff_inst
   Register : hilbert0.dline[21]_i0_i12.ff_inst
   Register : hilbert0.dline[21]_i0_i11.ff_inst
   Register : hilbert0.dline[21]_i0_i10.ff_inst

                                   Page 49





GSR Usage (cont)
----------------
   Register : hilbert0.dline[21]_i0_i9.ff_inst
   Register : hilbert0.dline[21]_i0_i8.ff_inst
   Register : hilbert0.dline[21]_i0_i7.ff_inst
   Register : hilbert0.dline[21]_i0_i6.ff_inst
   Register : hilbert0.dline[21]_i0_i5.ff_inst
   Register : hilbert0.dline[21]_i0_i4.ff_inst
   Register : hilbert0.dline[21]_i0_i3.ff_inst
   Register : hilbert0.dline[21]_i0_i2.ff_inst
   Register : hilbert0.dline[21]_i0_i1.ff_inst
   Register : hilbert0.dline[20]_i0_i15.ff_inst
   Register : hilbert0.dline[20]_i0_i14.ff_inst
   Register : hilbert0.dline[20]_i0_i13.ff_inst
   Register : hilbert0.dline[20]_i0_i12.ff_inst
   Register : hilbert0.dline[20]_i0_i11.ff_inst
   Register : hilbert0.dline[20]_i0_i10.ff_inst
   Register : hilbert0.dline[20]_i0_i9.ff_inst
   Register : hilbert0.dline[20]_i0_i8.ff_inst
   Register : hilbert0.dline[20]_i0_i7.ff_inst
   Register : hilbert0.dline[20]_i0_i6.ff_inst
   Register : hilbert0.dline[20]_i0_i5.ff_inst
   Register : hilbert0.dline[20]_i0_i4.ff_inst
   Register : hilbert0.dline[20]_i0_i3.ff_inst
   Register : hilbert0.dline[20]_i0_i2.ff_inst
   Register : hilbert0.dline[20]_i0_i1.ff_inst
   Register : hilbert0.dline[19]_i0_i15.ff_inst
   Register : hilbert0.dline[19]_i0_i14.ff_inst
   Register : hilbert0.dline[19]_i0_i13.ff_inst
   Register : hilbert0.dline[19]_i0_i12.ff_inst
   Register : hilbert0.dline[19]_i0_i11.ff_inst
   Register : hilbert0.dline[19]_i0_i10.ff_inst
   Register : hilbert0.dline[19]_i0_i9.ff_inst
   Register : hilbert0.dline[19]_i0_i8.ff_inst
   Register : hilbert0.dline[19]_i0_i7.ff_inst
   Register : hilbert0.dline[19]_i0_i6.ff_inst
   Register : hilbert0.dline[19]_i0_i5.ff_inst
   Register : hilbert0.dline[19]_i0_i4.ff_inst
   Register : hilbert0.dline[19]_i0_i3.ff_inst
   Register : hilbert0.dline[19]_i0_i2.ff_inst
   Register : hilbert0.dline[19]_i0_i1.ff_inst
   Register : hilbert0.dline[18]_i0_i15.ff_inst
   Register : hilbert0.dline[18]_i0_i14.ff_inst
   Register : hilbert0.dline[18]_i0_i13.ff_inst
   Register : hilbert0.dline[18]_i0_i12.ff_inst
   Register : hilbert0.dline[18]_i0_i11.ff_inst
   Register : hilbert0.dline[18]_i0_i10.ff_inst
   Register : hilbert0.dline[18]_i0_i9.ff_inst
   Register : hilbert0.dline[18]_i0_i8.ff_inst
   Register : hilbert0.dline[18]_i0_i7.ff_inst
   Register : hilbert0.dline[18]_i0_i6.ff_inst
   Register : hilbert0.dline[18]_i0_i5.ff_inst
   Register : hilbert0.dline[18]_i0_i4.ff_inst
   Register : hilbert0.dline[18]_i0_i3.ff_inst
   Register : hilbert0.dline[18]_i0_i2.ff_inst
   Register : hilbert0.dline[18]_i0_i1.ff_inst
   Register : hilbert0.dline[17]_i0_i15.ff_inst
   Register : hilbert0.dline[17]_i0_i14.ff_inst
   Register : hilbert0.dline[17]_i0_i13.ff_inst

                                   Page 50





GSR Usage (cont)
----------------
   Register : hilbert0.dline[17]_i0_i12.ff_inst
   Register : hilbert0.dline[17]_i0_i11.ff_inst
   Register : hilbert0.dline[17]_i0_i10.ff_inst
   Register : hilbert0.dline[17]_i0_i9.ff_inst
   Register : hilbert0.dline[17]_i0_i8.ff_inst
   Register : hilbert0.dline[17]_i0_i7.ff_inst
   Register : hilbert0.dline[17]_i0_i6.ff_inst
   Register : hilbert0.dline[17]_i0_i5.ff_inst
   Register : hilbert0.dline[17]_i0_i4.ff_inst
   Register : hilbert0.dline[17]_i0_i3.ff_inst
   Register : hilbert0.dline[17]_i0_i2.ff_inst
   Register : hilbert0.dline[17]_i0_i1.ff_inst
   Register : hilbert0.dline[16]_i0_i15.ff_inst
   Register : hilbert0.dline[16]_i0_i14.ff_inst
   Register : hilbert0.dline[16]_i0_i13.ff_inst
   Register : hilbert0.dline[16]_i0_i12.ff_inst
   Register : hilbert0.dline[16]_i0_i11.ff_inst
   Register : hilbert0.dline[16]_i0_i10.ff_inst
   Register : hilbert0.dline[16]_i0_i9.ff_inst
   Register : hilbert0.dline[16]_i0_i8.ff_inst
   Register : hilbert0.dline[16]_i0_i7.ff_inst
   Register : hilbert0.dline[16]_i0_i6.ff_inst
   Register : hilbert0.dline[16]_i0_i5.ff_inst
   Register : hilbert0.dline[16]_i0_i4.ff_inst
   Register : hilbert0.dline[16]_i0_i3.ff_inst
   Register : hilbert0.dline[16]_i0_i2.ff_inst
   Register : hilbert0.dline[16]_i0_i1.ff_inst
   Register : hilbert0.dline[15]_i0_i15.ff_inst
   Register : hilbert0.dline[15]_i0_i14.ff_inst
   Register : hilbert0.dline[15]_i0_i13.ff_inst
   Register : hilbert0.dline[15]_i0_i12.ff_inst
   Register : hilbert0.dline[15]_i0_i11.ff_inst
   Register : hilbert0.dline[15]_i0_i10.ff_inst
   Register : hilbert0.dline[15]_i0_i9.ff_inst
   Register : hilbert0.dline[15]_i0_i8.ff_inst
   Register : hilbert0.dline[15]_i0_i7.ff_inst
   Register : hilbert0.dline[15]_i0_i6.ff_inst
   Register : hilbert0.dline[15]_i0_i5.ff_inst
   Register : hilbert0.dline[15]_i0_i4.ff_inst
   Register : hilbert0.dline[15]_i0_i3.ff_inst
   Register : hilbert0.dline[15]_i0_i2.ff_inst
   Register : hilbert0.dline[15]_i0_i1.ff_inst
   Register : hilbert0.dline[14]_i0_i15.ff_inst
   Register : hilbert0.dline[14]_i0_i14.ff_inst
   Register : hilbert0.dline[14]_i0_i13.ff_inst
   Register : hilbert0.dline[14]_i0_i12.ff_inst
   Register : hilbert0.dline[14]_i0_i11.ff_inst
   Register : hilbert0.dline[14]_i0_i10.ff_inst
   Register : hilbert0.dline[14]_i0_i9.ff_inst
   Register : hilbert0.dline[14]_i0_i8.ff_inst
   Register : hilbert0.dline[14]_i0_i7.ff_inst
   Register : hilbert0.dline[14]_i0_i6.ff_inst
   Register : hilbert0.dline[14]_i0_i5.ff_inst
   Register : hilbert0.dline[14]_i0_i4.ff_inst
   Register : hilbert0.dline[14]_i0_i3.ff_inst
   Register : hilbert0.dline[14]_i0_i2.ff_inst
   Register : hilbert0.dline[14]_i0_i1.ff_inst

                                   Page 51





GSR Usage (cont)
----------------
   Register : hilbert0.dline[13]_i0_i15.ff_inst
   Register : hilbert0.dline[13]_i0_i14.ff_inst
   Register : hilbert0.dline[13]_i0_i13.ff_inst
   Register : hilbert0.dline[13]_i0_i12.ff_inst
   Register : hilbert0.dline[13]_i0_i11.ff_inst
   Register : hilbert0.dline[13]_i0_i10.ff_inst
   Register : hilbert0.dline[13]_i0_i9.ff_inst
   Register : hilbert0.dline[13]_i0_i8.ff_inst
   Register : hilbert0.dline[13]_i0_i7.ff_inst
   Register : hilbert0.dline[13]_i0_i6.ff_inst
   Register : hilbert0.dline[13]_i0_i5.ff_inst
   Register : hilbert0.dline[13]_i0_i4.ff_inst
   Register : hilbert0.dline[13]_i0_i3.ff_inst
   Register : hilbert0.dline[13]_i0_i2.ff_inst
   Register : hilbert0.dline[13]_i0_i1.ff_inst
   Register : hilbert0.dline[12]_i0_i15.ff_inst
   Register : hilbert0.dline[12]_i0_i14.ff_inst
   Register : hilbert0.dline[12]_i0_i13.ff_inst
   Register : hilbert0.dline[12]_i0_i12.ff_inst
   Register : hilbert0.dline[12]_i0_i11.ff_inst
   Register : hilbert0.dline[12]_i0_i10.ff_inst
   Register : hilbert0.dline[12]_i0_i9.ff_inst
   Register : hilbert0.dline[12]_i0_i8.ff_inst
   Register : hilbert0.dline[12]_i0_i7.ff_inst
   Register : hilbert0.dline[12]_i0_i6.ff_inst
   Register : hilbert0.dline[12]_i0_i5.ff_inst
   Register : hilbert0.dline[12]_i0_i4.ff_inst
   Register : hilbert0.dline[12]_i0_i3.ff_inst
   Register : hilbert0.dline[12]_i0_i2.ff_inst
   Register : hilbert0.dline[12]_i0_i1.ff_inst
   Register : hilbert0.dline[11]_i0_i15.ff_inst
   Register : hilbert0.dline[11]_i0_i14.ff_inst
   Register : hilbert0.dline[11]_i0_i13.ff_inst
   Register : hilbert0.dline[11]_i0_i12.ff_inst
   Register : hilbert0.dline[11]_i0_i11.ff_inst
   Register : hilbert0.dline[11]_i0_i10.ff_inst
   Register : hilbert0.dline[11]_i0_i9.ff_inst
   Register : hilbert0.dline[11]_i0_i8.ff_inst
   Register : hilbert0.dline[11]_i0_i7.ff_inst
   Register : hilbert0.dline[11]_i0_i6.ff_inst
   Register : hilbert0.dline[11]_i0_i5.ff_inst
   Register : hilbert0.dline[11]_i0_i4.ff_inst
   Register : hilbert0.dline[11]_i0_i3.ff_inst
   Register : hilbert0.dline[11]_i0_i2.ff_inst
   Register : hilbert0.dline[11]_i0_i1.ff_inst
   Register : hilbert0.dline[10]_i0_i15.ff_inst
   Register : hilbert0.dline[10]_i0_i14.ff_inst
   Register : hilbert0.dline[10]_i0_i13.ff_inst
   Register : hilbert0.dline[10]_i0_i12.ff_inst
   Register : hilbert0.dline[10]_i0_i11.ff_inst
   Register : hilbert0.dline[10]_i0_i10.ff_inst
   Register : hilbert0.dline[10]_i0_i9.ff_inst
   Register : hilbert0.dline[10]_i0_i8.ff_inst
   Register : hilbert0.dline[10]_i0_i7.ff_inst
   Register : hilbert0.dline[10]_i0_i6.ff_inst
   Register : hilbert0.dline[10]_i0_i5.ff_inst
   Register : hilbert0.dline[10]_i0_i4.ff_inst

                                   Page 52





GSR Usage (cont)
----------------
   Register : hilbert0.dline[10]_i0_i3.ff_inst
   Register : hilbert0.dline[10]_i0_i2.ff_inst
   Register : hilbert0.dline[10]_i0_i1.ff_inst
   Register : hilbert0.dline[9]_i0_i15.ff_inst
   Register : hilbert0.dline[9]_i0_i14.ff_inst
   Register : hilbert0.dline[9]_i0_i13.ff_inst
   Register : hilbert0.dline[9]_i0_i12.ff_inst
   Register : hilbert0.dline[9]_i0_i11.ff_inst
   Register : hilbert0.dline[9]_i0_i10.ff_inst
   Register : hilbert0.dline[9]_i0_i9.ff_inst
   Register : hilbert0.dline[9]_i0_i8.ff_inst
   Register : hilbert0.dline[9]_i0_i7.ff_inst
   Register : hilbert0.dline[9]_i0_i6.ff_inst
   Register : hilbert0.dline[9]_i0_i5.ff_inst
   Register : hilbert0.dline[9]_i0_i4.ff_inst
   Register : hilbert0.dline[9]_i0_i3.ff_inst
   Register : hilbert0.dline[9]_i0_i2.ff_inst
   Register : hilbert0.dline[9]_i0_i1.ff_inst
   Register : hilbert0.dline[8]_i0_i15.ff_inst
   Register : hilbert0.dline[8]_i0_i14.ff_inst
   Register : hilbert0.dline[8]_i0_i13.ff_inst
   Register : hilbert0.dline[8]_i0_i12.ff_inst
   Register : hilbert0.dline[8]_i0_i11.ff_inst
   Register : hilbert0.dline[8]_i0_i10.ff_inst
   Register : hilbert0.dline[8]_i0_i9.ff_inst
   Register : hilbert0.dline[8]_i0_i8.ff_inst
   Register : hilbert0.dline[8]_i0_i7.ff_inst
   Register : hilbert0.dline[8]_i0_i6.ff_inst
   Register : hilbert0.dline[8]_i0_i5.ff_inst
   Register : hilbert0.dline[8]_i0_i4.ff_inst
   Register : hilbert0.dline[8]_i0_i3.ff_inst
   Register : hilbert0.dline[8]_i0_i2.ff_inst
   Register : hilbert0.dline[8]_i0_i1.ff_inst
   Register : hilbert0.dline[7]_i0_i15.ff_inst
   Register : hilbert0.dline[7]_i0_i14.ff_inst
   Register : hilbert0.dline[7]_i0_i13.ff_inst
   Register : hilbert0.dline[7]_i0_i12.ff_inst
   Register : hilbert0.dline[7]_i0_i11.ff_inst
   Register : hilbert0.dline[7]_i0_i10.ff_inst
   Register : hilbert0.dline[7]_i0_i9.ff_inst
   Register : hilbert0.dline[7]_i0_i8.ff_inst
   Register : hilbert0.dline[7]_i0_i7.ff_inst
   Register : hilbert0.dline[7]_i0_i6.ff_inst
   Register : hilbert0.dline[7]_i0_i5.ff_inst
   Register : hilbert0.dline[7]_i0_i4.ff_inst
   Register : hilbert0.dline[7]_i0_i3.ff_inst
   Register : hilbert0.dline[7]_i0_i2.ff_inst
   Register : hilbert0.dline[7]_i0_i1.ff_inst
   Register : hilbert0.dline[6]_i0_i15.ff_inst
   Register : hilbert0.dline[6]_i0_i14.ff_inst
   Register : hilbert0.dline[6]_i0_i13.ff_inst
   Register : hilbert0.dline[6]_i0_i12.ff_inst
   Register : hilbert0.dline[6]_i0_i11.ff_inst
   Register : hilbert0.dline[6]_i0_i10.ff_inst
   Register : hilbert0.dline[6]_i0_i9.ff_inst
   Register : hilbert0.dline[6]_i0_i8.ff_inst
   Register : hilbert0.dline[6]_i0_i7.ff_inst

                                   Page 53





GSR Usage (cont)
----------------
   Register : hilbert0.dline[6]_i0_i6.ff_inst
   Register : hilbert0.dline[6]_i0_i5.ff_inst
   Register : hilbert0.dline[6]_i0_i4.ff_inst
   Register : hilbert0.dline[6]_i0_i3.ff_inst
   Register : hilbert0.dline[6]_i0_i2.ff_inst
   Register : hilbert0.dline[6]_i0_i1.ff_inst
   Register : hilbert0.dline[5]_i0_i15.ff_inst
   Register : hilbert0.dline[5]_i0_i14.ff_inst
   Register : hilbert0.dline[5]_i0_i13.ff_inst
   Register : hilbert0.dline[5]_i0_i12.ff_inst
   Register : hilbert0.dline[5]_i0_i11.ff_inst
   Register : hilbert0.dline[5]_i0_i10.ff_inst
   Register : hilbert0.dline[5]_i0_i9.ff_inst
   Register : hilbert0.dline[5]_i0_i8.ff_inst
   Register : hilbert0.dline[5]_i0_i7.ff_inst
   Register : hilbert0.dline[5]_i0_i6.ff_inst
   Register : hilbert0.dline[5]_i0_i5.ff_inst
   Register : hilbert0.dline[5]_i0_i4.ff_inst
   Register : hilbert0.dline[5]_i0_i3.ff_inst
   Register : hilbert0.dline[5]_i0_i2.ff_inst
   Register : hilbert0.dline[5]_i0_i1.ff_inst
   Register : hilbert0.dline[4]_i0_i15.ff_inst
   Register : hilbert0.dline[4]_i0_i14.ff_inst
   Register : hilbert0.dline[4]_i0_i13.ff_inst
   Register : hilbert0.dline[4]_i0_i12.ff_inst
   Register : hilbert0.dline[4]_i0_i11.ff_inst
   Register : hilbert0.dline[4]_i0_i10.ff_inst
   Register : hilbert0.dline[4]_i0_i9.ff_inst
   Register : hilbert0.dline[4]_i0_i8.ff_inst
   Register : hilbert0.dline[4]_i0_i7.ff_inst
   Register : hilbert0.dline[4]_i0_i6.ff_inst
   Register : hilbert0.dline[4]_i0_i5.ff_inst
   Register : hilbert0.dline[4]_i0_i4.ff_inst
   Register : hilbert0.dline[4]_i0_i3.ff_inst
   Register : hilbert0.dline[4]_i0_i2.ff_inst
   Register : hilbert0.dline[4]_i0_i1.ff_inst
   Register : hilbert0.dline[3]_i0_i15.ff_inst
   Register : hilbert0.dline[3]_i0_i14.ff_inst
   Register : hilbert0.dline[3]_i0_i13.ff_inst
   Register : hilbert0.dline[3]_i0_i12.ff_inst
   Register : hilbert0.dline[3]_i0_i11.ff_inst
   Register : hilbert0.dline[3]_i0_i10.ff_inst
   Register : hilbert0.dline[3]_i0_i9.ff_inst
   Register : hilbert0.dline[3]_i0_i8.ff_inst
   Register : hilbert0.dline[3]_i0_i7.ff_inst
   Register : hilbert0.dline[3]_i0_i6.ff_inst
   Register : hilbert0.dline[3]_i0_i5.ff_inst
   Register : hilbert0.dline[3]_i0_i4.ff_inst
   Register : hilbert0.dline[3]_i0_i3.ff_inst
   Register : hilbert0.dline[3]_i0_i2.ff_inst
   Register : hilbert0.dline[3]_i0_i1.ff_inst
   Register : hilbert0.dline[2]_i0_i15.ff_inst
   Register : hilbert0.dline[2]_i0_i14.ff_inst
   Register : hilbert0.dline[2]_i0_i13.ff_inst
   Register : hilbert0.dline[2]_i0_i12.ff_inst
   Register : hilbert0.dline[2]_i0_i11.ff_inst
   Register : hilbert0.dline[2]_i0_i10.ff_inst

                                   Page 54





GSR Usage (cont)
----------------
   Register : hilbert0.dline[2]_i0_i9.ff_inst
   Register : hilbert0.dline[2]_i0_i8.ff_inst
   Register : hilbert0.dline[2]_i0_i7.ff_inst
   Register : hilbert0.dline[2]_i0_i6.ff_inst
   Register : hilbert0.dline[2]_i0_i5.ff_inst
   Register : hilbert0.dline[2]_i0_i4.ff_inst
   Register : hilbert0.dline[2]_i0_i3.ff_inst
   Register : hilbert0.dline[2]_i0_i2.ff_inst
   Register : hilbert0.dline[2]_i0_i1.ff_inst
   Register : hilbert0.dline[1]_i0_i15.ff_inst
   Register : hilbert0.dline[1]_i0_i14.ff_inst
   Register : hilbert0.dline[1]_i0_i13.ff_inst
   Register : hilbert0.dline[1]_i0_i12.ff_inst
   Register : hilbert0.dline[1]_i0_i11.ff_inst
   Register : hilbert0.dline[1]_i0_i10.ff_inst
   Register : hilbert0.dline[1]_i0_i9.ff_inst
   Register : hilbert0.dline[1]_i0_i8.ff_inst
   Register : hilbert0.dline[1]_i0_i7.ff_inst
   Register : hilbert0.dline[1]_i0_i6.ff_inst
   Register : hilbert0.dline[1]_i0_i5.ff_inst
   Register : hilbert0.dline[1]_i0_i4.ff_inst
   Register : hilbert0.dline[1]_i0_i3.ff_inst
   Register : hilbert0.dline[1]_i0_i2.ff_inst
   Register : hilbert0.dline[1]_i0_i1.ff_inst
   Register : dither_source0.tmp2_i0.ff_inst
   Register : dither_source0.tmp1_i0.ff_inst
   Register : dither_source0.tmp1_i1.ff_inst
   Register : dither_source0.tmp1_i2.ff_inst
   Register : dither_source0.tmp1_i3.ff_inst
   Register : dither_source0.tmp1_i4.ff_inst
   Register : dither_source0.tmp1_i5.ff_inst
   Register : dither_source0.tmp1_i6.ff_inst
   Register : dither_source0.tmp1_i7.ff_inst
   Register : dither_source0.tmp1_i8.ff_inst
   Register : dither_source0.tmp1_i9.ff_inst
   Register : dither_source0.tmp1_i10.ff_inst
   Register : dither_source0.tmp1_i11.ff_inst
   Register : dither_source0.tmp1_i12.ff_inst
   Register : dither_source0.tmp1_i13.ff_inst
   Register : dither_source0.tmp1_i14.ff_inst
   Register : dither_source0.tmp1_i15.ff_inst
   Register : dither_source0.tmp2_i1.ff_inst
   Register : dither_source0.tmp2_i2.ff_inst
   Register : dither_source0.tmp2_i3.ff_inst
   Register : dither_source0.tmp2_i4.ff_inst
   Register : dither_source0.tmp2_i5.ff_inst
   Register : dither_source0.tmp2_i6.ff_inst
   Register : dither_source0.tmp2_i7.ff_inst
   Register : dither_source0.tmp2_i8.ff_inst
   Register : dither_source0.tmp2_i9.ff_inst
   Register : dither_source0.tmp2_i10.ff_inst
   Register : dither_source0.tmp2_i11.ff_inst
   Register : dither_source0.tmp2_i12.ff_inst
   Register : dither_source0.tmp2_i13.ff_inst
   Register : dither_source0.tmp2_i14.ff_inst
   Register : dither_source0.tmp2_i15.ff_inst
   Register : spi_slave0.data_o_i0_i0.ff_inst

                                   Page 55





GSR Usage (cont)
----------------
   Register : spi_slave0.addr_o_i0_i0.ff_inst
   Register : spi_slave0.data_rx_i0.ff_inst
   Register : spi_slave0.pp_ncs_c.ff_inst
   Register : spi_slave0.p_sck_c.ff_inst
   Register : spi_slave0.pp_sck_c.ff_inst
   Register : spi_slave0.cnt_i0.ff_inst
   Register : spi_slave0.miso_o.ff_inst
   Register : spi_slave0.p_ncs_c.ff_inst
   Register : spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i0.ff_inst
   Register : spi_slave0.addr_inc_c.ff_inst
   Register : spi_slave0.data_o_i0_i1.ff_inst
   Register : spi_slave0.data_o_i0_i2.ff_inst
   Register : spi_slave0.data_o_i0_i3.ff_inst
   Register : spi_slave0.data_o_i0_i4.ff_inst
   Register : spi_slave0.data_o_i0_i5.ff_inst
   Register : spi_slave0.data_o_i0_i6.ff_inst
   Register : spi_slave0.data_o_i0_i7.ff_inst
   Register : spi_slave0.data_o_i0_i8.ff_inst
   Register : spi_slave0.data_o_i0_i9.ff_inst
   Register : spi_slave0.data_o_i0_i10.ff_inst
   Register : spi_slave0.data_o_i0_i11.ff_inst
   Register : spi_slave0.data_o_i0_i12.ff_inst
   Register : spi_slave0.data_o_i0_i13.ff_inst
   Register : spi_slave0.data_o_i0_i14.ff_inst
   Register : spi_slave0.data_o_i0_i15.ff_inst
   Register :
        spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i13.ff_inst
   Register :
        spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i12.ff_inst
   Register :
        spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i11.ff_inst
   Register :
        spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i10.ff_inst
   Register : spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i9.ff_inst
   Register : spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i8.ff_inst
   Register : spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i7.ff_inst
   Register : spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i6.ff_inst
   Register : spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i5.ff_inst
   Register : spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i4.ff_inst
   Register : spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i3.ff_inst
   Register : spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i2.ff_inst
   Register : spi_slave0.add_22_add_12_add_12_add_12_add_12_add_12_e1_i1.ff_inst
   Register : spi_slave0.cnt_i5.ff_inst
   Register : spi_slave0.cnt_i4.ff_inst
   Register : spi_slave0.cnt_i3.ff_inst
   Register : spi_slave0.cnt_i2.ff_inst
   Register : spi_slave0.cnt_i1.ff_inst
   Register : spi_slave0.data_rx_i22.ff_inst
   Register : spi_slave0.data_rx_i21.ff_inst
   Register : spi_slave0.data_rx_i20.ff_inst
   Register : spi_slave0.data_rx_i19.ff_inst
   Register : spi_slave0.data_rx_i18.ff_inst
   Register : spi_slave0.data_rx_i17.ff_inst
   Register : spi_slave0.data_rx_i16.ff_inst
   Register : spi_slave0.data_rx_i15.ff_inst
   Register : spi_slave0.data_rx_i14.ff_inst
   Register : spi_slave0.data_rx_i13.ff_inst

                                   Page 56





GSR Usage (cont)
----------------
   Register : spi_slave0.data_rx_i12.ff_inst
   Register : spi_slave0.data_rx_i11.ff_inst
   Register : spi_slave0.data_rx_i10.ff_inst
   Register : spi_slave0.data_rx_i9.ff_inst
   Register : spi_slave0.data_rx_i8.ff_inst
   Register : spi_slave0.data_rx_i7.ff_inst
   Register : spi_slave0.data_rx_i6.ff_inst
   Register : spi_slave0.data_rx_i5.ff_inst
   Register : spi_slave0.data_rx_i4.ff_inst
   Register : spi_slave0.data_rx_i3.ff_inst
   Register : spi_slave0.data_rx_i2.ff_inst
   Register : spi_slave0.data_rx_i1.ff_inst
   Register : spi_slave0.ld.ff_inst
   Register : spi_slave0.data_tx__i15.ff_inst
   Register : spi_slave0.data_tx__i14.ff_inst
   Register : spi_slave0.data_tx__i13.ff_inst
   Register : spi_slave0.data_tx__i12.ff_inst
   Register : spi_slave0.data_tx__i11.ff_inst
   Register : spi_slave0.data_tx__i10.ff_inst
   Register : spi_slave0.data_tx__i9.ff_inst
   Register : spi_slave0.data_tx__i8.ff_inst
   Register : spi_slave0.data_tx__i7.ff_inst
   Register : spi_slave0.data_tx__i6.ff_inst
   Register : spi_slave0.data_tx__i5.ff_inst
   Register : spi_slave0.data_tx__i4.ff_inst
   Register : spi_slave0.data_tx__i3.ff_inst
   Register : spi_slave0.data_tx__i2.ff_inst
   Register : spi_slave0.rw.ff_inst
   Register : spi_slave0.data_tx__i1.ff_inst
   Register : spi_slave0.addr_o_i0_i13.ff_inst
   Register : spi_slave0.addr_o_i0_i12.ff_inst
   Register : spi_slave0.addr_o_i0_i11.ff_inst
   Register : spi_slave0.addr_o_i0_i10.ff_inst
   Register : spi_slave0.addr_o_i0_i9.ff_inst
   Register : spi_slave0.addr_o_i0_i8.ff_inst
   Register : spi_slave0.addr_o_i0_i7.ff_inst
   Register : spi_slave0.addr_o_i0_i6.ff_inst
   Register : spi_slave0.addr_o_i0_i5.ff_inst
   Register : spi_slave0.addr_o_i0_i4.ff_inst
   Register : spi_slave0.addr_o_i0_i3.ff_inst
   Register : spi_slave0.addr_o_i0_i2.ff_inst
   Register : spi_slave0.addr_o_i0_i1.ff_inst
   Register : unpack0.data_o_i0.ff_inst
   Register : unpack0.add_7_add_12_add_12_e1__i1.ff_inst
   Register : unpack0.add_7_add_12_add_12_e1__i5.ff_inst
   Register : unpack0.add_7_add_12_add_12_e1__i4.ff_inst
   Register : unpack0.add_7_add_12_add_12_e1__i3.ff_inst
   Register : unpack0.add_7_add_12_add_12_e1__i2.ff_inst
   Register : unpack0.data_o_i1.ff_inst
   Register : unpack0.tx_reg_i31.ff_inst
   Register : unpack0.tx_reg_i30.ff_inst
   Register : unpack0.tx_reg_i29.ff_inst
   Register : unpack0.tx_reg_i28.ff_inst
   Register : unpack0.tx_reg_i27.ff_inst
   Register : unpack0.tx_reg_i26.ff_inst
   Register : unpack0.tx_reg_i25.ff_inst
   Register : unpack0.tx_reg_i24.ff_inst

                                   Page 57





GSR Usage (cont)
----------------
   Register : unpack0.tx_reg_i23.ff_inst
   Register : unpack0.tx_reg_i22.ff_inst
   Register : unpack0.tx_reg_i21.ff_inst
   Register : unpack0.tx_reg_i20.ff_inst
   Register : unpack0.tx_reg_i19.ff_inst
   Register : unpack0.tx_reg_i18.ff_inst
   Register : unpack0.tx_reg_i17.ff_inst
   Register : unpack0.tx_reg_i16.ff_inst
   Register : unpack0.tx_reg_i15.ff_inst
   Register : unpack0.tx_reg_i14.ff_inst
   Register : unpack0.tx_reg_i13.ff_inst
   Register : unpack0.tx_reg_i12.ff_inst
   Register : unpack0.tx_reg_i11.ff_inst
   Register : unpack0.tx_reg_i10.ff_inst
   Register : unpack0.tx_reg_i9.ff_inst
   Register : unpack0.tx_reg_i8.ff_inst
   Register : unpack0.tx_reg_i7.ff_inst
   Register : unpack0.tx_reg_i6.ff_inst
   Register : unpack0.tx_reg_i5.ff_inst
   Register : unpack0.tx_reg_i4.ff_inst
   Register : unpack0.tx_reg_i3.ff_inst
   Register : unpack0.tx_reg_i2.ff_inst
   Register : unpack0.bit_cnt__i5.ff_inst
   Register : unpack0.bit_cnt__i4.ff_inst
   Register : unpack0.bit_cnt__i3.ff_inst
   Register : unpack0.bit_cnt__i2.ff_inst
   Register : unpack0.bit_cnt__i1.ff_inst
   Register : unpack0.tx_reg_i1.ff_inst
   Register : am_demod0.est_o_i0_i0.ff_inst
   Register : am_demod0.bit_cnt__i1.ff_inst
   Register : am_demod0.sq_est_i0.ff_inst
   Register : am_demod0.pp_trig_c.ff_inst
   Register : am_demod0.busy_c.ff_inst
   Register : am_demod0.p_trig_c.ff_inst
   Register : am_demod0.add_57_add_12_add_12_e1_i0_i0.ff_inst
   Register : am_demod0.sq_est_i15.ff_inst
   Register : am_demod0.sq_est_i14.ff_inst
   Register : am_demod0.sq_est_i13.ff_inst
   Register : am_demod0.sq_est_i12.ff_inst
   Register : am_demod0.sq_est_i11.ff_inst
   Register : am_demod0.sq_est_i10.ff_inst
   Register : am_demod0.sq_est_i9.ff_inst
   Register : am_demod0.sq_est_i8.ff_inst
   Register : am_demod0.sq_est_i7.ff_inst
   Register : am_demod0.sq_est_i6.ff_inst
   Register : am_demod0.sq_est_i5.ff_inst
   Register : am_demod0.sq_est_i4.ff_inst
   Register : am_demod0.sq_est_i3.ff_inst
   Register : am_demod0.sq_est_i2.ff_inst
   Register : am_demod0.sq_est_i1.ff_inst
   Register : am_demod0.bit_cnt__i4.ff_inst
   Register : am_demod0.bit_cnt__i3.ff_inst
   Register : am_demod0.bit_cnt__i2.ff_inst
   Register : am_demod0.est_o_i0_i15.ff_inst
   Register : am_demod0.est_o_i0_i14.ff_inst
   Register : am_demod0.est_o_i0_i13.ff_inst
   Register : am_demod0.est_o_i0_i12.ff_inst

                                   Page 58





GSR Usage (cont)
----------------
   Register : am_demod0.est_o_i0_i11.ff_inst
   Register : am_demod0.est_o_i0_i10.ff_inst
   Register : am_demod0.est_o_i0_i9.ff_inst
   Register : am_demod0.est_o_i0_i8.ff_inst
   Register : am_demod0.est_o_i0_i7.ff_inst
   Register : am_demod0.est_o_i0_i6.ff_inst
   Register : am_demod0.est_o_i0_i5.ff_inst
   Register : am_demod0.est_o_i0_i4.ff_inst
   Register : am_demod0.est_o_i0_i3.ff_inst
   Register : am_demod0.est_o_i0_i2.ff_inst
   Register : am_demod0.est_o_i0_i1.ff_inst
   Register : am_demod0.cnt__3976__i0.ff_inst
   Register : am_demod0.add_57_add_12_add_12_e1_i0_i3.ff_inst
   Register : am_demod0.add_57_add_12_add_12_e1_i0_i2.ff_inst
   Register : am_demod0.add_57_add_12_add_12_e1_i0_i1.ff_inst
   Register : am_demod0.cnt__3976__i5.ff_inst
   Register : am_demod0.cnt__3976__i4.ff_inst
   Register : am_demod0.cnt__3976__i3.ff_inst
   Register : am_demod0.cnt__3976__i2.ff_inst
   Register : am_demod0.cnt__3976__i1.ff_inst
   Register : zero_insert0.counter__i7.ff_inst
   Register : zero_insert0.counter__i6.ff_inst
   Register : zero_insert0.counter__i5.ff_inst
   Register : zero_insert0.counter__i4.ff_inst
   Register : zero_insert0.counter__i3.ff_inst
   Register : zero_insert0.counter__i2.ff_inst
   Register : zero_insert0.counter__i1.ff_inst
   Register : zero_insert0.s_o.ff_inst
   Register : zero_insert0.counter__i0.ff_inst
   Register : channel_flt0.q_fir_hb2.pp_trig_c.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.p_trig_c.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i1.ff_inst

                                   Page 59





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[26]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i1.ff_inst
   Register : channel_flt0.q_fir_hb2.counter_i0.ff_inst

                                   Page 60





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.mul_i0.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i0.ff_inst
   Register : channel_flt0.q_fir_hb2.busy_c.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i30.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i29.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i28.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i27.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i26.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i25.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i24.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i23.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i22.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i21.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i20.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i19.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i18.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i17.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i16.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i15.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i14.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i13.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i12.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i11.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i10.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i9.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i8.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i7.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i6.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i5.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i4.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i3.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i2.ff_inst
   Register : channel_flt0.q_fir_hb2.mac_i1.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i30.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i29.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i28.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i27.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i26.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i25.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i24.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i23.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i22.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i21.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i20.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i19.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i18.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i17.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i16.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i15.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i14.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i13.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i12.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i11.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i10.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i9.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i8.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i7.ff_inst

                                   Page 61





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.mul_i6.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i5.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i4.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i3.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i2.ff_inst
   Register : channel_flt0.q_fir_hb2.mul_i1.ff_inst
   Register : channel_flt0.q_fir_hb2.counter_i6.ff_inst
   Register : channel_flt0.q_fir_hb2.counter_i5.ff_inst
   Register : channel_flt0.q_fir_hb2.counter_i4.ff_inst
   Register : channel_flt0.q_fir_hb2.counter_i3.ff_inst
   Register : channel_flt0.q_fir_hb2.counter_i2.ff_inst
   Register : channel_flt0.q_fir_hb2.counter_i1.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.data_o__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[80]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[79]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i13.ff_inst

                                   Page 62





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[78]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[78]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[77]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[76]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[75]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i12.ff_inst

                                   Page 63





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[74]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[74]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[73]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[72]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[71]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i11.ff_inst

                                   Page 64





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[70]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[70]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[69]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[68]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[67]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i10.ff_inst

                                   Page 65





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[66]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[66]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[65]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[64]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[63]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i9.ff_inst

                                   Page 66





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[62]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[62]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[61]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[60]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[59]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i8.ff_inst

                                   Page 67





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[58]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[58]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[57]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[56]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[55]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i7.ff_inst

                                   Page 68





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[54]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[54]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[53]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[52]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[51]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i6.ff_inst

                                   Page 69





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[50]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[50]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[49]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[48]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[47]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i5.ff_inst

                                   Page 70





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[46]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[46]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[45]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[44]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[43]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i4.ff_inst

                                   Page 71





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[42]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[42]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[41]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[40]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[39]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[38]__i3.ff_inst

                                   Page 72





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[38]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[37]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[36]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[35]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[34]__i2.ff_inst

                                   Page 73





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[33]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[33]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[32]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[31]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[30]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i15.ff_inst

                                   Page 74





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[29]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[29]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[28]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[27]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[26]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i14.ff_inst

                                   Page 75





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[25]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[25]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[24]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[23]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[22]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i13.ff_inst

                                   Page 76





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[21]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[21]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[20]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[19]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[18]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i12.ff_inst

                                   Page 77





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[17]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[17]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[16]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[15]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[14]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i11.ff_inst

                                   Page 78





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[13]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[13]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[12]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[11]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[10]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i10.ff_inst

                                   Page 79





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[9]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[9]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[8]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[7]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[6]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i9.ff_inst

                                   Page 80





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[5]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[5]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[4]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[3]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[2]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i8.ff_inst

                                   Page 81





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb2.dline[1]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[1]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i15.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i14.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i13.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i12.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i11.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i10.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i9.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i8.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i7.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i6.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i5.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i4.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i3.ff_inst
   Register : channel_flt0.q_fir_hb2.dline[0]__i2.ff_inst
   Register : channel_flt0.q_fir_hb2.busy_rep_15836.ff_inst
   Register : channel_flt0.q_fir_hb2.pp_trig_rep_15823.ff_inst
   Register : channel_flt0.q_fir_hb2.p_trig_rep_15821.ff_inst
   Register : channel_flt0.q_fir_hb1.pp_trig_c.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.p_trig_c.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i1.ff_inst

                                   Page 82





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[32]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i1.ff_inst
   Register : channel_flt0.q_fir_hb1.counter_i0.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i0.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i0.ff_inst
   Register : channel_flt0.q_fir_hb1.busy_c.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i30.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i29.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i28.ff_inst

                                   Page 83





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.mac_i27.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i26.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i25.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i24.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i23.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i22.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i21.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i20.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i19.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i18.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i17.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i16.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i15.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i14.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i13.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i12.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i11.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i10.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i9.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i8.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i7.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i6.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i5.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i4.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i3.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i2.ff_inst
   Register : channel_flt0.q_fir_hb1.mac_i1.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i30.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i29.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i28.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i27.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i26.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i25.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i24.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i23.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i22.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i21.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i20.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i19.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i18.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i17.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i16.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i15.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i14.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i13.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i12.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i11.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i10.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i9.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i8.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i7.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i6.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i5.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i4.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i3.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i2.ff_inst
   Register : channel_flt0.q_fir_hb1.mul_i1.ff_inst

                                   Page 84





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.counter_i6.ff_inst
   Register : channel_flt0.q_fir_hb1.counter_i5.ff_inst
   Register : channel_flt0.q_fir_hb1.counter_i4.ff_inst
   Register : channel_flt0.q_fir_hb1.counter_i3.ff_inst
   Register : channel_flt0.q_fir_hb1.counter_i2.ff_inst
   Register : channel_flt0.q_fir_hb1.counter_i1.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.data_o__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[80]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[79]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i7.ff_inst

                                   Page 85





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[78]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[78]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[77]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[76]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[75]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i6.ff_inst

                                   Page 86





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[74]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[74]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[73]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[72]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[71]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i5.ff_inst

                                   Page 87





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[70]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[70]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[69]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[68]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[67]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i4.ff_inst

                                   Page 88





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[66]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[66]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[65]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[64]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[63]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[62]__i3.ff_inst

                                   Page 89





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[62]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[61]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[60]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[59]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[58]__i2.ff_inst

                                   Page 90





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[57]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[57]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[56]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[55]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[54]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i15.ff_inst

                                   Page 91





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[53]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[53]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[52]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[51]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[50]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i14.ff_inst

                                   Page 92





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[49]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[49]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[48]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[47]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[46]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i13.ff_inst

                                   Page 93





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[45]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[45]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[44]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[43]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[42]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i12.ff_inst

                                   Page 94





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[41]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[41]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[40]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[39]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[38]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i11.ff_inst

                                   Page 95





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[37]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[37]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[36]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[35]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[34]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i10.ff_inst

                                   Page 96





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[33]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[33]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[32]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[31]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[30]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i9.ff_inst

                                   Page 97





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[29]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[29]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[28]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[27]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[26]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i8.ff_inst

                                   Page 98





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[25]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[25]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[24]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[23]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[22]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i7.ff_inst

                                   Page 99





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[21]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[21]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[20]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[19]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[18]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i6.ff_inst

                                   Page 100





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[17]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[17]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[16]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[15]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[14]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i5.ff_inst

                                   Page 101





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[13]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[13]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[12]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[11]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[10]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i4.ff_inst

                                   Page 102





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[9]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[9]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[8]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[7]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[6]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[5]__i3.ff_inst

                                   Page 103





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[5]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[4]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[3]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[2]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[1]__i2.ff_inst

                                   Page 104





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb1.dline[0]__i15.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i14.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i13.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i12.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i11.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i10.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i9.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i8.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i7.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i6.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i5.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i4.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i3.ff_inst
   Register : channel_flt0.q_fir_hb1.dline[0]__i2.ff_inst
   Register : channel_flt0.q_fir_hb1.busy_rep_15835.ff_inst
   Register : channel_flt0.q_fir_hb1.pp_trig_rep_15827.ff_inst
   Register : channel_flt0.q_fir_hb1.p_trig_rep_15825.ff_inst
   Register : channel_flt0.q_fir_hb0.pp_trig_c.ff_inst
   Register : channel_flt0.q_fir_hb0.p_trig_c.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i0.ff_inst

                                   Page 105





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i1.ff_inst
   Register : channel_flt0.q_fir_hb0.counter_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i0.ff_inst
   Register : channel_flt0.q_fir_hb0.busy_c.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i30.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i29.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i28.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i27.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i26.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i25.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i24.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i23.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i22.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i21.ff_inst

                                   Page 106





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.mac_i20.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i19.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i18.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i17.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i16.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.mac_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i30.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i29.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i28.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i27.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i26.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i25.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i24.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i23.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i22.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i21.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i20.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i19.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i18.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i17.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i16.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.mul_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.counter_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.counter_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.counter_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.counter_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.counter_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.counter_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i15.ff_inst

                                   Page 107





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.data_o__i14.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i13.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i12.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i11.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i10.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i9.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i8.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i7.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i6.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i5.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i4.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i3.ff_inst
   Register : channel_flt0.q_fir_hb0.data_o__i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[79]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[78]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i2.ff_inst

                                   Page 108





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[77]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[76]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[75]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[74]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i5.ff_inst

                                   Page 109





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[73]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[72]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[71]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[70]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i8.ff_inst

                                   Page 110





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[69]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[68]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[67]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[66]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i11.ff_inst

                                   Page 111





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[65]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[64]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[63]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[62]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i14.ff_inst

                                   Page 112





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[61]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[60]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[59]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i2.ff_inst

                                   Page 113





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[58]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[57]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[56]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[55]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i5.ff_inst

                                   Page 114





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[54]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[53]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[52]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[51]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i8.ff_inst

                                   Page 115





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[50]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[49]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[48]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[47]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i11.ff_inst

                                   Page 116





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[46]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[45]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[44]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[43]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i14.ff_inst

                                   Page 117





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[42]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[41]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[40]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i2.ff_inst

                                   Page 118





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[39]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[38]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[37]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[36]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i5.ff_inst

                                   Page 119





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[35]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[34]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[33]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[32]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i8.ff_inst

                                   Page 120





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[31]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[30]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[29]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[28]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i11.ff_inst

                                   Page 121





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[27]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[26]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[25]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[24]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i14.ff_inst

                                   Page 122





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[23]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[22]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[21]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i2.ff_inst

                                   Page 123





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[20]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[19]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[18]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[17]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i5.ff_inst

                                   Page 124





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[16]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[15]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[14]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[13]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i8.ff_inst

                                   Page 125





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[12]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[11]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[10]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[9]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i11.ff_inst

                                   Page 126





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[8]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[7]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[6]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[5]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i14.ff_inst

                                   Page 127





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[4]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[3]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[2]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i2.ff_inst

                                   Page 128





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_hb0.dline[1]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i15.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i14.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i13.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i12.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i11.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i10.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i9.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i8.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i7.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i6.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i5.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i4.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i3.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i2.ff_inst
   Register : channel_flt0.q_fir_hb0.dline[0]_i0_i1.ff_inst
   Register : channel_flt0.q_fir_hb0.busy_rep_15834.ff_inst
   Register : channel_flt0.q_fir_hb0.pp_trig_rep_15831.ff_inst
   Register : channel_flt0.q_fir_hb0.p_trig_rep_15829.ff_inst
   Register : channel_flt0.q_fir_ch2.pp_trig_c.ff_inst
   Register : channel_flt0.q_fir_ch2.p_trig_c.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i0.ff_inst
   Register : channel_flt0.q_fir_ch2.counter_i0.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i0.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i0.ff_inst
   Register : channel_flt0.q_fir_ch2.busy_c.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i32.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i31.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i30.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i29.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i28.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i27.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i26.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i25.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i24.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i23.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i22.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i21.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i20.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i19.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i18.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i17.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i16.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i15.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i14.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i13.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i12.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i11.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i10.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i9.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i8.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i7.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i6.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i5.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i4.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i3.ff_inst
   Register : channel_flt0.q_fir_ch2.mac_i2.ff_inst

                                   Page 129





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch2.mac_i1.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i31.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i30.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i29.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i28.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i27.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i26.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i25.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i24.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i23.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i22.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i21.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i20.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i19.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i18.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i17.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i16.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i15.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i14.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i13.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i12.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i11.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i10.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i9.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i8.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i7.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i6.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i5.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i4.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i3.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i2.ff_inst
   Register : channel_flt0.q_fir_ch2.mul_i1.ff_inst
   Register : channel_flt0.q_fir_ch2.counter_i6.ff_inst
   Register : channel_flt0.q_fir_ch2.counter_i5.ff_inst
   Register : channel_flt0.q_fir_ch2.counter_i4.ff_inst
   Register : channel_flt0.q_fir_ch2.counter_i3.ff_inst
   Register : channel_flt0.q_fir_ch2.counter_i2.ff_inst
   Register : channel_flt0.q_fir_ch2.counter_i1.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i15.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i14.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i13.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i12.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i11.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i10.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i9.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i8.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i7.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i6.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i5.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i4.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i3.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i2.ff_inst
   Register : channel_flt0.q_fir_ch2.data_o_i0_i1.ff_inst
   Register : channel_flt0.q_fir_ch2.pp_trig_rep_15820.ff_inst
   Register : channel_flt0.q_fir_ch2.p_trig_rep_15819.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i1.ff_inst

                                   Page 130





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[2]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i1.ff_inst

                                   Page 131





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[59]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i1.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i0.ff_inst
   Register : channel_flt0.q_fir_ch0.counter_i0.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i0.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i0.ff_inst
   Register : channel_flt0.q_fir_ch0.busy_c.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i32.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i31.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i30.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i29.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i28.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i27.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i26.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i25.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i24.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i23.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i22.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i21.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i20.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i19.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i18.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i17.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i16.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i15.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i14.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i13.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i12.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i11.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i10.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i9.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i8.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i7.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i6.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i5.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i4.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i3.ff_inst

                                   Page 132





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.mac_i2.ff_inst
   Register : channel_flt0.q_fir_ch0.mac_i1.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i31.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i30.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i29.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i28.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i27.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i26.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i25.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i24.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i23.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i22.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i21.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i20.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i19.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i18.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i17.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i16.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i15.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i14.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i13.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i12.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i11.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i10.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i9.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i8.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i7.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i6.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i5.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i4.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i3.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i2.ff_inst
   Register : channel_flt0.q_fir_ch0.mul_i1.ff_inst
   Register : channel_flt0.q_fir_ch0.counter_i6.ff_inst
   Register : channel_flt0.q_fir_ch0.counter_i5.ff_inst
   Register : channel_flt0.q_fir_ch0.counter_i4.ff_inst
   Register : channel_flt0.q_fir_ch0.counter_i3.ff_inst
   Register : channel_flt0.q_fir_ch0.counter_i2.ff_inst
   Register : channel_flt0.q_fir_ch0.counter_i1.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i15.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i14.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i13.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i12.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i11.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i10.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i9.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i8.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i7.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i6.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i5.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i4.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i3.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i2.ff_inst
   Register : channel_flt0.q_fir_ch0.data_o_i0_i1.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i13.ff_inst

                                   Page 133





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[80]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[80]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[79]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[78]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[77]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i12.ff_inst

                                   Page 134





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[76]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[76]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[75]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[74]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[73]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i11.ff_inst

                                   Page 135





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[72]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[72]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[71]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[70]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[69]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i10.ff_inst

                                   Page 136





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[68]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[68]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[67]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[66]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[65]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i9.ff_inst

                                   Page 137





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[64]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[64]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[63]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[62]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[61]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i8.ff_inst

                                   Page 138





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[60]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[60]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[59]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[58]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[57]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i7.ff_inst

                                   Page 139





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[56]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[56]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[55]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[54]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[53]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i6.ff_inst

                                   Page 140





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[52]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[52]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[51]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[50]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[49]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i5.ff_inst

                                   Page 141





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[48]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[48]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[47]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[46]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[45]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i4.ff_inst

                                   Page 142





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[44]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[44]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[43]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[42]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[41]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[40]__i3.ff_inst

                                   Page 143





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[40]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[39]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[38]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[37]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[36]__i2.ff_inst

                                   Page 144





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[35]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[35]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[34]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[33]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[32]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i15.ff_inst

                                   Page 145





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[31]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[31]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[30]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[29]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[28]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i14.ff_inst

                                   Page 146





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[27]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[27]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[26]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[25]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[24]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i13.ff_inst

                                   Page 147





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[23]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[23]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[22]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[21]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[20]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i12.ff_inst

                                   Page 148





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[19]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[19]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[18]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[17]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[16]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i11.ff_inst

                                   Page 149





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[15]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[15]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[14]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[13]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[12]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i10.ff_inst

                                   Page 150





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[11]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[11]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[10]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[9]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[8]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i9.ff_inst

                                   Page 151





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[7]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[7]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[6]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[5]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[4]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i8.ff_inst

                                   Page 152





GSR Usage (cont)
----------------
   Register : channel_flt0.q_fir_ch0.dline[3]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[3]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[2]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[1]__i2.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i15.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i14.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i13.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i12.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i11.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i10.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i9.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i8.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i7.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i6.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i5.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i4.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i3.ff_inst
   Register : channel_flt0.q_fir_ch0.dline[0]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i1.ff_inst

                                   Page 153





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[9]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i1.ff_inst

                                   Page 154





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[66]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i1.ff_inst
   Register : channel_flt0.i_fir_hb2.counter_i0.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i0.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i0.ff_inst
   Register : channel_flt0.i_fir_hb2.busy_c.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i30.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i29.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i28.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i27.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i26.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i25.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i24.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i23.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i22.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i21.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i20.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i19.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i18.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i17.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i16.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i15.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i14.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i13.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i12.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i11.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i10.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i9.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i8.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i7.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i6.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i5.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i4.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i3.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i2.ff_inst
   Register : channel_flt0.i_fir_hb2.mac_i1.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i30.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i29.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i28.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i27.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i26.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i25.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i24.ff_inst

                                   Page 155





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.mul_i23.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i22.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i21.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i20.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i19.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i18.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i17.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i16.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i15.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i14.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i13.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i12.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i11.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i10.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i9.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i8.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i7.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i6.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i5.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i4.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i3.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i2.ff_inst
   Register : channel_flt0.i_fir_hb2.mul_i1.ff_inst
   Register : channel_flt0.i_fir_hb2.counter_i6.ff_inst
   Register : channel_flt0.i_fir_hb2.counter_i5.ff_inst
   Register : channel_flt0.i_fir_hb2.counter_i4.ff_inst
   Register : channel_flt0.i_fir_hb2.counter_i3.ff_inst
   Register : channel_flt0.i_fir_hb2.counter_i2.ff_inst
   Register : channel_flt0.i_fir_hb2.counter_i1.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.data_o__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[80]__i2.ff_inst

                                   Page 156





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[79]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[79]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[78]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[77]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[76]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i15.ff_inst

                                   Page 157





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[75]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[75]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[74]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[73]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[72]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i14.ff_inst

                                   Page 158





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[71]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[71]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[70]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[69]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[68]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i13.ff_inst

                                   Page 159





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[67]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[67]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[66]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[65]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[64]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i12.ff_inst

                                   Page 160





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[63]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[63]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[62]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[61]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[60]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i11.ff_inst

                                   Page 161





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[59]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[59]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[58]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[57]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[56]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i10.ff_inst

                                   Page 162





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[55]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[55]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[54]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[53]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[52]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i9.ff_inst

                                   Page 163





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[51]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[51]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[50]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[49]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[48]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i8.ff_inst

                                   Page 164





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[47]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[47]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[46]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[45]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[44]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i7.ff_inst

                                   Page 165





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[43]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[43]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[42]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[41]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[40]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i6.ff_inst

                                   Page 166





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[39]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[39]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[38]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[37]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[36]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i5.ff_inst

                                   Page 167





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[35]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[35]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[34]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[33]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[32]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i4.ff_inst

                                   Page 168





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[31]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[31]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[30]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[29]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[28]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[27]__i3.ff_inst

                                   Page 169





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[27]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[26]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[25]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[24]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[23]__i2.ff_inst

                                   Page 170





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[22]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[22]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[21]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[20]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[19]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i15.ff_inst

                                   Page 171





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[18]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[18]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[17]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[16]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[15]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i14.ff_inst

                                   Page 172





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[14]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[14]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[13]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[12]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[11]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i13.ff_inst

                                   Page 173





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[10]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[10]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[9]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[8]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[7]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i12.ff_inst

                                   Page 174





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[6]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[6]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[5]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[4]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[3]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i11.ff_inst

                                   Page 175





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb2.dline[2]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[2]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[1]__i2.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i15.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i14.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i13.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i12.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i11.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i10.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i9.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i8.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i7.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i6.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i5.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i4.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i3.ff_inst
   Register : channel_flt0.i_fir_hb2.dline[0]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i1.ff_inst

                                   Page 176





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[20]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i1.ff_inst

                                   Page 177





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[77]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i1.ff_inst
   Register : channel_flt0.i_fir_hb1.counter_i0.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i0.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i0.ff_inst
   Register : channel_flt0.i_fir_hb1.busy_c.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i30.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i29.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i28.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i27.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i26.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i25.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i24.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i23.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i22.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i21.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i20.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i19.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i18.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i17.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i16.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i15.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i14.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i13.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i12.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i11.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i10.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i9.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i8.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i7.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i6.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i5.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i4.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i3.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i2.ff_inst
   Register : channel_flt0.i_fir_hb1.mac_i1.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i30.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i29.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i28.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i27.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i26.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i25.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i24.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i23.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i22.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i21.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i20.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i19.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i18.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i17.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i16.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i15.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i14.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i13.ff_inst

                                   Page 178





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.mul_i12.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i11.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i10.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i9.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i8.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i7.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i6.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i5.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i4.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i3.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i2.ff_inst
   Register : channel_flt0.i_fir_hb1.mul_i1.ff_inst
   Register : channel_flt0.i_fir_hb1.counter_i6.ff_inst
   Register : channel_flt0.i_fir_hb1.counter_i5.ff_inst
   Register : channel_flt0.i_fir_hb1.counter_i4.ff_inst
   Register : channel_flt0.i_fir_hb1.counter_i3.ff_inst
   Register : channel_flt0.i_fir_hb1.counter_i2.ff_inst
   Register : channel_flt0.i_fir_hb1.counter_i1.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.data_o__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[80]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i5.ff_inst

                                   Page 179





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[79]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[79]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[78]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[77]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[76]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i4.ff_inst

                                   Page 180





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[75]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[75]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[74]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[73]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[72]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[71]__i3.ff_inst

                                   Page 181





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[71]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[70]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[69]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[68]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[67]__i2.ff_inst

                                   Page 182





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[66]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[66]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[65]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[64]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[63]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i15.ff_inst

                                   Page 183





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[62]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[62]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[61]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[60]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[59]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i14.ff_inst

                                   Page 184





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[58]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[58]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[57]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[56]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[55]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i13.ff_inst

                                   Page 185





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[54]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[54]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[53]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[52]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[51]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i12.ff_inst

                                   Page 186





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[50]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[50]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[49]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[48]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[47]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i11.ff_inst

                                   Page 187





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[46]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[46]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[45]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[44]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[43]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i10.ff_inst

                                   Page 188





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[42]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[42]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[41]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[40]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[39]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i9.ff_inst

                                   Page 189





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[38]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[38]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[37]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[36]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[35]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i8.ff_inst

                                   Page 190





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[34]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[34]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[33]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[32]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[31]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i7.ff_inst

                                   Page 191





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[30]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[30]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[29]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[28]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[27]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i6.ff_inst

                                   Page 192





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[26]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[26]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[25]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[24]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[23]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i5.ff_inst

                                   Page 193





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[22]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[22]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[21]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[20]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[19]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i4.ff_inst

                                   Page 194





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[18]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[18]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[17]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[16]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[15]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[14]__i3.ff_inst

                                   Page 195





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[14]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[13]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[12]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[11]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[10]__i2.ff_inst

                                   Page 196





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[9]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[9]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[8]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[7]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[6]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i15.ff_inst

                                   Page 197





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[5]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[5]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[4]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[3]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[2]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i14.ff_inst

                                   Page 198





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb1.dline[1]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[1]__i2.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i15.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i14.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i13.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i12.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i11.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i10.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i9.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i8.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i7.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i6.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i5.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i4.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i3.ff_inst
   Register : channel_flt0.i_fir_hb1.dline[0]__i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i0.ff_inst

                                   Page 199





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i1.ff_inst
   Register : channel_flt0.i_fir_hb0.counter_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i0.ff_inst
   Register : channel_flt0.i_fir_hb0.busy_c.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i30.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i29.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i28.ff_inst

                                   Page 200





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.mac_i27.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i26.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i25.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i24.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i23.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i22.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i21.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i20.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i19.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i18.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i17.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i16.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.mac_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i30.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i29.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i28.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i27.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i26.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i25.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i24.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i23.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i22.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i21.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i20.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i19.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i18.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i17.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i16.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.mul_i1.ff_inst

                                   Page 201





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.counter_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.counter_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.counter_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.counter_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.counter_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.counter_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i15.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i14.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i13.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i12.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i11.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i10.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i9.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i8.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i7.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i6.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i5.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i4.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i3.ff_inst
   Register : channel_flt0.i_fir_hb0.data_o__i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[79]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[78]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i9.ff_inst

                                   Page 202





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[77]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[76]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[75]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[74]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i12.ff_inst

                                   Page 203





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[73]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[72]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[71]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[70]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i15.ff_inst

                                   Page 204





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[69]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[68]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[67]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i3.ff_inst

                                   Page 205





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[66]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[65]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[64]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[63]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i6.ff_inst

                                   Page 206





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[62]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[61]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[60]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[59]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i9.ff_inst

                                   Page 207





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[58]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[57]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[56]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[55]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i12.ff_inst

                                   Page 208





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[54]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[53]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[52]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[51]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i15.ff_inst

                                   Page 209





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[50]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[49]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[48]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i3.ff_inst

                                   Page 210





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[47]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[46]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[45]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[44]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i6.ff_inst

                                   Page 211





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[43]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[42]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[41]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[40]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i9.ff_inst

                                   Page 212





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[39]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[38]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[37]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[36]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i12.ff_inst

                                   Page 213





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[35]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[34]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[33]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[32]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i15.ff_inst

                                   Page 214





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[31]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[30]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[29]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i3.ff_inst

                                   Page 215





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[28]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[27]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[26]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[25]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i6.ff_inst

                                   Page 216





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[24]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[23]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[22]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[21]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i9.ff_inst

                                   Page 217





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[20]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[19]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[18]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[17]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i12.ff_inst

                                   Page 218





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[16]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[15]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[14]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[13]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i15.ff_inst

                                   Page 219





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[12]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[11]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[10]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i3.ff_inst

                                   Page 220





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[9]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[8]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[7]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[6]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i6.ff_inst

                                   Page 221





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[5]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[4]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[3]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[2]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i9.ff_inst

                                   Page 222





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[1]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i15.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i14.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i13.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i12.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i11.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i10.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i9.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i8.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i7.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i6.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i5.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i4.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i3.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i2.ff_inst
   Register : channel_flt0.i_fir_hb0.dline[0]_i0_i1.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i0.ff_inst
   Register : channel_flt0.i_fir_ch2.counter_i0.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i0.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i0.ff_inst
   Register : channel_flt0.i_fir_ch2.busy_c.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i32.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i31.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i30.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i29.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i28.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i27.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i26.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i25.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i24.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i23.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i22.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i21.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i20.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i19.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i18.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i17.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i16.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i15.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i14.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i13.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i12.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i11.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i10.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i9.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i8.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i7.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i6.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i5.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i4.ff_inst

                                   Page 223





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch2.mac_i3.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i2.ff_inst
   Register : channel_flt0.i_fir_ch2.mac_i1.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i31.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i30.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i29.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i28.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i27.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i26.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i25.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i24.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i23.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i22.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i21.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i20.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i19.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i18.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i17.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i16.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i15.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i14.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i13.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i12.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i11.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i10.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i9.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i8.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i7.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i6.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i5.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i4.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i3.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i2.ff_inst
   Register : channel_flt0.i_fir_ch2.mul_i1.ff_inst
   Register : channel_flt0.i_fir_ch2.counter_i6.ff_inst
   Register : channel_flt0.i_fir_ch2.counter_i5.ff_inst
   Register : channel_flt0.i_fir_ch2.counter_i4.ff_inst
   Register : channel_flt0.i_fir_ch2.counter_i3.ff_inst
   Register : channel_flt0.i_fir_ch2.counter_i2.ff_inst
   Register : channel_flt0.i_fir_ch2.counter_i1.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i15.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i14.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i13.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i12.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i11.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i10.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i9.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i8.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i7.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i6.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i5.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i4.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i3.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i2.ff_inst
   Register : channel_flt0.i_fir_ch2.data_o_i0_i1.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i0.ff_inst
   Register : channel_flt0.i_fir_ch1.counter_i0.ff_inst

                                   Page 224





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch1.mul_i0.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i0.ff_inst
   Register : channel_flt0.i_fir_ch1.busy_c.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i32.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i31.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i30.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i29.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i28.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i27.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i26.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i25.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i24.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i23.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i22.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i21.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i20.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i19.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i18.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i17.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i16.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i15.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i14.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i13.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i12.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i11.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i10.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i9.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i8.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i7.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i6.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i5.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i4.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i3.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i2.ff_inst
   Register : channel_flt0.i_fir_ch1.mac_i1.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i31.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i30.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i29.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i28.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i27.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i26.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i25.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i24.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i23.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i22.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i21.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i20.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i19.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i18.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i17.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i16.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i15.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i14.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i13.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i12.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i11.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i10.ff_inst

                                   Page 225





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch1.mul_i9.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i8.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i7.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i6.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i5.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i4.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i3.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i2.ff_inst
   Register : channel_flt0.i_fir_ch1.mul_i1.ff_inst
   Register : channel_flt0.i_fir_ch1.counter_i6.ff_inst
   Register : channel_flt0.i_fir_ch1.counter_i5.ff_inst
   Register : channel_flt0.i_fir_ch1.counter_i4.ff_inst
   Register : channel_flt0.i_fir_ch1.counter_i3.ff_inst
   Register : channel_flt0.i_fir_ch1.counter_i2.ff_inst
   Register : channel_flt0.i_fir_ch1.counter_i1.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i15.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i14.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i13.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i12.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i11.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i10.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i9.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i8.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i7.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i6.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i5.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i4.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i3.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i2.ff_inst
   Register : channel_flt0.i_fir_ch1.data_o_i0_i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i1.ff_inst

                                   Page 226





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[27]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i1.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i0.ff_inst
   Register : channel_flt0.i_fir_ch0.counter_i0.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i0.ff_inst

                                   Page 227





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.mac_i0.ff_inst
   Register : channel_flt0.i_fir_ch0.busy_c.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i32.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i31.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i30.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i29.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i28.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i27.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i26.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i25.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i24.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i23.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i22.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i21.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i20.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i19.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i18.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i17.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i16.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i15.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i14.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i13.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i12.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i11.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i10.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i9.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i8.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i7.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i6.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i5.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i4.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i3.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i2.ff_inst
   Register : channel_flt0.i_fir_ch0.mac_i1.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i31.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i30.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i29.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i28.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i27.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i26.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i25.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i24.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i23.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i22.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i21.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i20.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i19.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i18.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i17.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i16.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i15.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i14.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i13.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i12.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i11.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i10.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i9.ff_inst

                                   Page 228





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.mul_i8.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i7.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i6.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i5.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i4.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i3.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i2.ff_inst
   Register : channel_flt0.i_fir_ch0.mul_i1.ff_inst
   Register : channel_flt0.i_fir_ch0.counter_i6.ff_inst
   Register : channel_flt0.i_fir_ch0.counter_i5.ff_inst
   Register : channel_flt0.i_fir_ch0.counter_i4.ff_inst
   Register : channel_flt0.i_fir_ch0.counter_i3.ff_inst
   Register : channel_flt0.i_fir_ch0.counter_i2.ff_inst
   Register : channel_flt0.i_fir_ch0.counter_i1.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i15.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i14.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i13.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i12.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i11.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i10.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i9.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i8.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i7.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i6.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i5.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i4.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i3.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i2.ff_inst
   Register : channel_flt0.i_fir_ch0.data_o_i0_i1.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[80]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[79]__i2.ff_inst

                                   Page 229





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[78]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[78]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[77]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[76]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[75]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i15.ff_inst

                                   Page 230





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[74]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[74]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[73]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[72]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[71]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i14.ff_inst

                                   Page 231





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[70]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[70]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[69]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[68]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[67]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i13.ff_inst

                                   Page 232





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[66]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[66]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[65]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[64]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[63]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i12.ff_inst

                                   Page 233





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[62]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[62]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[61]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[60]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[59]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i11.ff_inst

                                   Page 234





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[58]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[58]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[57]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[56]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[55]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i10.ff_inst

                                   Page 235





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[54]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[54]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[53]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[52]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[51]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i9.ff_inst

                                   Page 236





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[50]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[50]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[49]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[48]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[47]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i8.ff_inst

                                   Page 237





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[46]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[46]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[45]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[44]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[43]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i7.ff_inst

                                   Page 238





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[42]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[42]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[41]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[40]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[39]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i6.ff_inst

                                   Page 239





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[38]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[38]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[37]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[36]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[35]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i5.ff_inst

                                   Page 240





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[34]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[34]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[33]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[32]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[31]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i4.ff_inst

                                   Page 241





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[30]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[30]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[29]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[28]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[27]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[26]__i3.ff_inst

                                   Page 242





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[26]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[25]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[24]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[23]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[22]__i2.ff_inst

                                   Page 243





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[21]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[21]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[20]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[19]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[18]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i15.ff_inst

                                   Page 244





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[17]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[17]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[16]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[15]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[14]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i14.ff_inst

                                   Page 245





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[13]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[13]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[12]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[11]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[10]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i13.ff_inst

                                   Page 246





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[9]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[9]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[8]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[7]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[6]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i12.ff_inst

                                   Page 247





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[5]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[5]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[4]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[3]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[2]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i11.ff_inst

                                   Page 248





GSR Usage (cont)
----------------
   Register : channel_flt0.i_fir_ch0.dline[1]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[1]__i2.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i15.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i14.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i13.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i12.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i11.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i10.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i9.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i8.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i7.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i6.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i5.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i4.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i3.ff_inst
   Register : channel_flt0.i_fir_ch0.dline[0]__i2.ff_inst
   Register : channel_flt0.decim2.counter__i0.ff_inst
   Register : channel_flt0.decim2.i_data_o__i1.ff_inst
   Register : channel_flt0.decim2.q_data_o__i1.ff_inst
   Register : channel_flt0.decim2.pp_trig_c.ff_inst
   Register : channel_flt0.decim2.drdy_o.ff_inst
   Register : channel_flt0.decim2.p_trig_c.ff_inst
   Register : channel_flt0.decim2.add_6_add_12_add_12_e1__i0.ff_inst
   Register : channel_flt0.decim2.add_6_add_12_add_12_e1__i1.ff_inst
   Register : channel_flt0.decim2.q_data_o__i15.ff_inst
   Register : channel_flt0.decim2.q_data_o__i14.ff_inst
   Register : channel_flt0.decim2.q_data_o__i13.ff_inst
   Register : channel_flt0.decim2.q_data_o__i12.ff_inst
   Register : channel_flt0.decim2.q_data_o__i11.ff_inst
   Register : channel_flt0.decim2.q_data_o__i10.ff_inst
   Register : channel_flt0.decim2.q_data_o__i9.ff_inst
   Register : channel_flt0.decim2.q_data_o__i8.ff_inst
   Register : channel_flt0.decim2.q_data_o__i7.ff_inst
   Register : channel_flt0.decim2.q_data_o__i6.ff_inst
   Register : channel_flt0.decim2.q_data_o__i5.ff_inst
   Register : channel_flt0.decim2.q_data_o__i4.ff_inst
   Register : channel_flt0.decim2.q_data_o__i3.ff_inst
   Register : channel_flt0.decim2.q_data_o__i2.ff_inst
   Register : channel_flt0.decim2.i_data_o__i15.ff_inst
   Register : channel_flt0.decim2.i_data_o__i14.ff_inst
   Register : channel_flt0.decim2.i_data_o__i13.ff_inst
   Register : channel_flt0.decim2.i_data_o__i12.ff_inst
   Register : channel_flt0.decim2.i_data_o__i11.ff_inst
   Register : channel_flt0.decim2.i_data_o__i10.ff_inst
   Register : channel_flt0.decim2.i_data_o__i9.ff_inst
   Register : channel_flt0.decim2.i_data_o__i8.ff_inst
   Register : channel_flt0.decim2.i_data_o__i7.ff_inst
   Register : channel_flt0.decim2.i_data_o__i6.ff_inst
   Register : channel_flt0.decim2.i_data_o__i5.ff_inst
   Register : channel_flt0.decim2.i_data_o__i4.ff_inst

                                   Page 249





GSR Usage (cont)
----------------
   Register : channel_flt0.decim2.i_data_o__i3.ff_inst
   Register : channel_flt0.decim2.i_data_o__i2.ff_inst
   Register : channel_flt0.decim2.counter__i1.ff_inst
   Register : channel_flt0.decim1.counter__i0.ff_inst
   Register : channel_flt0.decim1.i_data_o__i1.ff_inst
   Register : channel_flt0.decim1.q_data_o__i1.ff_inst
   Register : channel_flt0.decim1.add_6_add_12_add_12_e1__i0.ff_inst
   Register : channel_flt0.decim1.pp_trig_c.ff_inst
   Register : channel_flt0.decim1.drdy_o.ff_inst
   Register : channel_flt0.decim1.p_trig_c.ff_inst
   Register : channel_flt0.decim1.add_6_add_12_add_12_e1__i1.ff_inst
   Register : channel_flt0.decim1.q_data_o__i15.ff_inst
   Register : channel_flt0.decim1.q_data_o__i14.ff_inst
   Register : channel_flt0.decim1.q_data_o__i13.ff_inst
   Register : channel_flt0.decim1.q_data_o__i12.ff_inst
   Register : channel_flt0.decim1.q_data_o__i11.ff_inst
   Register : channel_flt0.decim1.q_data_o__i10.ff_inst
   Register : channel_flt0.decim1.q_data_o__i9.ff_inst
   Register : channel_flt0.decim1.q_data_o__i8.ff_inst
   Register : channel_flt0.decim1.q_data_o__i7.ff_inst
   Register : channel_flt0.decim1.q_data_o__i6.ff_inst
   Register : channel_flt0.decim1.q_data_o__i5.ff_inst
   Register : channel_flt0.decim1.q_data_o__i4.ff_inst
   Register : channel_flt0.decim1.q_data_o__i3.ff_inst
   Register : channel_flt0.decim1.q_data_o__i2.ff_inst
   Register : channel_flt0.decim1.i_data_o__i15.ff_inst
   Register : channel_flt0.decim1.i_data_o__i14.ff_inst
   Register : channel_flt0.decim1.i_data_o__i13.ff_inst
   Register : channel_flt0.decim1.i_data_o__i12.ff_inst
   Register : channel_flt0.decim1.i_data_o__i11.ff_inst
   Register : channel_flt0.decim1.i_data_o__i10.ff_inst
   Register : channel_flt0.decim1.i_data_o__i9.ff_inst
   Register : channel_flt0.decim1.i_data_o__i8.ff_inst
   Register : channel_flt0.decim1.i_data_o__i7.ff_inst
   Register : channel_flt0.decim1.i_data_o__i6.ff_inst
   Register : channel_flt0.decim1.i_data_o__i5.ff_inst
   Register : channel_flt0.decim1.i_data_o__i4.ff_inst
   Register : channel_flt0.decim1.i_data_o__i3.ff_inst
   Register : channel_flt0.decim1.i_data_o__i2.ff_inst
   Register : channel_flt0.decim1.counter__i1.ff_inst
   Register : channel_flt0.decim0.counter__i0.ff_inst
   Register : channel_flt0.decim0.i_data_o__i1.ff_inst
   Register : channel_flt0.decim0.q_data_o__i1.ff_inst
   Register : channel_flt0.decim0.pp_trig_c.ff_inst
   Register : channel_flt0.decim0.drdy_o.ff_inst
   Register : channel_flt0.decim0.p_trig_c.ff_inst
   Register : channel_flt0.decim0.add_6_add_12_add_12_e1__i0.ff_inst
   Register : channel_flt0.decim0.add_6_add_12_add_12_e1__i1.ff_inst
   Register : channel_flt0.decim0.q_data_o__i15.ff_inst
   Register : channel_flt0.decim0.q_data_o__i14.ff_inst
   Register : channel_flt0.decim0.q_data_o__i13.ff_inst
   Register : channel_flt0.decim0.q_data_o__i12.ff_inst
   Register : channel_flt0.decim0.q_data_o__i11.ff_inst
   Register : channel_flt0.decim0.q_data_o__i10.ff_inst
   Register : channel_flt0.decim0.q_data_o__i9.ff_inst
   Register : channel_flt0.decim0.q_data_o__i8.ff_inst
   Register : channel_flt0.decim0.q_data_o__i7.ff_inst

                                   Page 250





GSR Usage (cont)
----------------
   Register : channel_flt0.decim0.q_data_o__i6.ff_inst
   Register : channel_flt0.decim0.q_data_o__i5.ff_inst
   Register : channel_flt0.decim0.q_data_o__i4.ff_inst
   Register : channel_flt0.decim0.q_data_o__i3.ff_inst
   Register : channel_flt0.decim0.q_data_o__i2.ff_inst
   Register : channel_flt0.decim0.i_data_o__i15.ff_inst
   Register : channel_flt0.decim0.i_data_o__i14.ff_inst
   Register : channel_flt0.decim0.i_data_o__i13.ff_inst
   Register : channel_flt0.decim0.i_data_o__i12.ff_inst
   Register : channel_flt0.decim0.i_data_o__i11.ff_inst
   Register : channel_flt0.decim0.i_data_o__i10.ff_inst
   Register : channel_flt0.decim0.i_data_o__i9.ff_inst
   Register : channel_flt0.decim0.i_data_o__i8.ff_inst
   Register : channel_flt0.decim0.i_data_o__i7.ff_inst
   Register : channel_flt0.decim0.i_data_o__i6.ff_inst
   Register : channel_flt0.decim0.i_data_o__i5.ff_inst
   Register : channel_flt0.decim0.i_data_o__i4.ff_inst
   Register : channel_flt0.decim0.i_data_o__i3.ff_inst
   Register : channel_flt0.decim0.i_data_o__i2.ff_inst
   Register : channel_flt0.decim0.counter__i1.ff_inst
   Register : rssi_fir0.dline[0]__i1.ff_inst
   Register : rssi_fir0.dline[66]__i8.ff_inst
   Register : rssi_fir0.dline[1]__i1.ff_inst
   Register : rssi_fir0.dline[66]__i7.ff_inst
   Register : rssi_fir0.dline[2]__i1.ff_inst
   Register : rssi_fir0.pp_trig_c.ff_inst
   Register : rssi_fir0.dline[3]__i1.ff_inst
   Register : rssi_fir0.dline[4]__i1.ff_inst
   Register : rssi_fir0.dline[5]__i1.ff_inst
   Register : rssi_fir0.dline[6]__i1.ff_inst
   Register : rssi_fir0.dline[7]__i1.ff_inst
   Register : rssi_fir0.dline[8]__i1.ff_inst
   Register : rssi_fir0.dline[9]__i1.ff_inst
   Register : rssi_fir0.dline[10]__i1.ff_inst
   Register : rssi_fir0.dline[11]__i1.ff_inst
   Register : rssi_fir0.dline[12]__i1.ff_inst
   Register : rssi_fir0.dline[13]__i1.ff_inst
   Register : rssi_fir0.dline[14]__i1.ff_inst
   Register : rssi_fir0.dline[15]__i1.ff_inst
   Register : rssi_fir0.dline[16]__i1.ff_inst
   Register : rssi_fir0.dline[17]__i1.ff_inst
   Register : rssi_fir0.dline[18]__i1.ff_inst
   Register : rssi_fir0.dline[19]__i1.ff_inst
   Register : rssi_fir0.dline[20]__i1.ff_inst
   Register : rssi_fir0.dline[21]__i1.ff_inst
   Register : rssi_fir0.dline[22]__i1.ff_inst
   Register : rssi_fir0.dline[23]__i1.ff_inst
   Register : rssi_fir0.dline[24]__i1.ff_inst
   Register : rssi_fir0.dline[25]__i1.ff_inst
   Register : rssi_fir0.dline[26]__i1.ff_inst
   Register : rssi_fir0.dline[27]__i1.ff_inst
   Register : rssi_fir0.dline[28]__i1.ff_inst
   Register : rssi_fir0.dline[29]__i1.ff_inst
   Register : rssi_fir0.dline[30]__i1.ff_inst
   Register : rssi_fir0.dline[31]__i1.ff_inst
   Register : rssi_fir0.dline[32]__i1.ff_inst
   Register : rssi_fir0.dline[33]__i1.ff_inst

                                   Page 251





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[34]__i1.ff_inst
   Register : rssi_fir0.dline[35]__i1.ff_inst
   Register : rssi_fir0.dline[36]__i1.ff_inst
   Register : rssi_fir0.dline[37]__i1.ff_inst
   Register : rssi_fir0.dline[38]__i1.ff_inst
   Register : rssi_fir0.dline[39]__i1.ff_inst
   Register : rssi_fir0.dline[40]__i1.ff_inst
   Register : rssi_fir0.dline[41]__i1.ff_inst
   Register : rssi_fir0.dline[42]__i1.ff_inst
   Register : rssi_fir0.dline[43]__i1.ff_inst
   Register : rssi_fir0.dline[44]__i1.ff_inst
   Register : rssi_fir0.dline[45]__i1.ff_inst
   Register : rssi_fir0.dline[46]__i1.ff_inst
   Register : rssi_fir0.dline[47]__i1.ff_inst
   Register : rssi_fir0.dline[48]__i1.ff_inst
   Register : rssi_fir0.dline[49]__i1.ff_inst
   Register : rssi_fir0.dline[50]__i1.ff_inst
   Register : rssi_fir0.dline[51]__i1.ff_inst
   Register : rssi_fir0.dline[52]__i1.ff_inst
   Register : rssi_fir0.dline[53]__i1.ff_inst
   Register : rssi_fir0.dline[54]__i1.ff_inst
   Register : rssi_fir0.dline[55]__i1.ff_inst
   Register : rssi_fir0.dline[56]__i1.ff_inst
   Register : rssi_fir0.dline[57]__i1.ff_inst
   Register : rssi_fir0.dline[58]__i1.ff_inst
   Register : rssi_fir0.dline[59]__i1.ff_inst
   Register : rssi_fir0.dline[60]__i1.ff_inst
   Register : rssi_fir0.dline[61]__i1.ff_inst
   Register : rssi_fir0.dline[62]__i1.ff_inst
   Register : rssi_fir0.dline[63]__i1.ff_inst
   Register : rssi_fir0.dline[64]__i1.ff_inst
   Register : rssi_fir0.dline[65]__i1.ff_inst
   Register : rssi_fir0.dline[66]__i1.ff_inst
   Register : rssi_fir0.dline[67]__i1.ff_inst
   Register : rssi_fir0.dline[68]__i1.ff_inst
   Register : rssi_fir0.dline[69]__i1.ff_inst
   Register : rssi_fir0.dline[70]__i1.ff_inst
   Register : rssi_fir0.dline[71]__i1.ff_inst
   Register : rssi_fir0.dline[72]__i1.ff_inst
   Register : rssi_fir0.dline[73]__i1.ff_inst
   Register : rssi_fir0.dline[74]__i1.ff_inst
   Register : rssi_fir0.dline[75]__i1.ff_inst
   Register : rssi_fir0.dline[76]__i1.ff_inst
   Register : rssi_fir0.dline[77]__i1.ff_inst
   Register : rssi_fir0.dline[78]__i1.ff_inst
   Register : rssi_fir0.dline[79]__i1.ff_inst
   Register : rssi_fir0.dline[80]__i1.ff_inst
   Register : rssi_fir0.data_o_i0_i0.ff_inst
   Register : rssi_fir0.counter_i0.ff_inst
   Register : rssi_fir0.mac_i0.ff_inst
   Register : rssi_fir0.mul_i0.ff_inst
   Register : rssi_fir0.busy_c.ff_inst
   Register : rssi_fir0.p_trig_c.ff_inst
   Register : rssi_fir0.dline[66]__i6.ff_inst
   Register : rssi_fir0.dline[66]__i5.ff_inst
   Register : rssi_fir0.dline[66]__i4.ff_inst
   Register : rssi_fir0.dline[66]__i3.ff_inst

                                   Page 252





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[66]__i2.ff_inst
   Register : rssi_fir0.dline[65]__i15.ff_inst
   Register : rssi_fir0.dline[65]__i14.ff_inst
   Register : rssi_fir0.dline[65]__i13.ff_inst
   Register : rssi_fir0.dline[65]__i12.ff_inst
   Register : rssi_fir0.dline[65]__i11.ff_inst
   Register : rssi_fir0.dline[65]__i10.ff_inst
   Register : rssi_fir0.dline[65]__i9.ff_inst
   Register : rssi_fir0.dline[65]__i8.ff_inst
   Register : rssi_fir0.dline[65]__i7.ff_inst
   Register : rssi_fir0.dline[65]__i6.ff_inst
   Register : rssi_fir0.dline[65]__i5.ff_inst
   Register : rssi_fir0.dline[65]__i4.ff_inst
   Register : rssi_fir0.dline[65]__i3.ff_inst
   Register : rssi_fir0.dline[65]__i2.ff_inst
   Register : rssi_fir0.dline[64]__i15.ff_inst
   Register : rssi_fir0.dline[64]__i14.ff_inst
   Register : rssi_fir0.dline[64]__i13.ff_inst
   Register : rssi_fir0.dline[64]__i12.ff_inst
   Register : rssi_fir0.dline[64]__i11.ff_inst
   Register : rssi_fir0.dline[64]__i10.ff_inst
   Register : rssi_fir0.dline[64]__i9.ff_inst
   Register : rssi_fir0.dline[64]__i8.ff_inst
   Register : rssi_fir0.dline[64]__i7.ff_inst
   Register : rssi_fir0.dline[64]__i6.ff_inst
   Register : rssi_fir0.dline[64]__i5.ff_inst
   Register : rssi_fir0.dline[64]__i4.ff_inst
   Register : rssi_fir0.dline[64]__i3.ff_inst
   Register : rssi_fir0.dline[64]__i2.ff_inst
   Register : rssi_fir0.dline[63]__i15.ff_inst
   Register : rssi_fir0.dline[63]__i14.ff_inst
   Register : rssi_fir0.dline[63]__i13.ff_inst
   Register : rssi_fir0.dline[63]__i12.ff_inst
   Register : rssi_fir0.dline[63]__i11.ff_inst
   Register : rssi_fir0.dline[63]__i10.ff_inst
   Register : rssi_fir0.dline[63]__i9.ff_inst
   Register : rssi_fir0.dline[63]__i8.ff_inst
   Register : rssi_fir0.dline[63]__i7.ff_inst
   Register : rssi_fir0.dline[63]__i6.ff_inst
   Register : rssi_fir0.dline[63]__i5.ff_inst
   Register : rssi_fir0.dline[63]__i4.ff_inst
   Register : rssi_fir0.dline[63]__i3.ff_inst
   Register : rssi_fir0.dline[63]__i2.ff_inst
   Register : rssi_fir0.dline[62]__i15.ff_inst
   Register : rssi_fir0.dline[62]__i14.ff_inst
   Register : rssi_fir0.dline[62]__i13.ff_inst
   Register : rssi_fir0.dline[62]__i12.ff_inst
   Register : rssi_fir0.dline[62]__i11.ff_inst
   Register : rssi_fir0.dline[62]__i10.ff_inst
   Register : rssi_fir0.dline[62]__i9.ff_inst
   Register : rssi_fir0.dline[62]__i8.ff_inst
   Register : rssi_fir0.dline[62]__i7.ff_inst
   Register : rssi_fir0.dline[62]__i6.ff_inst
   Register : rssi_fir0.dline[62]__i5.ff_inst
   Register : rssi_fir0.dline[62]__i4.ff_inst
   Register : rssi_fir0.dline[62]__i3.ff_inst
   Register : rssi_fir0.dline[62]__i2.ff_inst

                                   Page 253





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[61]__i15.ff_inst
   Register : rssi_fir0.dline[61]__i14.ff_inst
   Register : rssi_fir0.dline[61]__i13.ff_inst
   Register : rssi_fir0.dline[61]__i12.ff_inst
   Register : rssi_fir0.dline[61]__i11.ff_inst
   Register : rssi_fir0.dline[61]__i10.ff_inst
   Register : rssi_fir0.dline[61]__i9.ff_inst
   Register : rssi_fir0.dline[61]__i8.ff_inst
   Register : rssi_fir0.dline[61]__i7.ff_inst
   Register : rssi_fir0.dline[61]__i6.ff_inst
   Register : rssi_fir0.dline[61]__i5.ff_inst
   Register : rssi_fir0.dline[61]__i4.ff_inst
   Register : rssi_fir0.dline[61]__i3.ff_inst
   Register : rssi_fir0.dline[61]__i2.ff_inst
   Register : rssi_fir0.dline[60]__i15.ff_inst
   Register : rssi_fir0.dline[60]__i14.ff_inst
   Register : rssi_fir0.dline[60]__i13.ff_inst
   Register : rssi_fir0.dline[60]__i12.ff_inst
   Register : rssi_fir0.dline[60]__i11.ff_inst
   Register : rssi_fir0.dline[60]__i10.ff_inst
   Register : rssi_fir0.dline[60]__i9.ff_inst
   Register : rssi_fir0.dline[60]__i8.ff_inst
   Register : rssi_fir0.dline[60]__i7.ff_inst
   Register : rssi_fir0.dline[60]__i6.ff_inst
   Register : rssi_fir0.dline[60]__i5.ff_inst
   Register : rssi_fir0.dline[60]__i4.ff_inst
   Register : rssi_fir0.dline[60]__i3.ff_inst
   Register : rssi_fir0.dline[60]__i2.ff_inst
   Register : rssi_fir0.dline[59]__i15.ff_inst
   Register : rssi_fir0.dline[59]__i14.ff_inst
   Register : rssi_fir0.dline[59]__i13.ff_inst
   Register : rssi_fir0.dline[59]__i12.ff_inst
   Register : rssi_fir0.dline[59]__i11.ff_inst
   Register : rssi_fir0.dline[59]__i10.ff_inst
   Register : rssi_fir0.dline[59]__i9.ff_inst
   Register : rssi_fir0.dline[59]__i8.ff_inst
   Register : rssi_fir0.dline[59]__i7.ff_inst
   Register : rssi_fir0.dline[59]__i6.ff_inst
   Register : rssi_fir0.dline[59]__i5.ff_inst
   Register : rssi_fir0.dline[59]__i4.ff_inst
   Register : rssi_fir0.dline[59]__i3.ff_inst
   Register : rssi_fir0.dline[59]__i2.ff_inst
   Register : rssi_fir0.dline[58]__i15.ff_inst
   Register : rssi_fir0.dline[58]__i14.ff_inst
   Register : rssi_fir0.dline[58]__i13.ff_inst
   Register : rssi_fir0.dline[58]__i12.ff_inst
   Register : rssi_fir0.dline[58]__i11.ff_inst
   Register : rssi_fir0.dline[58]__i10.ff_inst
   Register : rssi_fir0.dline[58]__i9.ff_inst
   Register : rssi_fir0.dline[58]__i8.ff_inst
   Register : rssi_fir0.dline[58]__i7.ff_inst
   Register : rssi_fir0.dline[58]__i6.ff_inst
   Register : rssi_fir0.dline[58]__i5.ff_inst
   Register : rssi_fir0.dline[58]__i4.ff_inst
   Register : rssi_fir0.dline[58]__i3.ff_inst
   Register : rssi_fir0.dline[58]__i2.ff_inst
   Register : rssi_fir0.dline[57]__i15.ff_inst

                                   Page 254





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[57]__i14.ff_inst
   Register : rssi_fir0.dline[57]__i13.ff_inst
   Register : rssi_fir0.dline[57]__i12.ff_inst
   Register : rssi_fir0.dline[57]__i11.ff_inst
   Register : rssi_fir0.dline[57]__i10.ff_inst
   Register : rssi_fir0.dline[57]__i9.ff_inst
   Register : rssi_fir0.dline[57]__i8.ff_inst
   Register : rssi_fir0.dline[57]__i7.ff_inst
   Register : rssi_fir0.dline[57]__i6.ff_inst
   Register : rssi_fir0.dline[57]__i5.ff_inst
   Register : rssi_fir0.dline[57]__i4.ff_inst
   Register : rssi_fir0.dline[57]__i3.ff_inst
   Register : rssi_fir0.dline[57]__i2.ff_inst
   Register : rssi_fir0.dline[56]__i15.ff_inst
   Register : rssi_fir0.dline[56]__i14.ff_inst
   Register : rssi_fir0.dline[56]__i13.ff_inst
   Register : rssi_fir0.dline[56]__i12.ff_inst
   Register : rssi_fir0.dline[56]__i11.ff_inst
   Register : rssi_fir0.dline[56]__i10.ff_inst
   Register : rssi_fir0.dline[56]__i9.ff_inst
   Register : rssi_fir0.dline[56]__i8.ff_inst
   Register : rssi_fir0.dline[56]__i7.ff_inst
   Register : rssi_fir0.dline[56]__i6.ff_inst
   Register : rssi_fir0.dline[56]__i5.ff_inst
   Register : rssi_fir0.dline[56]__i4.ff_inst
   Register : rssi_fir0.dline[56]__i3.ff_inst
   Register : rssi_fir0.dline[56]__i2.ff_inst
   Register : rssi_fir0.dline[55]__i15.ff_inst
   Register : rssi_fir0.dline[55]__i14.ff_inst
   Register : rssi_fir0.dline[55]__i13.ff_inst
   Register : rssi_fir0.dline[55]__i12.ff_inst
   Register : rssi_fir0.dline[55]__i11.ff_inst
   Register : rssi_fir0.dline[55]__i10.ff_inst
   Register : rssi_fir0.dline[55]__i9.ff_inst
   Register : rssi_fir0.dline[55]__i8.ff_inst
   Register : rssi_fir0.dline[55]__i7.ff_inst
   Register : rssi_fir0.dline[55]__i6.ff_inst
   Register : rssi_fir0.dline[55]__i5.ff_inst
   Register : rssi_fir0.dline[55]__i4.ff_inst
   Register : rssi_fir0.dline[55]__i3.ff_inst
   Register : rssi_fir0.dline[55]__i2.ff_inst
   Register : rssi_fir0.dline[54]__i15.ff_inst
   Register : rssi_fir0.dline[54]__i14.ff_inst
   Register : rssi_fir0.dline[54]__i13.ff_inst
   Register : rssi_fir0.dline[54]__i12.ff_inst
   Register : rssi_fir0.dline[54]__i11.ff_inst
   Register : rssi_fir0.dline[54]__i10.ff_inst
   Register : rssi_fir0.dline[54]__i9.ff_inst
   Register : rssi_fir0.dline[54]__i8.ff_inst
   Register : rssi_fir0.dline[54]__i7.ff_inst
   Register : rssi_fir0.dline[54]__i6.ff_inst
   Register : rssi_fir0.dline[54]__i5.ff_inst
   Register : rssi_fir0.dline[54]__i4.ff_inst
   Register : rssi_fir0.dline[54]__i3.ff_inst
   Register : rssi_fir0.dline[54]__i2.ff_inst
   Register : rssi_fir0.dline[53]__i15.ff_inst
   Register : rssi_fir0.dline[53]__i14.ff_inst

                                   Page 255





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[53]__i13.ff_inst
   Register : rssi_fir0.dline[53]__i12.ff_inst
   Register : rssi_fir0.dline[53]__i11.ff_inst
   Register : rssi_fir0.dline[53]__i10.ff_inst
   Register : rssi_fir0.dline[53]__i9.ff_inst
   Register : rssi_fir0.dline[53]__i8.ff_inst
   Register : rssi_fir0.dline[53]__i7.ff_inst
   Register : rssi_fir0.dline[53]__i6.ff_inst
   Register : rssi_fir0.dline[53]__i5.ff_inst
   Register : rssi_fir0.dline[53]__i4.ff_inst
   Register : rssi_fir0.dline[53]__i3.ff_inst
   Register : rssi_fir0.dline[53]__i2.ff_inst
   Register : rssi_fir0.dline[52]__i15.ff_inst
   Register : rssi_fir0.dline[52]__i14.ff_inst
   Register : rssi_fir0.dline[52]__i13.ff_inst
   Register : rssi_fir0.dline[52]__i12.ff_inst
   Register : rssi_fir0.dline[52]__i11.ff_inst
   Register : rssi_fir0.dline[52]__i10.ff_inst
   Register : rssi_fir0.dline[52]__i9.ff_inst
   Register : rssi_fir0.dline[52]__i8.ff_inst
   Register : rssi_fir0.dline[52]__i7.ff_inst
   Register : rssi_fir0.dline[52]__i6.ff_inst
   Register : rssi_fir0.dline[52]__i5.ff_inst
   Register : rssi_fir0.dline[52]__i4.ff_inst
   Register : rssi_fir0.dline[52]__i3.ff_inst
   Register : rssi_fir0.dline[52]__i2.ff_inst
   Register : rssi_fir0.dline[51]__i15.ff_inst
   Register : rssi_fir0.dline[51]__i14.ff_inst
   Register : rssi_fir0.dline[51]__i13.ff_inst
   Register : rssi_fir0.dline[51]__i12.ff_inst
   Register : rssi_fir0.dline[51]__i11.ff_inst
   Register : rssi_fir0.dline[51]__i10.ff_inst
   Register : rssi_fir0.dline[51]__i9.ff_inst
   Register : rssi_fir0.dline[51]__i8.ff_inst
   Register : rssi_fir0.dline[51]__i7.ff_inst
   Register : rssi_fir0.dline[51]__i6.ff_inst
   Register : rssi_fir0.dline[51]__i5.ff_inst
   Register : rssi_fir0.dline[51]__i4.ff_inst
   Register : rssi_fir0.dline[51]__i3.ff_inst
   Register : rssi_fir0.dline[51]__i2.ff_inst
   Register : rssi_fir0.dline[50]__i15.ff_inst
   Register : rssi_fir0.dline[50]__i14.ff_inst
   Register : rssi_fir0.dline[50]__i13.ff_inst
   Register : rssi_fir0.dline[50]__i12.ff_inst
   Register : rssi_fir0.dline[50]__i11.ff_inst
   Register : rssi_fir0.dline[50]__i10.ff_inst
   Register : rssi_fir0.dline[50]__i9.ff_inst
   Register : rssi_fir0.dline[50]__i8.ff_inst
   Register : rssi_fir0.dline[50]__i7.ff_inst
   Register : rssi_fir0.dline[50]__i6.ff_inst
   Register : rssi_fir0.dline[50]__i5.ff_inst
   Register : rssi_fir0.dline[50]__i4.ff_inst
   Register : rssi_fir0.dline[50]__i3.ff_inst
   Register : rssi_fir0.dline[50]__i2.ff_inst
   Register : rssi_fir0.dline[49]__i15.ff_inst
   Register : rssi_fir0.dline[49]__i14.ff_inst
   Register : rssi_fir0.dline[49]__i13.ff_inst

                                   Page 256





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[49]__i12.ff_inst
   Register : rssi_fir0.dline[49]__i11.ff_inst
   Register : rssi_fir0.dline[49]__i10.ff_inst
   Register : rssi_fir0.dline[49]__i9.ff_inst
   Register : rssi_fir0.dline[49]__i8.ff_inst
   Register : rssi_fir0.dline[49]__i7.ff_inst
   Register : rssi_fir0.dline[49]__i6.ff_inst
   Register : rssi_fir0.dline[49]__i5.ff_inst
   Register : rssi_fir0.dline[49]__i4.ff_inst
   Register : rssi_fir0.dline[49]__i3.ff_inst
   Register : rssi_fir0.dline[49]__i2.ff_inst
   Register : rssi_fir0.dline[48]__i15.ff_inst
   Register : rssi_fir0.dline[48]__i14.ff_inst
   Register : rssi_fir0.dline[48]__i13.ff_inst
   Register : rssi_fir0.dline[48]__i12.ff_inst
   Register : rssi_fir0.dline[48]__i11.ff_inst
   Register : rssi_fir0.dline[48]__i10.ff_inst
   Register : rssi_fir0.dline[48]__i9.ff_inst
   Register : rssi_fir0.dline[48]__i8.ff_inst
   Register : rssi_fir0.dline[48]__i7.ff_inst
   Register : rssi_fir0.dline[48]__i6.ff_inst
   Register : rssi_fir0.dline[48]__i5.ff_inst
   Register : rssi_fir0.dline[48]__i4.ff_inst
   Register : rssi_fir0.dline[48]__i3.ff_inst
   Register : rssi_fir0.dline[48]__i2.ff_inst
   Register : rssi_fir0.dline[47]__i15.ff_inst
   Register : rssi_fir0.dline[47]__i14.ff_inst
   Register : rssi_fir0.dline[47]__i13.ff_inst
   Register : rssi_fir0.dline[47]__i12.ff_inst
   Register : rssi_fir0.dline[47]__i11.ff_inst
   Register : rssi_fir0.dline[47]__i10.ff_inst
   Register : rssi_fir0.dline[47]__i9.ff_inst
   Register : rssi_fir0.dline[47]__i8.ff_inst
   Register : rssi_fir0.dline[47]__i7.ff_inst
   Register : rssi_fir0.dline[47]__i6.ff_inst
   Register : rssi_fir0.dline[47]__i5.ff_inst
   Register : rssi_fir0.dline[47]__i4.ff_inst
   Register : rssi_fir0.dline[47]__i3.ff_inst
   Register : rssi_fir0.dline[47]__i2.ff_inst
   Register : rssi_fir0.dline[46]__i15.ff_inst
   Register : rssi_fir0.dline[46]__i14.ff_inst
   Register : rssi_fir0.dline[46]__i13.ff_inst
   Register : rssi_fir0.dline[46]__i12.ff_inst
   Register : rssi_fir0.dline[46]__i11.ff_inst
   Register : rssi_fir0.dline[46]__i10.ff_inst
   Register : rssi_fir0.dline[46]__i9.ff_inst
   Register : rssi_fir0.dline[46]__i8.ff_inst
   Register : rssi_fir0.dline[46]__i7.ff_inst
   Register : rssi_fir0.dline[46]__i6.ff_inst
   Register : rssi_fir0.dline[46]__i5.ff_inst
   Register : rssi_fir0.dline[46]__i4.ff_inst
   Register : rssi_fir0.dline[46]__i3.ff_inst
   Register : rssi_fir0.dline[46]__i2.ff_inst
   Register : rssi_fir0.dline[45]__i15.ff_inst
   Register : rssi_fir0.dline[45]__i14.ff_inst
   Register : rssi_fir0.dline[45]__i13.ff_inst
   Register : rssi_fir0.dline[45]__i12.ff_inst

                                   Page 257





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[45]__i11.ff_inst
   Register : rssi_fir0.dline[45]__i10.ff_inst
   Register : rssi_fir0.dline[45]__i9.ff_inst
   Register : rssi_fir0.dline[45]__i8.ff_inst
   Register : rssi_fir0.dline[45]__i7.ff_inst
   Register : rssi_fir0.dline[45]__i6.ff_inst
   Register : rssi_fir0.dline[45]__i5.ff_inst
   Register : rssi_fir0.dline[45]__i4.ff_inst
   Register : rssi_fir0.dline[45]__i3.ff_inst
   Register : rssi_fir0.dline[45]__i2.ff_inst
   Register : rssi_fir0.dline[44]__i15.ff_inst
   Register : rssi_fir0.dline[44]__i14.ff_inst
   Register : rssi_fir0.dline[44]__i13.ff_inst
   Register : rssi_fir0.dline[44]__i12.ff_inst
   Register : rssi_fir0.dline[44]__i11.ff_inst
   Register : rssi_fir0.dline[44]__i10.ff_inst
   Register : rssi_fir0.dline[44]__i9.ff_inst
   Register : rssi_fir0.dline[44]__i8.ff_inst
   Register : rssi_fir0.dline[44]__i7.ff_inst
   Register : rssi_fir0.dline[44]__i6.ff_inst
   Register : rssi_fir0.dline[44]__i5.ff_inst
   Register : rssi_fir0.dline[44]__i4.ff_inst
   Register : rssi_fir0.dline[44]__i3.ff_inst
   Register : rssi_fir0.dline[44]__i2.ff_inst
   Register : rssi_fir0.dline[43]__i15.ff_inst
   Register : rssi_fir0.dline[43]__i14.ff_inst
   Register : rssi_fir0.dline[43]__i13.ff_inst
   Register : rssi_fir0.dline[43]__i12.ff_inst
   Register : rssi_fir0.dline[43]__i11.ff_inst
   Register : rssi_fir0.dline[43]__i10.ff_inst
   Register : rssi_fir0.dline[43]__i9.ff_inst
   Register : rssi_fir0.dline[43]__i8.ff_inst
   Register : rssi_fir0.dline[43]__i7.ff_inst
   Register : rssi_fir0.dline[43]__i6.ff_inst
   Register : rssi_fir0.dline[43]__i5.ff_inst
   Register : rssi_fir0.dline[43]__i4.ff_inst
   Register : rssi_fir0.dline[43]__i3.ff_inst
   Register : rssi_fir0.dline[43]__i2.ff_inst
   Register : rssi_fir0.dline[42]__i15.ff_inst
   Register : rssi_fir0.dline[42]__i14.ff_inst
   Register : rssi_fir0.dline[42]__i13.ff_inst
   Register : rssi_fir0.dline[42]__i12.ff_inst
   Register : rssi_fir0.dline[42]__i11.ff_inst
   Register : rssi_fir0.dline[42]__i10.ff_inst
   Register : rssi_fir0.dline[42]__i9.ff_inst
   Register : rssi_fir0.dline[42]__i8.ff_inst
   Register : rssi_fir0.dline[42]__i7.ff_inst
   Register : rssi_fir0.dline[42]__i6.ff_inst
   Register : rssi_fir0.dline[42]__i5.ff_inst
   Register : rssi_fir0.dline[42]__i4.ff_inst
   Register : rssi_fir0.dline[42]__i3.ff_inst
   Register : rssi_fir0.dline[42]__i2.ff_inst
   Register : rssi_fir0.dline[41]__i15.ff_inst
   Register : rssi_fir0.dline[41]__i14.ff_inst
   Register : rssi_fir0.dline[41]__i13.ff_inst
   Register : rssi_fir0.dline[41]__i12.ff_inst
   Register : rssi_fir0.dline[41]__i11.ff_inst

                                   Page 258





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[41]__i10.ff_inst
   Register : rssi_fir0.dline[41]__i9.ff_inst
   Register : rssi_fir0.dline[41]__i8.ff_inst
   Register : rssi_fir0.dline[41]__i7.ff_inst
   Register : rssi_fir0.dline[41]__i6.ff_inst
   Register : rssi_fir0.dline[41]__i5.ff_inst
   Register : rssi_fir0.dline[41]__i4.ff_inst
   Register : rssi_fir0.dline[41]__i3.ff_inst
   Register : rssi_fir0.dline[41]__i2.ff_inst
   Register : rssi_fir0.dline[40]__i15.ff_inst
   Register : rssi_fir0.dline[40]__i14.ff_inst
   Register : rssi_fir0.dline[40]__i13.ff_inst
   Register : rssi_fir0.dline[40]__i12.ff_inst
   Register : rssi_fir0.dline[40]__i11.ff_inst
   Register : rssi_fir0.dline[40]__i10.ff_inst
   Register : rssi_fir0.dline[40]__i9.ff_inst
   Register : rssi_fir0.dline[40]__i8.ff_inst
   Register : rssi_fir0.dline[40]__i7.ff_inst
   Register : rssi_fir0.dline[40]__i6.ff_inst
   Register : rssi_fir0.dline[40]__i5.ff_inst
   Register : rssi_fir0.dline[40]__i4.ff_inst
   Register : rssi_fir0.dline[40]__i3.ff_inst
   Register : rssi_fir0.dline[40]__i2.ff_inst
   Register : rssi_fir0.dline[39]__i15.ff_inst
   Register : rssi_fir0.dline[39]__i14.ff_inst
   Register : rssi_fir0.dline[39]__i13.ff_inst
   Register : rssi_fir0.dline[39]__i12.ff_inst
   Register : rssi_fir0.dline[39]__i11.ff_inst
   Register : rssi_fir0.dline[39]__i10.ff_inst
   Register : rssi_fir0.dline[39]__i9.ff_inst
   Register : rssi_fir0.dline[39]__i8.ff_inst
   Register : rssi_fir0.dline[39]__i7.ff_inst
   Register : rssi_fir0.dline[39]__i6.ff_inst
   Register : rssi_fir0.dline[39]__i5.ff_inst
   Register : rssi_fir0.dline[39]__i4.ff_inst
   Register : rssi_fir0.dline[39]__i3.ff_inst
   Register : rssi_fir0.dline[39]__i2.ff_inst
   Register : rssi_fir0.dline[38]__i15.ff_inst
   Register : rssi_fir0.dline[38]__i14.ff_inst
   Register : rssi_fir0.dline[38]__i13.ff_inst
   Register : rssi_fir0.dline[38]__i12.ff_inst
   Register : rssi_fir0.dline[38]__i11.ff_inst
   Register : rssi_fir0.dline[38]__i10.ff_inst
   Register : rssi_fir0.dline[38]__i9.ff_inst
   Register : rssi_fir0.dline[38]__i8.ff_inst
   Register : rssi_fir0.dline[38]__i7.ff_inst
   Register : rssi_fir0.dline[38]__i6.ff_inst
   Register : rssi_fir0.dline[38]__i5.ff_inst
   Register : rssi_fir0.dline[38]__i4.ff_inst
   Register : rssi_fir0.dline[38]__i3.ff_inst
   Register : rssi_fir0.dline[38]__i2.ff_inst
   Register : rssi_fir0.dline[37]__i15.ff_inst
   Register : rssi_fir0.dline[37]__i14.ff_inst
   Register : rssi_fir0.dline[37]__i13.ff_inst
   Register : rssi_fir0.dline[37]__i12.ff_inst
   Register : rssi_fir0.dline[37]__i11.ff_inst
   Register : rssi_fir0.dline[37]__i10.ff_inst

                                   Page 259





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[37]__i9.ff_inst
   Register : rssi_fir0.dline[37]__i8.ff_inst
   Register : rssi_fir0.dline[37]__i7.ff_inst
   Register : rssi_fir0.dline[37]__i6.ff_inst
   Register : rssi_fir0.dline[37]__i5.ff_inst
   Register : rssi_fir0.dline[37]__i4.ff_inst
   Register : rssi_fir0.dline[37]__i3.ff_inst
   Register : rssi_fir0.dline[37]__i2.ff_inst
   Register : rssi_fir0.dline[36]__i15.ff_inst
   Register : rssi_fir0.dline[36]__i14.ff_inst
   Register : rssi_fir0.dline[36]__i13.ff_inst
   Register : rssi_fir0.dline[36]__i12.ff_inst
   Register : rssi_fir0.dline[36]__i11.ff_inst
   Register : rssi_fir0.dline[36]__i10.ff_inst
   Register : rssi_fir0.dline[36]__i9.ff_inst
   Register : rssi_fir0.dline[36]__i8.ff_inst
   Register : rssi_fir0.dline[36]__i7.ff_inst
   Register : rssi_fir0.dline[36]__i6.ff_inst
   Register : rssi_fir0.dline[36]__i5.ff_inst
   Register : rssi_fir0.dline[36]__i4.ff_inst
   Register : rssi_fir0.dline[36]__i3.ff_inst
   Register : rssi_fir0.dline[36]__i2.ff_inst
   Register : rssi_fir0.dline[35]__i15.ff_inst
   Register : rssi_fir0.dline[35]__i14.ff_inst
   Register : rssi_fir0.dline[35]__i13.ff_inst
   Register : rssi_fir0.dline[35]__i12.ff_inst
   Register : rssi_fir0.dline[35]__i11.ff_inst
   Register : rssi_fir0.dline[35]__i10.ff_inst
   Register : rssi_fir0.dline[35]__i9.ff_inst
   Register : rssi_fir0.dline[35]__i8.ff_inst
   Register : rssi_fir0.dline[35]__i7.ff_inst
   Register : rssi_fir0.dline[35]__i6.ff_inst
   Register : rssi_fir0.dline[35]__i5.ff_inst
   Register : rssi_fir0.dline[35]__i4.ff_inst
   Register : rssi_fir0.dline[35]__i3.ff_inst
   Register : rssi_fir0.dline[35]__i2.ff_inst
   Register : rssi_fir0.dline[34]__i15.ff_inst
   Register : rssi_fir0.dline[34]__i14.ff_inst
   Register : rssi_fir0.dline[34]__i13.ff_inst
   Register : rssi_fir0.dline[34]__i12.ff_inst
   Register : rssi_fir0.dline[34]__i11.ff_inst
   Register : rssi_fir0.dline[34]__i10.ff_inst
   Register : rssi_fir0.dline[34]__i9.ff_inst
   Register : rssi_fir0.dline[34]__i8.ff_inst
   Register : rssi_fir0.dline[34]__i7.ff_inst
   Register : rssi_fir0.dline[34]__i6.ff_inst
   Register : rssi_fir0.dline[34]__i5.ff_inst
   Register : rssi_fir0.dline[34]__i4.ff_inst
   Register : rssi_fir0.dline[34]__i3.ff_inst
   Register : rssi_fir0.dline[34]__i2.ff_inst
   Register : rssi_fir0.dline[33]__i15.ff_inst
   Register : rssi_fir0.dline[33]__i14.ff_inst
   Register : rssi_fir0.dline[33]__i13.ff_inst
   Register : rssi_fir0.dline[33]__i12.ff_inst
   Register : rssi_fir0.dline[33]__i11.ff_inst
   Register : rssi_fir0.dline[33]__i10.ff_inst
   Register : rssi_fir0.dline[33]__i9.ff_inst

                                   Page 260





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[33]__i8.ff_inst
   Register : rssi_fir0.dline[33]__i7.ff_inst
   Register : rssi_fir0.dline[33]__i6.ff_inst
   Register : rssi_fir0.dline[33]__i5.ff_inst
   Register : rssi_fir0.dline[33]__i4.ff_inst
   Register : rssi_fir0.dline[33]__i3.ff_inst
   Register : rssi_fir0.dline[33]__i2.ff_inst
   Register : rssi_fir0.dline[32]__i15.ff_inst
   Register : rssi_fir0.dline[32]__i14.ff_inst
   Register : rssi_fir0.dline[32]__i13.ff_inst
   Register : rssi_fir0.dline[32]__i12.ff_inst
   Register : rssi_fir0.dline[32]__i11.ff_inst
   Register : rssi_fir0.dline[32]__i10.ff_inst
   Register : rssi_fir0.dline[32]__i9.ff_inst
   Register : rssi_fir0.dline[32]__i8.ff_inst
   Register : rssi_fir0.dline[32]__i7.ff_inst
   Register : rssi_fir0.dline[32]__i6.ff_inst
   Register : rssi_fir0.dline[32]__i5.ff_inst
   Register : rssi_fir0.dline[32]__i4.ff_inst
   Register : rssi_fir0.dline[32]__i3.ff_inst
   Register : rssi_fir0.dline[32]__i2.ff_inst
   Register : rssi_fir0.dline[31]__i15.ff_inst
   Register : rssi_fir0.dline[31]__i14.ff_inst
   Register : rssi_fir0.dline[31]__i13.ff_inst
   Register : rssi_fir0.dline[31]__i12.ff_inst
   Register : rssi_fir0.dline[31]__i11.ff_inst
   Register : rssi_fir0.dline[31]__i10.ff_inst
   Register : rssi_fir0.dline[31]__i9.ff_inst
   Register : rssi_fir0.dline[31]__i8.ff_inst
   Register : rssi_fir0.dline[31]__i7.ff_inst
   Register : rssi_fir0.dline[31]__i6.ff_inst
   Register : rssi_fir0.dline[31]__i5.ff_inst
   Register : rssi_fir0.dline[31]__i4.ff_inst
   Register : rssi_fir0.dline[31]__i3.ff_inst
   Register : rssi_fir0.dline[31]__i2.ff_inst
   Register : rssi_fir0.dline[30]__i15.ff_inst
   Register : rssi_fir0.dline[30]__i14.ff_inst
   Register : rssi_fir0.dline[30]__i13.ff_inst
   Register : rssi_fir0.dline[30]__i12.ff_inst
   Register : rssi_fir0.dline[30]__i11.ff_inst
   Register : rssi_fir0.dline[30]__i10.ff_inst
   Register : rssi_fir0.dline[30]__i9.ff_inst
   Register : rssi_fir0.dline[30]__i8.ff_inst
   Register : rssi_fir0.dline[30]__i7.ff_inst
   Register : rssi_fir0.dline[30]__i6.ff_inst
   Register : rssi_fir0.dline[30]__i5.ff_inst
   Register : rssi_fir0.dline[30]__i4.ff_inst
   Register : rssi_fir0.dline[30]__i3.ff_inst
   Register : rssi_fir0.dline[30]__i2.ff_inst
   Register : rssi_fir0.dline[29]__i15.ff_inst
   Register : rssi_fir0.dline[29]__i14.ff_inst
   Register : rssi_fir0.dline[29]__i13.ff_inst
   Register : rssi_fir0.dline[29]__i12.ff_inst
   Register : rssi_fir0.dline[29]__i11.ff_inst
   Register : rssi_fir0.dline[29]__i10.ff_inst
   Register : rssi_fir0.dline[29]__i9.ff_inst
   Register : rssi_fir0.dline[29]__i8.ff_inst

                                   Page 261





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[29]__i7.ff_inst
   Register : rssi_fir0.dline[29]__i6.ff_inst
   Register : rssi_fir0.dline[29]__i5.ff_inst
   Register : rssi_fir0.dline[29]__i4.ff_inst
   Register : rssi_fir0.dline[29]__i3.ff_inst
   Register : rssi_fir0.dline[29]__i2.ff_inst
   Register : rssi_fir0.dline[28]__i15.ff_inst
   Register : rssi_fir0.dline[28]__i14.ff_inst
   Register : rssi_fir0.dline[28]__i13.ff_inst
   Register : rssi_fir0.dline[28]__i12.ff_inst
   Register : rssi_fir0.dline[28]__i11.ff_inst
   Register : rssi_fir0.dline[28]__i10.ff_inst
   Register : rssi_fir0.dline[28]__i9.ff_inst
   Register : rssi_fir0.dline[28]__i8.ff_inst
   Register : rssi_fir0.dline[28]__i7.ff_inst
   Register : rssi_fir0.dline[28]__i6.ff_inst
   Register : rssi_fir0.dline[28]__i5.ff_inst
   Register : rssi_fir0.dline[28]__i4.ff_inst
   Register : rssi_fir0.dline[28]__i3.ff_inst
   Register : rssi_fir0.dline[28]__i2.ff_inst
   Register : rssi_fir0.dline[27]__i15.ff_inst
   Register : rssi_fir0.dline[27]__i14.ff_inst
   Register : rssi_fir0.dline[27]__i13.ff_inst
   Register : rssi_fir0.dline[27]__i12.ff_inst
   Register : rssi_fir0.dline[27]__i11.ff_inst
   Register : rssi_fir0.dline[27]__i10.ff_inst
   Register : rssi_fir0.dline[27]__i9.ff_inst
   Register : rssi_fir0.dline[27]__i8.ff_inst
   Register : rssi_fir0.dline[27]__i7.ff_inst
   Register : rssi_fir0.dline[27]__i6.ff_inst
   Register : rssi_fir0.dline[27]__i5.ff_inst
   Register : rssi_fir0.dline[27]__i4.ff_inst
   Register : rssi_fir0.dline[27]__i3.ff_inst
   Register : rssi_fir0.dline[27]__i2.ff_inst
   Register : rssi_fir0.dline[26]__i15.ff_inst
   Register : rssi_fir0.dline[26]__i14.ff_inst
   Register : rssi_fir0.dline[26]__i13.ff_inst
   Register : rssi_fir0.dline[26]__i12.ff_inst
   Register : rssi_fir0.dline[26]__i11.ff_inst
   Register : rssi_fir0.dline[26]__i10.ff_inst
   Register : rssi_fir0.dline[26]__i9.ff_inst
   Register : rssi_fir0.dline[26]__i8.ff_inst
   Register : rssi_fir0.dline[26]__i7.ff_inst
   Register : rssi_fir0.dline[26]__i6.ff_inst
   Register : rssi_fir0.dline[26]__i5.ff_inst
   Register : rssi_fir0.dline[26]__i4.ff_inst
   Register : rssi_fir0.dline[26]__i3.ff_inst
   Register : rssi_fir0.dline[26]__i2.ff_inst
   Register : rssi_fir0.dline[25]__i15.ff_inst
   Register : rssi_fir0.dline[25]__i14.ff_inst
   Register : rssi_fir0.dline[25]__i13.ff_inst
   Register : rssi_fir0.dline[25]__i12.ff_inst
   Register : rssi_fir0.dline[25]__i11.ff_inst
   Register : rssi_fir0.dline[25]__i10.ff_inst
   Register : rssi_fir0.dline[25]__i9.ff_inst
   Register : rssi_fir0.dline[25]__i8.ff_inst
   Register : rssi_fir0.dline[25]__i7.ff_inst

                                   Page 262





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[25]__i6.ff_inst
   Register : rssi_fir0.dline[25]__i5.ff_inst
   Register : rssi_fir0.dline[25]__i4.ff_inst
   Register : rssi_fir0.dline[25]__i3.ff_inst
   Register : rssi_fir0.dline[25]__i2.ff_inst
   Register : rssi_fir0.dline[24]__i15.ff_inst
   Register : rssi_fir0.dline[24]__i14.ff_inst
   Register : rssi_fir0.dline[24]__i13.ff_inst
   Register : rssi_fir0.dline[24]__i12.ff_inst
   Register : rssi_fir0.dline[24]__i11.ff_inst
   Register : rssi_fir0.dline[24]__i10.ff_inst
   Register : rssi_fir0.dline[24]__i9.ff_inst
   Register : rssi_fir0.dline[24]__i8.ff_inst
   Register : rssi_fir0.dline[24]__i7.ff_inst
   Register : rssi_fir0.dline[24]__i6.ff_inst
   Register : rssi_fir0.dline[24]__i5.ff_inst
   Register : rssi_fir0.dline[24]__i4.ff_inst
   Register : rssi_fir0.dline[24]__i3.ff_inst
   Register : rssi_fir0.dline[24]__i2.ff_inst
   Register : rssi_fir0.dline[23]__i15.ff_inst
   Register : rssi_fir0.dline[23]__i14.ff_inst
   Register : rssi_fir0.dline[23]__i13.ff_inst
   Register : rssi_fir0.dline[23]__i12.ff_inst
   Register : rssi_fir0.dline[23]__i11.ff_inst
   Register : rssi_fir0.dline[23]__i10.ff_inst
   Register : rssi_fir0.dline[23]__i9.ff_inst
   Register : rssi_fir0.dline[23]__i8.ff_inst
   Register : rssi_fir0.dline[23]__i7.ff_inst
   Register : rssi_fir0.dline[23]__i6.ff_inst
   Register : rssi_fir0.dline[23]__i5.ff_inst
   Register : rssi_fir0.dline[23]__i4.ff_inst
   Register : rssi_fir0.dline[23]__i3.ff_inst
   Register : rssi_fir0.dline[23]__i2.ff_inst
   Register : rssi_fir0.dline[22]__i15.ff_inst
   Register : rssi_fir0.dline[22]__i14.ff_inst
   Register : rssi_fir0.dline[22]__i13.ff_inst
   Register : rssi_fir0.dline[22]__i12.ff_inst
   Register : rssi_fir0.dline[22]__i11.ff_inst
   Register : rssi_fir0.dline[22]__i10.ff_inst
   Register : rssi_fir0.dline[22]__i9.ff_inst
   Register : rssi_fir0.dline[22]__i8.ff_inst
   Register : rssi_fir0.dline[22]__i7.ff_inst
   Register : rssi_fir0.dline[22]__i6.ff_inst
   Register : rssi_fir0.dline[22]__i5.ff_inst
   Register : rssi_fir0.dline[22]__i4.ff_inst
   Register : rssi_fir0.dline[22]__i3.ff_inst
   Register : rssi_fir0.dline[22]__i2.ff_inst
   Register : rssi_fir0.dline[21]__i15.ff_inst
   Register : rssi_fir0.dline[21]__i14.ff_inst
   Register : rssi_fir0.dline[21]__i13.ff_inst
   Register : rssi_fir0.dline[21]__i12.ff_inst
   Register : rssi_fir0.dline[21]__i11.ff_inst
   Register : rssi_fir0.dline[21]__i10.ff_inst
   Register : rssi_fir0.dline[21]__i9.ff_inst
   Register : rssi_fir0.dline[21]__i8.ff_inst
   Register : rssi_fir0.dline[21]__i7.ff_inst
   Register : rssi_fir0.dline[21]__i6.ff_inst

                                   Page 263





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[21]__i5.ff_inst
   Register : rssi_fir0.dline[21]__i4.ff_inst
   Register : rssi_fir0.dline[21]__i3.ff_inst
   Register : rssi_fir0.dline[21]__i2.ff_inst
   Register : rssi_fir0.dline[20]__i15.ff_inst
   Register : rssi_fir0.dline[20]__i14.ff_inst
   Register : rssi_fir0.dline[20]__i13.ff_inst
   Register : rssi_fir0.dline[20]__i12.ff_inst
   Register : rssi_fir0.dline[20]__i11.ff_inst
   Register : rssi_fir0.dline[20]__i10.ff_inst
   Register : rssi_fir0.dline[20]__i9.ff_inst
   Register : rssi_fir0.dline[20]__i8.ff_inst
   Register : rssi_fir0.dline[20]__i7.ff_inst
   Register : rssi_fir0.dline[20]__i6.ff_inst
   Register : rssi_fir0.dline[20]__i5.ff_inst
   Register : rssi_fir0.dline[20]__i4.ff_inst
   Register : rssi_fir0.dline[20]__i3.ff_inst
   Register : rssi_fir0.dline[20]__i2.ff_inst
   Register : rssi_fir0.dline[19]__i15.ff_inst
   Register : rssi_fir0.dline[19]__i14.ff_inst
   Register : rssi_fir0.dline[19]__i13.ff_inst
   Register : rssi_fir0.dline[19]__i12.ff_inst
   Register : rssi_fir0.dline[19]__i11.ff_inst
   Register : rssi_fir0.dline[19]__i10.ff_inst
   Register : rssi_fir0.dline[19]__i9.ff_inst
   Register : rssi_fir0.dline[19]__i8.ff_inst
   Register : rssi_fir0.dline[19]__i7.ff_inst
   Register : rssi_fir0.dline[19]__i6.ff_inst
   Register : rssi_fir0.dline[19]__i5.ff_inst
   Register : rssi_fir0.dline[19]__i4.ff_inst
   Register : rssi_fir0.dline[19]__i3.ff_inst
   Register : rssi_fir0.dline[19]__i2.ff_inst
   Register : rssi_fir0.dline[18]__i15.ff_inst
   Register : rssi_fir0.dline[18]__i14.ff_inst
   Register : rssi_fir0.dline[18]__i13.ff_inst
   Register : rssi_fir0.dline[18]__i12.ff_inst
   Register : rssi_fir0.dline[18]__i11.ff_inst
   Register : rssi_fir0.dline[18]__i10.ff_inst
   Register : rssi_fir0.dline[18]__i9.ff_inst
   Register : rssi_fir0.dline[18]__i8.ff_inst
   Register : rssi_fir0.dline[18]__i7.ff_inst
   Register : rssi_fir0.dline[18]__i6.ff_inst
   Register : rssi_fir0.dline[18]__i5.ff_inst
   Register : rssi_fir0.dline[18]__i4.ff_inst
   Register : rssi_fir0.dline[18]__i3.ff_inst
   Register : rssi_fir0.dline[18]__i2.ff_inst
   Register : rssi_fir0.dline[17]__i15.ff_inst
   Register : rssi_fir0.dline[17]__i14.ff_inst
   Register : rssi_fir0.dline[17]__i13.ff_inst
   Register : rssi_fir0.dline[17]__i12.ff_inst
   Register : rssi_fir0.dline[17]__i11.ff_inst
   Register : rssi_fir0.dline[17]__i10.ff_inst
   Register : rssi_fir0.dline[17]__i9.ff_inst
   Register : rssi_fir0.dline[17]__i8.ff_inst
   Register : rssi_fir0.dline[17]__i7.ff_inst
   Register : rssi_fir0.dline[17]__i6.ff_inst
   Register : rssi_fir0.dline[17]__i5.ff_inst

                                   Page 264





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[17]__i4.ff_inst
   Register : rssi_fir0.dline[17]__i3.ff_inst
   Register : rssi_fir0.dline[17]__i2.ff_inst
   Register : rssi_fir0.dline[16]__i15.ff_inst
   Register : rssi_fir0.dline[16]__i14.ff_inst
   Register : rssi_fir0.dline[16]__i13.ff_inst
   Register : rssi_fir0.dline[16]__i12.ff_inst
   Register : rssi_fir0.dline[16]__i11.ff_inst
   Register : rssi_fir0.dline[16]__i10.ff_inst
   Register : rssi_fir0.dline[16]__i9.ff_inst
   Register : rssi_fir0.dline[16]__i8.ff_inst
   Register : rssi_fir0.dline[16]__i7.ff_inst
   Register : rssi_fir0.dline[16]__i6.ff_inst
   Register : rssi_fir0.dline[16]__i5.ff_inst
   Register : rssi_fir0.dline[16]__i4.ff_inst
   Register : rssi_fir0.dline[16]__i3.ff_inst
   Register : rssi_fir0.dline[16]__i2.ff_inst
   Register : rssi_fir0.dline[15]__i15.ff_inst
   Register : rssi_fir0.dline[15]__i14.ff_inst
   Register : rssi_fir0.dline[15]__i13.ff_inst
   Register : rssi_fir0.dline[15]__i12.ff_inst
   Register : rssi_fir0.dline[15]__i11.ff_inst
   Register : rssi_fir0.dline[15]__i10.ff_inst
   Register : rssi_fir0.dline[15]__i9.ff_inst
   Register : rssi_fir0.dline[15]__i8.ff_inst
   Register : rssi_fir0.dline[15]__i7.ff_inst
   Register : rssi_fir0.dline[15]__i6.ff_inst
   Register : rssi_fir0.dline[15]__i5.ff_inst
   Register : rssi_fir0.dline[15]__i4.ff_inst
   Register : rssi_fir0.dline[15]__i3.ff_inst
   Register : rssi_fir0.dline[15]__i2.ff_inst
   Register : rssi_fir0.dline[14]__i15.ff_inst
   Register : rssi_fir0.dline[14]__i14.ff_inst
   Register : rssi_fir0.dline[14]__i13.ff_inst
   Register : rssi_fir0.dline[14]__i12.ff_inst
   Register : rssi_fir0.dline[14]__i11.ff_inst
   Register : rssi_fir0.dline[14]__i10.ff_inst
   Register : rssi_fir0.dline[14]__i9.ff_inst
   Register : rssi_fir0.dline[14]__i8.ff_inst
   Register : rssi_fir0.dline[14]__i7.ff_inst
   Register : rssi_fir0.dline[14]__i6.ff_inst
   Register : rssi_fir0.dline[14]__i5.ff_inst
   Register : rssi_fir0.dline[14]__i4.ff_inst
   Register : rssi_fir0.dline[14]__i3.ff_inst
   Register : rssi_fir0.dline[14]__i2.ff_inst
   Register : rssi_fir0.dline[13]__i15.ff_inst
   Register : rssi_fir0.dline[13]__i14.ff_inst
   Register : rssi_fir0.dline[13]__i13.ff_inst
   Register : rssi_fir0.dline[13]__i12.ff_inst
   Register : rssi_fir0.dline[13]__i11.ff_inst
   Register : rssi_fir0.dline[13]__i10.ff_inst
   Register : rssi_fir0.dline[13]__i9.ff_inst
   Register : rssi_fir0.dline[13]__i8.ff_inst
   Register : rssi_fir0.dline[13]__i7.ff_inst
   Register : rssi_fir0.mul_i31.ff_inst
   Register : rssi_fir0.mul_i30.ff_inst
   Register : rssi_fir0.mul_i29.ff_inst

                                   Page 265





GSR Usage (cont)
----------------
   Register : rssi_fir0.mul_i28.ff_inst
   Register : rssi_fir0.mul_i27.ff_inst
   Register : rssi_fir0.dline[13]__i6.ff_inst
   Register : rssi_fir0.dline[13]__i5.ff_inst
   Register : rssi_fir0.dline[13]__i4.ff_inst
   Register : rssi_fir0.dline[13]__i3.ff_inst
   Register : rssi_fir0.dline[13]__i2.ff_inst
   Register : rssi_fir0.dline[12]__i15.ff_inst
   Register : rssi_fir0.mul_i26.ff_inst
   Register : rssi_fir0.mul_i25.ff_inst
   Register : rssi_fir0.mul_i24.ff_inst
   Register : rssi_fir0.mul_i23.ff_inst
   Register : rssi_fir0.mul_i22.ff_inst
   Register : rssi_fir0.mul_i21.ff_inst
   Register : rssi_fir0.mul_i20.ff_inst
   Register : rssi_fir0.mul_i19.ff_inst
   Register : rssi_fir0.mul_i18.ff_inst
   Register : rssi_fir0.mul_i17.ff_inst
   Register : rssi_fir0.mul_i16.ff_inst
   Register : rssi_fir0.mul_i15.ff_inst
   Register : rssi_fir0.mul_i14.ff_inst
   Register : rssi_fir0.mul_i13.ff_inst
   Register : rssi_fir0.mul_i12.ff_inst
   Register : rssi_fir0.mul_i11.ff_inst
   Register : rssi_fir0.mul_i10.ff_inst
   Register : rssi_fir0.mul_i9.ff_inst
   Register : rssi_fir0.mul_i8.ff_inst
   Register : rssi_fir0.mul_i7.ff_inst
   Register : rssi_fir0.mul_i6.ff_inst
   Register : rssi_fir0.dline[12]__i14.ff_inst
   Register : rssi_fir0.dline[12]__i13.ff_inst
   Register : rssi_fir0.dline[12]__i12.ff_inst
   Register : rssi_fir0.dline[12]__i11.ff_inst
   Register : rssi_fir0.dline[12]__i10.ff_inst
   Register : rssi_fir0.mul_i5.ff_inst
   Register : rssi_fir0.mul_i4.ff_inst
   Register : rssi_fir0.mul_i3.ff_inst
   Register : rssi_fir0.mul_i2.ff_inst
   Register : rssi_fir0.mul_i1.ff_inst
   Register : rssi_fir0.mac_i32.ff_inst
   Register : rssi_fir0.mac_i31.ff_inst
   Register : rssi_fir0.mac_i30.ff_inst
   Register : rssi_fir0.mac_i29.ff_inst
   Register : rssi_fir0.mac_i28.ff_inst
   Register : rssi_fir0.mac_i27.ff_inst
   Register : rssi_fir0.mac_i26.ff_inst
   Register : rssi_fir0.mac_i25.ff_inst
   Register : rssi_fir0.mac_i24.ff_inst
   Register : rssi_fir0.mac_i23.ff_inst
   Register : rssi_fir0.dline[12]__i9.ff_inst
   Register : rssi_fir0.dline[12]__i8.ff_inst
   Register : rssi_fir0.dline[12]__i7.ff_inst
   Register : rssi_fir0.dline[12]__i6.ff_inst
   Register : rssi_fir0.mac_i22.ff_inst
   Register : rssi_fir0.mac_i21.ff_inst
   Register : rssi_fir0.mac_i20.ff_inst
   Register : rssi_fir0.mac_i19.ff_inst

                                   Page 266





GSR Usage (cont)
----------------
   Register : rssi_fir0.mac_i18.ff_inst
   Register : rssi_fir0.mac_i17.ff_inst
   Register : rssi_fir0.mac_i16.ff_inst
   Register : rssi_fir0.mac_i15.ff_inst
   Register : rssi_fir0.mac_i14.ff_inst
   Register : rssi_fir0.mac_i13.ff_inst
   Register : rssi_fir0.mac_i12.ff_inst
   Register : rssi_fir0.mac_i11.ff_inst
   Register : rssi_fir0.mac_i10.ff_inst
   Register : rssi_fir0.mac_i9.ff_inst
   Register : rssi_fir0.mac_i8.ff_inst
   Register : rssi_fir0.mac_i7.ff_inst
   Register : rssi_fir0.mac_i6.ff_inst
   Register : rssi_fir0.mac_i5.ff_inst
   Register : rssi_fir0.mac_i4.ff_inst
   Register : rssi_fir0.dline[12]__i5.ff_inst
   Register : rssi_fir0.dline[12]__i4.ff_inst
   Register : rssi_fir0.dline[12]__i3.ff_inst
   Register : rssi_fir0.mac_i3.ff_inst
   Register : rssi_fir0.mac_i2.ff_inst
   Register : rssi_fir0.mac_i1.ff_inst
   Register : rssi_fir0.counter_i6.ff_inst
   Register : rssi_fir0.counter_i5.ff_inst
   Register : rssi_fir0.counter_i4.ff_inst
   Register : rssi_fir0.counter_i3.ff_inst
   Register : rssi_fir0.counter_i2.ff_inst
   Register : rssi_fir0.counter_i1.ff_inst
   Register : rssi_fir0.dline[12]__i2.ff_inst
   Register : rssi_fir0.dline[11]__i15.ff_inst
   Register : rssi_fir0.data_o_i0_i15.ff_inst
   Register : rssi_fir0.data_o_i0_i14.ff_inst
   Register : rssi_fir0.data_o_i0_i13.ff_inst
   Register : rssi_fir0.data_o_i0_i12.ff_inst
   Register : rssi_fir0.data_o_i0_i11.ff_inst
   Register : rssi_fir0.data_o_i0_i10.ff_inst
   Register : rssi_fir0.data_o_i0_i9.ff_inst
   Register : rssi_fir0.data_o_i0_i8.ff_inst
   Register : rssi_fir0.data_o_i0_i7.ff_inst
   Register : rssi_fir0.data_o_i0_i6.ff_inst
   Register : rssi_fir0.data_o_i0_i5.ff_inst
   Register : rssi_fir0.dline[11]__i14.ff_inst
   Register : rssi_fir0.data_o_i0_i4.ff_inst
   Register : rssi_fir0.data_o_i0_i3.ff_inst
   Register : rssi_fir0.data_o_i0_i2.ff_inst
   Register : rssi_fir0.data_o_i0_i1.ff_inst
   Register : rssi_fir0.dline[80]__i15.ff_inst
   Register : rssi_fir0.dline[80]__i14.ff_inst
   Register : rssi_fir0.dline[80]__i13.ff_inst
   Register : rssi_fir0.dline[80]__i12.ff_inst
   Register : rssi_fir0.dline[80]__i11.ff_inst
   Register : rssi_fir0.dline[80]__i10.ff_inst
   Register : rssi_fir0.dline[80]__i9.ff_inst
   Register : rssi_fir0.dline[80]__i8.ff_inst
   Register : rssi_fir0.dline[80]__i7.ff_inst
   Register : rssi_fir0.dline[80]__i6.ff_inst
   Register : rssi_fir0.dline[80]__i5.ff_inst
   Register : rssi_fir0.dline[80]__i4.ff_inst

                                   Page 267





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[80]__i3.ff_inst
   Register : rssi_fir0.dline[80]__i2.ff_inst
   Register : rssi_fir0.dline[79]__i15.ff_inst
   Register : rssi_fir0.dline[79]__i14.ff_inst
   Register : rssi_fir0.dline[79]__i13.ff_inst
   Register : rssi_fir0.dline[79]__i12.ff_inst
   Register : rssi_fir0.dline[79]__i11.ff_inst
   Register : rssi_fir0.dline[79]__i10.ff_inst
   Register : rssi_fir0.dline[79]__i9.ff_inst
   Register : rssi_fir0.dline[79]__i8.ff_inst
   Register : rssi_fir0.dline[79]__i7.ff_inst
   Register : rssi_fir0.dline[79]__i6.ff_inst
   Register : rssi_fir0.dline[79]__i5.ff_inst
   Register : rssi_fir0.dline[79]__i4.ff_inst
   Register : rssi_fir0.dline[11]__i13.ff_inst
   Register : rssi_fir0.dline[79]__i3.ff_inst
   Register : rssi_fir0.dline[79]__i2.ff_inst
   Register : rssi_fir0.dline[78]__i15.ff_inst
   Register : rssi_fir0.dline[78]__i14.ff_inst
   Register : rssi_fir0.dline[78]__i13.ff_inst
   Register : rssi_fir0.dline[78]__i12.ff_inst
   Register : rssi_fir0.dline[78]__i11.ff_inst
   Register : rssi_fir0.dline[78]__i10.ff_inst
   Register : rssi_fir0.dline[78]__i9.ff_inst
   Register : rssi_fir0.dline[78]__i8.ff_inst
   Register : rssi_fir0.dline[78]__i7.ff_inst
   Register : rssi_fir0.dline[78]__i6.ff_inst
   Register : rssi_fir0.dline[78]__i5.ff_inst
   Register : rssi_fir0.dline[78]__i4.ff_inst
   Register : rssi_fir0.dline[78]__i3.ff_inst
   Register : rssi_fir0.dline[11]__i12.ff_inst
   Register : rssi_fir0.dline[78]__i2.ff_inst
   Register : rssi_fir0.dline[11]__i11.ff_inst
   Register : rssi_fir0.dline[11]__i10.ff_inst
   Register : rssi_fir0.dline[77]__i15.ff_inst
   Register : rssi_fir0.dline[77]__i14.ff_inst
   Register : rssi_fir0.dline[77]__i13.ff_inst
   Register : rssi_fir0.dline[77]__i12.ff_inst
   Register : rssi_fir0.dline[77]__i11.ff_inst
   Register : rssi_fir0.dline[77]__i10.ff_inst
   Register : rssi_fir0.dline[77]__i9.ff_inst
   Register : rssi_fir0.dline[77]__i8.ff_inst
   Register : rssi_fir0.dline[77]__i7.ff_inst
   Register : rssi_fir0.dline[77]__i6.ff_inst
   Register : rssi_fir0.dline[11]__i9.ff_inst
   Register : rssi_fir0.dline[11]__i8.ff_inst
   Register : rssi_fir0.dline[11]__i7.ff_inst
   Register : rssi_fir0.dline[11]__i6.ff_inst
   Register : rssi_fir0.dline[11]__i5.ff_inst
   Register : rssi_fir0.dline[11]__i4.ff_inst
   Register : rssi_fir0.dline[11]__i3.ff_inst
   Register : rssi_fir0.dline[11]__i2.ff_inst
   Register : rssi_fir0.dline[10]__i15.ff_inst
   Register : rssi_fir0.dline[10]__i14.ff_inst
   Register : rssi_fir0.dline[10]__i13.ff_inst
   Register : rssi_fir0.dline[10]__i12.ff_inst
   Register : rssi_fir0.dline[10]__i11.ff_inst

                                   Page 268





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[10]__i10.ff_inst
   Register : rssi_fir0.dline[10]__i9.ff_inst
   Register : rssi_fir0.dline[10]__i8.ff_inst
   Register : rssi_fir0.dline[10]__i7.ff_inst
   Register : rssi_fir0.dline[10]__i6.ff_inst
   Register : rssi_fir0.dline[10]__i5.ff_inst
   Register : rssi_fir0.dline[10]__i4.ff_inst
   Register : rssi_fir0.dline[10]__i3.ff_inst
   Register : rssi_fir0.dline[10]__i2.ff_inst
   Register : rssi_fir0.dline[9]__i15.ff_inst
   Register : rssi_fir0.dline[9]__i14.ff_inst
   Register : rssi_fir0.dline[9]__i13.ff_inst
   Register : rssi_fir0.dline[9]__i12.ff_inst
   Register : rssi_fir0.dline[9]__i11.ff_inst
   Register : rssi_fir0.dline[9]__i10.ff_inst
   Register : rssi_fir0.dline[9]__i9.ff_inst
   Register : rssi_fir0.dline[9]__i8.ff_inst
   Register : rssi_fir0.dline[9]__i7.ff_inst
   Register : rssi_fir0.dline[9]__i6.ff_inst
   Register : rssi_fir0.dline[9]__i5.ff_inst
   Register : rssi_fir0.dline[9]__i4.ff_inst
   Register : rssi_fir0.dline[9]__i3.ff_inst
   Register : rssi_fir0.dline[9]__i2.ff_inst
   Register : rssi_fir0.dline[8]__i15.ff_inst
   Register : rssi_fir0.dline[8]__i14.ff_inst
   Register : rssi_fir0.dline[8]__i13.ff_inst
   Register : rssi_fir0.dline[8]__i12.ff_inst
   Register : rssi_fir0.dline[8]__i11.ff_inst
   Register : rssi_fir0.dline[8]__i10.ff_inst
   Register : rssi_fir0.dline[8]__i9.ff_inst
   Register : rssi_fir0.dline[8]__i8.ff_inst
   Register : rssi_fir0.dline[8]__i7.ff_inst
   Register : rssi_fir0.dline[8]__i6.ff_inst
   Register : rssi_fir0.dline[8]__i5.ff_inst
   Register : rssi_fir0.dline[8]__i4.ff_inst
   Register : rssi_fir0.dline[8]__i3.ff_inst
   Register : rssi_fir0.dline[8]__i2.ff_inst
   Register : rssi_fir0.dline[7]__i15.ff_inst
   Register : rssi_fir0.dline[7]__i14.ff_inst
   Register : rssi_fir0.dline[7]__i13.ff_inst
   Register : rssi_fir0.dline[7]__i12.ff_inst
   Register : rssi_fir0.dline[7]__i11.ff_inst
   Register : rssi_fir0.dline[7]__i10.ff_inst
   Register : rssi_fir0.dline[7]__i9.ff_inst
   Register : rssi_fir0.dline[7]__i8.ff_inst
   Register : rssi_fir0.dline[7]__i7.ff_inst
   Register : rssi_fir0.dline[7]__i6.ff_inst
   Register : rssi_fir0.dline[7]__i5.ff_inst
   Register : rssi_fir0.dline[7]__i4.ff_inst
   Register : rssi_fir0.dline[7]__i3.ff_inst
   Register : rssi_fir0.dline[7]__i2.ff_inst
   Register : rssi_fir0.dline[6]__i15.ff_inst
   Register : rssi_fir0.dline[6]__i14.ff_inst
   Register : rssi_fir0.dline[6]__i13.ff_inst
   Register : rssi_fir0.dline[6]__i12.ff_inst
   Register : rssi_fir0.dline[6]__i11.ff_inst
   Register : rssi_fir0.dline[6]__i10.ff_inst

                                   Page 269





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[6]__i9.ff_inst
   Register : rssi_fir0.dline[6]__i8.ff_inst
   Register : rssi_fir0.dline[6]__i7.ff_inst
   Register : rssi_fir0.dline[6]__i6.ff_inst
   Register : rssi_fir0.dline[6]__i5.ff_inst
   Register : rssi_fir0.dline[6]__i4.ff_inst
   Register : rssi_fir0.dline[6]__i3.ff_inst
   Register : rssi_fir0.dline[6]__i2.ff_inst
   Register : rssi_fir0.dline[5]__i15.ff_inst
   Register : rssi_fir0.dline[5]__i14.ff_inst
   Register : rssi_fir0.dline[5]__i13.ff_inst
   Register : rssi_fir0.dline[5]__i12.ff_inst
   Register : rssi_fir0.dline[5]__i11.ff_inst
   Register : rssi_fir0.dline[5]__i10.ff_inst
   Register : rssi_fir0.dline[5]__i9.ff_inst
   Register : rssi_fir0.dline[5]__i8.ff_inst
   Register : rssi_fir0.dline[5]__i7.ff_inst
   Register : rssi_fir0.dline[5]__i6.ff_inst
   Register : rssi_fir0.dline[5]__i5.ff_inst
   Register : rssi_fir0.dline[5]__i4.ff_inst
   Register : rssi_fir0.dline[5]__i3.ff_inst
   Register : rssi_fir0.dline[5]__i2.ff_inst
   Register : rssi_fir0.dline[4]__i15.ff_inst
   Register : rssi_fir0.dline[4]__i14.ff_inst
   Register : rssi_fir0.dline[4]__i13.ff_inst
   Register : rssi_fir0.dline[4]__i12.ff_inst
   Register : rssi_fir0.dline[4]__i11.ff_inst
   Register : rssi_fir0.dline[4]__i10.ff_inst
   Register : rssi_fir0.dline[4]__i9.ff_inst
   Register : rssi_fir0.dline[4]__i8.ff_inst
   Register : rssi_fir0.dline[4]__i7.ff_inst
   Register : rssi_fir0.dline[4]__i6.ff_inst
   Register : rssi_fir0.dline[4]__i5.ff_inst
   Register : rssi_fir0.dline[4]__i4.ff_inst
   Register : rssi_fir0.dline[4]__i3.ff_inst
   Register : rssi_fir0.dline[4]__i2.ff_inst
   Register : rssi_fir0.dline[3]__i15.ff_inst
   Register : rssi_fir0.dline[3]__i14.ff_inst
   Register : rssi_fir0.dline[3]__i13.ff_inst
   Register : rssi_fir0.dline[3]__i12.ff_inst
   Register : rssi_fir0.dline[3]__i11.ff_inst
   Register : rssi_fir0.dline[3]__i10.ff_inst
   Register : rssi_fir0.dline[3]__i9.ff_inst
   Register : rssi_fir0.dline[3]__i8.ff_inst
   Register : rssi_fir0.dline[3]__i7.ff_inst
   Register : rssi_fir0.dline[3]__i6.ff_inst
   Register : rssi_fir0.dline[3]__i5.ff_inst
   Register : rssi_fir0.dline[3]__i4.ff_inst
   Register : rssi_fir0.dline[3]__i3.ff_inst
   Register : rssi_fir0.dline[3]__i2.ff_inst
   Register : rssi_fir0.dline[2]__i15.ff_inst
   Register : rssi_fir0.dline[2]__i14.ff_inst
   Register : rssi_fir0.dline[2]__i13.ff_inst
   Register : rssi_fir0.dline[2]__i12.ff_inst
   Register : rssi_fir0.dline[2]__i11.ff_inst
   Register : rssi_fir0.dline[2]__i10.ff_inst
   Register : rssi_fir0.dline[2]__i9.ff_inst

                                   Page 270





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[2]__i8.ff_inst
   Register : rssi_fir0.dline[2]__i7.ff_inst
   Register : rssi_fir0.dline[2]__i6.ff_inst
   Register : rssi_fir0.dline[2]__i5.ff_inst
   Register : rssi_fir0.dline[2]__i4.ff_inst
   Register : rssi_fir0.dline[2]__i3.ff_inst
   Register : rssi_fir0.dline[2]__i2.ff_inst
   Register : rssi_fir0.dline[1]__i15.ff_inst
   Register : rssi_fir0.dline[1]__i14.ff_inst
   Register : rssi_fir0.dline[1]__i13.ff_inst
   Register : rssi_fir0.dline[1]__i12.ff_inst
   Register : rssi_fir0.dline[1]__i11.ff_inst
   Register : rssi_fir0.dline[1]__i10.ff_inst
   Register : rssi_fir0.dline[1]__i9.ff_inst
   Register : rssi_fir0.dline[1]__i8.ff_inst
   Register : rssi_fir0.dline[1]__i7.ff_inst
   Register : rssi_fir0.dline[1]__i6.ff_inst
   Register : rssi_fir0.dline[1]__i5.ff_inst
   Register : rssi_fir0.dline[1]__i4.ff_inst
   Register : rssi_fir0.dline[1]__i3.ff_inst
   Register : rssi_fir0.dline[1]__i2.ff_inst
   Register : rssi_fir0.dline[0]__i15.ff_inst
   Register : rssi_fir0.dline[77]__i5.ff_inst
   Register : rssi_fir0.dline[66]__i9.ff_inst
   Register : rssi_fir0.dline[66]__i10.ff_inst
   Register : rssi_fir0.dline[77]__i4.ff_inst
   Register : rssi_fir0.dline[0]__i14.ff_inst
   Register : rssi_fir0.dline[0]__i13.ff_inst
   Register : rssi_fir0.dline[0]__i12.ff_inst
   Register : rssi_fir0.dline[0]__i11.ff_inst
   Register : rssi_fir0.dline[0]__i10.ff_inst
   Register : rssi_fir0.dline[0]__i9.ff_inst
   Register : rssi_fir0.dline[0]__i8.ff_inst
   Register : rssi_fir0.dline[0]__i7.ff_inst
   Register : rssi_fir0.dline[0]__i6.ff_inst
   Register : rssi_fir0.dline[0]__i5.ff_inst
   Register : rssi_fir0.dline[0]__i4.ff_inst
   Register : rssi_fir0.dline[0]__i3.ff_inst
   Register : rssi_fir0.dline[0]__i2.ff_inst
   Register : rssi_fir0.dline[77]__i3.ff_inst
   Register : rssi_fir0.dline[77]__i2.ff_inst
   Register : rssi_fir0.dline[76]__i15.ff_inst
   Register : rssi_fir0.dline[76]__i14.ff_inst
   Register : rssi_fir0.dline[76]__i13.ff_inst
   Register : rssi_fir0.dline[76]__i12.ff_inst
   Register : rssi_fir0.dline[76]__i11.ff_inst
   Register : rssi_fir0.dline[76]__i10.ff_inst
   Register : rssi_fir0.dline[76]__i9.ff_inst
   Register : rssi_fir0.dline[76]__i8.ff_inst
   Register : rssi_fir0.dline[76]__i7.ff_inst
   Register : rssi_fir0.dline[76]__i6.ff_inst
   Register : rssi_fir0.dline[76]__i5.ff_inst
   Register : rssi_fir0.dline[76]__i4.ff_inst
   Register : rssi_fir0.dline[76]__i3.ff_inst
   Register : rssi_fir0.dline[76]__i2.ff_inst
   Register : rssi_fir0.dline[75]__i15.ff_inst
   Register : rssi_fir0.dline[75]__i14.ff_inst

                                   Page 271





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[75]__i13.ff_inst
   Register : rssi_fir0.dline[75]__i12.ff_inst
   Register : rssi_fir0.dline[75]__i11.ff_inst
   Register : rssi_fir0.dline[75]__i10.ff_inst
   Register : rssi_fir0.dline[75]__i9.ff_inst
   Register : rssi_fir0.dline[75]__i8.ff_inst
   Register : rssi_fir0.dline[75]__i7.ff_inst
   Register : rssi_fir0.dline[75]__i6.ff_inst
   Register : rssi_fir0.dline[75]__i5.ff_inst
   Register : rssi_fir0.dline[75]__i4.ff_inst
   Register : rssi_fir0.dline[75]__i3.ff_inst
   Register : rssi_fir0.dline[75]__i2.ff_inst
   Register : rssi_fir0.dline[74]__i15.ff_inst
   Register : rssi_fir0.dline[74]__i14.ff_inst
   Register : rssi_fir0.dline[74]__i13.ff_inst
   Register : rssi_fir0.dline[74]__i12.ff_inst
   Register : rssi_fir0.dline[74]__i11.ff_inst
   Register : rssi_fir0.dline[74]__i10.ff_inst
   Register : rssi_fir0.dline[74]__i9.ff_inst
   Register : rssi_fir0.dline[74]__i8.ff_inst
   Register : rssi_fir0.dline[74]__i7.ff_inst
   Register : rssi_fir0.dline[74]__i6.ff_inst
   Register : rssi_fir0.dline[74]__i5.ff_inst
   Register : rssi_fir0.dline[74]__i4.ff_inst
   Register : rssi_fir0.dline[74]__i3.ff_inst
   Register : rssi_fir0.dline[74]__i2.ff_inst
   Register : rssi_fir0.dline[73]__i15.ff_inst
   Register : rssi_fir0.dline[73]__i14.ff_inst
   Register : rssi_fir0.dline[73]__i13.ff_inst
   Register : rssi_fir0.dline[73]__i12.ff_inst
   Register : rssi_fir0.dline[73]__i11.ff_inst
   Register : rssi_fir0.dline[73]__i10.ff_inst
   Register : rssi_fir0.dline[73]__i9.ff_inst
   Register : rssi_fir0.dline[73]__i8.ff_inst
   Register : rssi_fir0.dline[73]__i7.ff_inst
   Register : rssi_fir0.dline[73]__i6.ff_inst
   Register : rssi_fir0.dline[73]__i5.ff_inst
   Register : rssi_fir0.dline[73]__i4.ff_inst
   Register : rssi_fir0.dline[73]__i3.ff_inst
   Register : rssi_fir0.dline[73]__i2.ff_inst
   Register : rssi_fir0.dline[72]__i15.ff_inst
   Register : rssi_fir0.dline[72]__i14.ff_inst
   Register : rssi_fir0.dline[72]__i13.ff_inst
   Register : rssi_fir0.dline[72]__i12.ff_inst
   Register : rssi_fir0.dline[72]__i11.ff_inst
   Register : rssi_fir0.dline[72]__i10.ff_inst
   Register : rssi_fir0.dline[72]__i9.ff_inst
   Register : rssi_fir0.dline[72]__i8.ff_inst
   Register : rssi_fir0.dline[72]__i7.ff_inst
   Register : rssi_fir0.dline[72]__i6.ff_inst
   Register : rssi_fir0.dline[72]__i5.ff_inst
   Register : rssi_fir0.dline[72]__i4.ff_inst
   Register : rssi_fir0.dline[72]__i3.ff_inst
   Register : rssi_fir0.dline[72]__i2.ff_inst
   Register : rssi_fir0.dline[71]__i15.ff_inst
   Register : rssi_fir0.dline[71]__i14.ff_inst
   Register : rssi_fir0.dline[71]__i13.ff_inst

                                   Page 272





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[71]__i12.ff_inst
   Register : rssi_fir0.dline[71]__i11.ff_inst
   Register : rssi_fir0.dline[71]__i10.ff_inst
   Register : rssi_fir0.dline[71]__i9.ff_inst
   Register : rssi_fir0.dline[71]__i8.ff_inst
   Register : rssi_fir0.dline[71]__i7.ff_inst
   Register : rssi_fir0.dline[71]__i6.ff_inst
   Register : rssi_fir0.dline[71]__i5.ff_inst
   Register : rssi_fir0.dline[71]__i4.ff_inst
   Register : rssi_fir0.dline[71]__i3.ff_inst
   Register : rssi_fir0.dline[71]__i2.ff_inst
   Register : rssi_fir0.dline[70]__i15.ff_inst
   Register : rssi_fir0.dline[70]__i14.ff_inst
   Register : rssi_fir0.dline[70]__i13.ff_inst
   Register : rssi_fir0.dline[70]__i12.ff_inst
   Register : rssi_fir0.dline[70]__i11.ff_inst
   Register : rssi_fir0.dline[70]__i10.ff_inst
   Register : rssi_fir0.dline[70]__i9.ff_inst
   Register : rssi_fir0.dline[70]__i8.ff_inst
   Register : rssi_fir0.dline[70]__i7.ff_inst
   Register : rssi_fir0.dline[70]__i6.ff_inst
   Register : rssi_fir0.dline[70]__i5.ff_inst
   Register : rssi_fir0.dline[70]__i4.ff_inst
   Register : rssi_fir0.dline[70]__i3.ff_inst
   Register : rssi_fir0.dline[70]__i2.ff_inst
   Register : rssi_fir0.dline[69]__i15.ff_inst
   Register : rssi_fir0.dline[69]__i14.ff_inst
   Register : rssi_fir0.dline[69]__i13.ff_inst
   Register : rssi_fir0.dline[69]__i12.ff_inst
   Register : rssi_fir0.dline[69]__i11.ff_inst
   Register : rssi_fir0.dline[69]__i10.ff_inst
   Register : rssi_fir0.dline[69]__i9.ff_inst
   Register : rssi_fir0.dline[69]__i8.ff_inst
   Register : rssi_fir0.dline[69]__i7.ff_inst
   Register : rssi_fir0.dline[69]__i6.ff_inst
   Register : rssi_fir0.dline[69]__i5.ff_inst
   Register : rssi_fir0.dline[69]__i4.ff_inst
   Register : rssi_fir0.dline[69]__i3.ff_inst
   Register : rssi_fir0.dline[69]__i2.ff_inst
   Register : rssi_fir0.dline[68]__i15.ff_inst
   Register : rssi_fir0.dline[68]__i14.ff_inst
   Register : rssi_fir0.dline[68]__i13.ff_inst
   Register : rssi_fir0.dline[68]__i12.ff_inst
   Register : rssi_fir0.dline[68]__i11.ff_inst
   Register : rssi_fir0.dline[68]__i10.ff_inst
   Register : rssi_fir0.dline[68]__i9.ff_inst
   Register : rssi_fir0.dline[68]__i8.ff_inst
   Register : rssi_fir0.dline[68]__i7.ff_inst
   Register : rssi_fir0.dline[68]__i6.ff_inst
   Register : rssi_fir0.dline[68]__i5.ff_inst
   Register : rssi_fir0.dline[68]__i4.ff_inst
   Register : rssi_fir0.dline[68]__i3.ff_inst
   Register : rssi_fir0.dline[68]__i2.ff_inst
   Register : rssi_fir0.dline[67]__i15.ff_inst
   Register : rssi_fir0.dline[67]__i14.ff_inst
   Register : rssi_fir0.dline[67]__i13.ff_inst
   Register : rssi_fir0.dline[67]__i12.ff_inst

                                   Page 273





GSR Usage (cont)
----------------
   Register : rssi_fir0.dline[67]__i11.ff_inst
   Register : rssi_fir0.dline[67]__i10.ff_inst
   Register : rssi_fir0.dline[67]__i9.ff_inst
   Register : rssi_fir0.dline[67]__i8.ff_inst
   Register : rssi_fir0.dline[67]__i7.ff_inst
   Register : rssi_fir0.dline[67]__i6.ff_inst
   Register : rssi_fir0.dline[67]__i5.ff_inst
   Register : rssi_fir0.dline[67]__i4.ff_inst
   Register : rssi_fir0.dline[67]__i3.ff_inst
   Register : rssi_fir0.dline[67]__i2.ff_inst
   Register : rssi_fir0.dline[66]__i15.ff_inst
   Register : rssi_fir0.dline[66]__i14.ff_inst
   Register : rssi_fir0.dline[66]__i13.ff_inst
   Register : rssi_fir0.dline[66]__i12.ff_inst
   Register : rssi_fir0.dline[66]__i11.ff_inst
   Register : decim0.ptrg_c.ff_inst
   Register : decim0.pp_trig_i_c.ff_inst
   Register : decim0.counter__i0.ff_inst
   Register : decim0.i_data_o_i0_i0.ff_inst
   Register : decim0.drdy_o.ff_inst
   Register : decim0.add_6_add_12_add_12_e1__i0.ff_inst
   Register : decim0.i_data_o_i0_i15.ff_inst
   Register : decim0.i_data_o_i0_i14.ff_inst
   Register : decim0.i_data_o_i0_i13.ff_inst
   Register : decim0.i_data_o_i0_i12.ff_inst
   Register : decim0.i_data_o_i0_i11.ff_inst
   Register : decim0.i_data_o_i0_i10.ff_inst
   Register : decim0.i_data_o_i0_i9.ff_inst
   Register : decim0.i_data_o_i0_i8.ff_inst
   Register : decim0.i_data_o_i0_i7.ff_inst
   Register : decim0.i_data_o_i0_i6.ff_inst
   Register : decim0.i_data_o_i0_i5.ff_inst
   Register : decim0.i_data_o_i0_i4.ff_inst
   Register : decim0.i_data_o_i0_i3.ff_inst
   Register : decim0.i_data_o_i0_i2.ff_inst
   Register : decim0.i_data_o_i0_i1.ff_inst
   Register : decim0.counter__i3.ff_inst
   Register : decim0.counter__i2.ff_inst
   Register : decim0.counter__i1.ff_inst
   Register : decim0.add_6_add_12_add_12_e1__i3.ff_inst
   Register : decim0.add_6_add_12_add_12_e1__i2.ff_inst
   Register : decim0.add_6_add_12_add_12_e1__i1.ff_inst
   Register : delay_block0.pp_trig_c.ff_inst
   Register : delay_block0.dline[39]_reg_i0.ff_inst
   Register : delay_block0.p_trig_c.ff_inst
   Register : delay_block0.dline[39]_reg_i1.ff_inst
   Register : delay_block0.dline[39]_reg_i2.ff_inst
   Register : delay_block0.dline[39]_reg_i3.ff_inst
   Register : delay_block0.dline[39]_reg_i4.ff_inst
   Register : delay_block0.dline[39]_reg_i5.ff_inst
   Register : ctcss_enc0.phase_3063__i1.ff_inst
   Register : ctcss_enc0.phase_3063__i21.ff_inst
   Register : ctcss_enc0.phase_3063__i20.ff_inst
   Register : ctcss_enc0.phase_3063__i19.ff_inst
   Register : ctcss_enc0.phase_3063__i18.ff_inst
   Register : ctcss_enc0.phase_3063__i17.ff_inst
   Register : ctcss_enc0.phase_3063__i16.ff_inst

                                   Page 274





GSR Usage (cont)
----------------
   Register : ctcss_enc0.phase_3063__i15.ff_inst
   Register : ctcss_enc0.phase_3063__i14.ff_inst
   Register : ctcss_enc0.phase_3063__i13.ff_inst
   Register : ctcss_enc0.phase_3063__i12.ff_inst
   Register : ctcss_enc0.phase_3063__i11.ff_inst
   Register : ctcss_enc0.phase_3063__i10.ff_inst
   Register : ctcss_enc0.phase_3063__i9.ff_inst
   Register : ctcss_enc0.phase_3063__i8.ff_inst
   Register : ctcss_enc0.phase_3063__i7.ff_inst
   Register : ctcss_enc0.phase_3063__i6.ff_inst
   Register : ctcss_enc0.phase_3063__i5.ff_inst
   Register : ctcss_enc0.phase_3063__i4.ff_inst
   Register : ctcss_enc0.phase_3063__i3.ff_inst
   Register : ctcss_enc0.phase_3063__i2.ff_inst
   Register : freq_mod0.phase_dither0.add_7_add_12_add_12_add_12_add_12_add_12_e
        1_i0.ff_inst
   Register : freq_mod0.i_o_i0_i0.ff_inst
   Register : freq_mod0.counter__i0.ff_inst
   Register : freq_mod0.q_o_i0_i0.ff_inst
   Register : freq_mod0.q_o_i0_i15.ff_inst
   Register : freq_mod0.q_o_i0_i14.ff_inst
   Register : freq_mod0.q_o_i0_i13.ff_inst
   Register : freq_mod0.q_o_i0_i12.ff_inst
   Register : freq_mod0.q_o_i0_i11.ff_inst
   Register : freq_mod0.q_o_i0_i10.ff_inst
   Register : freq_mod0.q_o_i0_i9.ff_inst
   Register : freq_mod0.q_o_i0_i8.ff_inst
   Register : freq_mod0.q_o_i0_i7.ff_inst
   Register : freq_mod0.q_o_i0_i6.ff_inst
   Register : freq_mod0.q_o_i0_i5.ff_inst
   Register : freq_mod0.q_o_i0_i4.ff_inst
   Register : freq_mod0.q_o_i0_i3.ff_inst
   Register : freq_mod0.q_o_i0_i2.ff_inst
   Register : freq_mod0.q_o_i0_i1.ff_inst
   Register : freq_mod0.counter__i6.ff_inst
   Register : freq_mod0.counter__i5.ff_inst
   Register : freq_mod0.counter__i4.ff_inst
   Register : freq_mod0.counter__i3.ff_inst
   Register : freq_mod0.counter__i2.ff_inst
   Register : freq_mod0.counter__i1.ff_inst
   Register : freq_mod0.i_o_i0_i14.ff_inst
   Register : freq_mod0.i_o_i0_i13.ff_inst
   Register : freq_mod0.i_o_i0_i12.ff_inst
   Register : freq_mod0.i_o_i0_i11.ff_inst
   Register : freq_mod0.i_o_i0_i10.ff_inst
   Register : freq_mod0.i_o_i0_i9.ff_inst
   Register : freq_mod0.i_o_i0_i8.ff_inst
   Register : freq_mod0.i_o_i0_i7.ff_inst
   Register : freq_mod0.i_o_i0_i6.ff_inst
   Register : freq_mod0.i_o_i0_i5.ff_inst
   Register : freq_mod0.i_o_i0_i4.ff_inst
   Register : freq_mod0.i_o_i0_i3.ff_inst
   Register : freq_mod0.i_o_i0_i2.ff_inst
   Register : freq_mod0.i_o_i0_i1.ff_inst
   Register : freq_mod0.add_6_add_12_add_12_add_12_add_12_add_12_e1_i1.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i19.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i18.ff_inst

                                   Page 275





GSR Usage (cont)
----------------
   Register : freq_mod0.add_3057_add_12_add_12_e1_i17.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i16.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i15.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i14.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i13.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i12.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i11.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i10.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i9.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i8.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i7.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i6.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i5.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i4.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i3.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i2.ff_inst
   Register : freq_mod0.add_3057_add_12_add_12_e1_i1.ff_inst
   Register : freq_mod0.i_o_i0_i15.ff_inst
   Register : freq_mod0.phase__i1.ff_inst
   Register : fm_demod0.dly_i[1]_i1.ff_inst
   Register : fm_demod0.dly_q[0]_i1.ff_inst
   Register : fm_demod0.dly_q[1]_i1.ff_inst
   Register : fm_demod0.dly_i[0]_i1.ff_inst
   Register : fm_demod0.dly_i[0]_i15.ff_inst
   Register : fm_demod0.dly_i[0]_i14.ff_inst
   Register : fm_demod0.dly_i[0]_i13.ff_inst
   Register : fm_demod0.dly_i[0]_i12.ff_inst
   Register : fm_demod0.dly_i[0]_i11.ff_inst
   Register : fm_demod0.dly_i[0]_i10.ff_inst
   Register : fm_demod0.dly_i[0]_i9.ff_inst
   Register : fm_demod0.dly_i[0]_i8.ff_inst
   Register : fm_demod0.dly_i[0]_i7.ff_inst
   Register : fm_demod0.dly_i[0]_i6.ff_inst
   Register : fm_demod0.dly_i[0]_i5.ff_inst
   Register : fm_demod0.dly_i[0]_i4.ff_inst
   Register : fm_demod0.dly_i[0]_i3.ff_inst
   Register : fm_demod0.dly_i[0]_i2.ff_inst
   Register : fm_demod0.dly_q[1]_i15.ff_inst
   Register : fm_demod0.dly_q[1]_i14.ff_inst
   Register : fm_demod0.dly_q[1]_i13.ff_inst
   Register : fm_demod0.dly_q[1]_i12.ff_inst
   Register : fm_demod0.dly_q[1]_i11.ff_inst
   Register : fm_demod0.dly_q[1]_i10.ff_inst
   Register : fm_demod0.dly_q[1]_i9.ff_inst
   Register : fm_demod0.dly_q[1]_i8.ff_inst
   Register : fm_demod0.dly_q[1]_i7.ff_inst
   Register : fm_demod0.dly_q[1]_i6.ff_inst
   Register : fm_demod0.dly_q[1]_i5.ff_inst
   Register : fm_demod0.dly_q[1]_i4.ff_inst
   Register : fm_demod0.dly_q[1]_i3.ff_inst
   Register : fm_demod0.dly_q[1]_i2.ff_inst
   Register : fm_demod0.dly_q[0]_i15.ff_inst
   Register : fm_demod0.dly_q[0]_i14.ff_inst
   Register : fm_demod0.dly_q[0]_i13.ff_inst
   Register : fm_demod0.dly_q[0]_i12.ff_inst
   Register : fm_demod0.dly_q[0]_i11.ff_inst
   Register : fm_demod0.dly_q[0]_i10.ff_inst

                                   Page 276





GSR Usage (cont)
----------------
   Register : fm_demod0.dly_q[0]_i9.ff_inst
   Register : fm_demod0.dly_q[0]_i8.ff_inst
   Register : fm_demod0.dly_q[0]_i7.ff_inst
   Register : fm_demod0.dly_q[0]_i6.ff_inst
   Register : fm_demod0.dly_q[0]_i5.ff_inst
   Register : fm_demod0.dly_q[0]_i4.ff_inst
   Register : fm_demod0.dly_q[0]_i3.ff_inst
   Register : fm_demod0.dly_q[0]_i2.ff_inst
   Register : fm_demod0.dly_i[1]_i15.ff_inst
   Register : fm_demod0.dly_i[1]_i14.ff_inst
   Register : fm_demod0.dly_i[1]_i13.ff_inst
   Register : fm_demod0.dly_i[1]_i12.ff_inst
   Register : fm_demod0.dly_i[1]_i11.ff_inst
   Register : fm_demod0.dly_i[1]_i10.ff_inst
   Register : fm_demod0.dly_i[1]_i9.ff_inst
   Register : fm_demod0.dly_i[1]_i8.ff_inst
   Register : fm_demod0.dly_i[1]_i7.ff_inst
   Register : fm_demod0.dly_i[1]_i6.ff_inst
   Register : fm_demod0.dly_i[1]_i5.ff_inst
   Register : fm_demod0.dly_i[1]_i4.ff_inst
   Register : fm_demod0.dly_i[1]_i3.ff_inst
   Register : fm_demod0.dly_i[1]_i2.ff_inst
   Register : fm_demod0.demod_o__i15.ff_inst
   Register : fm_demod0.demod_o__i14.ff_inst
   Register : fm_demod0.demod_o__i13.ff_inst
   Register : fm_demod0.demod_o__i12.ff_inst
   Register : fm_demod0.demod_o__i11.ff_inst
   Register : fm_demod0.demod_o__i10.ff_inst
   Register : fm_demod0.demod_o__i9.ff_inst
   Register : fm_demod0.demod_o__i8.ff_inst
   Register : fm_demod0.demod_o__i7.ff_inst
   Register : fm_demod0.demod_o__i6.ff_inst
   Register : fm_demod0.demod_o__i5.ff_inst
   Register : fm_demod0.demod_o__i4.ff_inst
   Register : fm_demod0.demod_o__i3.ff_inst
   Register : fm_demod0.demod_o__i2.ff_inst
   Register : fm_demod0.demod_o__i1.ff_inst
   Register : fm_demod0.demod_o__i0.ff_inst
   Register : rssi0.r_o__i1.ff_inst
   Register : rssi0.sum_i0.ff_inst
   Register : rssi0.add_10_add_12_add_12_e1__i0.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i31.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i30.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i29.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i28.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i27.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i26.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i25.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i24.ff_inst

                                   Page 277





GSR Usage (cont)
----------------
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i23.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i22.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i21.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i20.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i19.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i18.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i17.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i16.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i15.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i14.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i13.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i12.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i11.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i10.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i9.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i8.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i7.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i6.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i5.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i4.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i3.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i2.ff_inst
   Register : rssi0.add_10_add_12_add_12_add_12_add_12_add_12_add_12_add_5_e1_i0
        _i1.ff_inst
   Register : rssi0.sum_i22.ff_inst
   Register : rssi0.sum_i21.ff_inst
   Register : rssi0.sum_i20.ff_inst
   Register : rssi0.sum_i19.ff_inst
   Register : rssi0.sum_i18.ff_inst
   Register : rssi0.sum_i17.ff_inst
   Register : rssi0.sum_i16.ff_inst
   Register : rssi0.sum_i15.ff_inst
   Register : rssi0.sum_i14.ff_inst
   Register : rssi0.sum_i13.ff_inst
   Register : rssi0.sum_i12.ff_inst

                                   Page 278





GSR Usage (cont)
----------------
   Register : rssi0.sum_i11.ff_inst
   Register : rssi0.sum_i10.ff_inst
   Register : rssi0.sum_i9.ff_inst
   Register : rssi0.sum_i8.ff_inst
   Register : rssi0.sum_i7.ff_inst
   Register : rssi0.sum_i6.ff_inst
   Register : rssi0.sum_i5.ff_inst
   Register : rssi0.sum_i4.ff_inst
   Register : rssi0.sum_i3.ff_inst
   Register : rssi0.sum_i2.ff_inst
   Register : rssi0.sum_i1.ff_inst
   Register : rssi0.rdy.ff_inst
   Register : rssi0.r_o__i15.ff_inst
   Register : rssi0.r_o__i14.ff_inst
   Register : rssi0.r_o__i13.ff_inst
   Register : rssi0.r_o__i12.ff_inst
   Register : rssi0.r_o__i11.ff_inst
   Register : rssi0.r_o__i10.ff_inst
   Register : rssi0.r_o__i9.ff_inst
   Register : rssi0.r_o__i8.ff_inst
   Register : rssi0.r_o__i7.ff_inst
   Register : rssi0.r_o__i6.ff_inst
   Register : rssi0.r_o__i5.ff_inst
   Register : rssi0.r_o__i4.ff_inst
   Register : rssi0.r_o__i3.ff_inst
   Register : rssi0.r_o__i2.ff_inst
   Register : mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i0.ff_inst
   Register : mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i15.ff_inst
   Register : mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i10.ff_inst
   Register : mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i9.ff_inst
   Register : mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i8.ff_inst
   Register : mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i7.ff_inst
   Register : mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i6.ff_inst
   Register : mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i5.ff_inst
   Register : mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i4.ff_inst
   Register : mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i3.ff_inst
   Register : mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i2.ff_inst
   Register : mod_in_r_15__I_0_add_12_add_12_add_12_add_12_add_12_e2_i1.ff_inst
   DDR : ddr_rx0.lscc_gddr_inst.RX_SCLK_CENTERED_STATIC_BYPASS.u_lscc_gddr_rx_sc
        lk_centered_static_bypass.Data[0].u_IDDRX1
   DDR : ddr_rx1.lscc_gddr_inst.RX_SCLK_CENTERED_STATIC_BYPASS.u_lscc_gddr_rx_sc
        lk_centered_static_bypass.Data[0].u_IDDRX1
   PREADD9_CORE : mix0.mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
        3.PREADD9_L0
   PREADD9_CORE : mix0.mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
        3.PREADD9_H0
   MULT9_CORE : mix0.mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.
        MULT9_L0
   MULT9_CORE : mix0.mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.
        MULT9_H0
   REG18_CORE : mix0.mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.
        REG18_L0_0
   REG18_CORE : mix0.mult_2624_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.
        REG18_L0_1
   PREADD9_CORE :
        mix0.mult_2626_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
   PREADD9_CORE :

                                   Page 279





GSR Usage (cont)
----------------
        mix0.mult_2626_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
   MULT9_CORE :
        mix0.mult_2626_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
   MULT9_CORE :
        mix0.mult_2626_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
   REG18_CORE :
        mix0.mult_2626_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
   REG18_CORE :
        mix0.mult_2626_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
   PREADD9_CORE : mix0.mult_2625_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
   PREADD9_CORE : mix0.mult_2625_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
   MULT9_CORE : mix0.mult_2625_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
   MULT9_CORE : mix0.mult_2625_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
   REG18_CORE : mix0.mult_2625_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
   REG18_CORE : mix0.mult_2625_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
   PREADD9_CORE : mix0.dline[80]_res2_e3.PREADD9_L0
   PREADD9_CORE : mix0.dline[80]_res2_e3.PREADD9_H0
   MULT9_CORE : mix0.dline[80]_res2_e3.MULT9_L0
   MULT9_CORE : mix0.dline[80]_res2_e3.MULT9_H0
   REG18_CORE : mix0.dline[80]_res2_e3.REG18_L0_0
   REG18_CORE : mix0.dline[80]_res2_e3.REG18_L0_1
   ACC54_CORE : mix0.dline[80]_res2_e3.ACC54_0
   PREADD9_CORE : dpd0.i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mul
        t_3.PREADD9_L0
   PREADD9_CORE : dpd0.i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mul
        t_3.PREADD9_H0
   MULT9_CORE : dpd0.i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
        3.MULT9_L0
   MULT9_CORE : dpd0.i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
        3.MULT9_H0
   REG18_CORE : dpd0.i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
        3.REG18_L0_0
   REG18_CORE : dpd0.i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
        3.REG18_L0_1
   PREADD9_CORE : dpd0.mult_3982_mult_7_mult_7.PREADD9_L0
   PREADD9_CORE : dpd0.mult_3982_mult_7_mult_7.PREADD9_H0
   MULT9_CORE : dpd0.mult_3982_mult_7_mult_7.MULT9_L0
   MULT9_CORE : dpd0.mult_3982_mult_7_mult_7.MULT9_H0
   REG18_CORE : dpd0.mult_3982_mult_7_mult_7.REG18_L0_0
   REG18_CORE : dpd0.mult_3982_mult_7_mult_7.REG18_L0_1
   PREADD9_CORE : dpd0.mult_3979_mult_7_mult_7.PREADD9_L0
   PREADD9_CORE : dpd0.mult_3979_mult_7_mult_7.PREADD9_H0
   MULT9_CORE : dpd0.mult_3979_mult_7_mult_7.MULT9_L0
   MULT9_CORE : dpd0.mult_3979_mult_7_mult_7.MULT9_H0
   REG18_CORE : dpd0.mult_3979_mult_7_mult_7.REG18_L0_0
   REG18_CORE : dpd0.mult_3979_mult_7_mult_7.REG18_L0_1
   PREADD9_CORE : dpd0.q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mul
        t_3.PREADD9_L0
   PREADD9_CORE : dpd0.q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mul
        t_3.PREADD9_H0
   MULT9_CORE : dpd0.q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
        3.MULT9_L0
   MULT9_CORE : dpd0.q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
        3.MULT9_H0
   REG18_CORE : dpd0.q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
        3.REG18_L0_0
   REG18_CORE : dpd0.q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_

                                   Page 280





GSR Usage (cont)
----------------
        3.REG18_L0_1
   PREADD9_CORE :
        dpd0.q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
   PREADD9_CORE :
        dpd0.q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
   MULT9_CORE : dpd0.q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
   MULT9_CORE : dpd0.q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
   REG18_CORE : dpd0.q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
   REG18_CORE : dpd0.q_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
   PREADD9_CORE : dpd0.add_4036.PREADD9_L0
   PREADD9_CORE : dpd0.add_4036.PREADD9_H0
   PREADD9_CORE : dpd0.add_4036.PREADD9_L1
   PREADD9_CORE : dpd0.add_4036.PREADD9_H1
   MULT9_CORE : dpd0.add_4036.MULT9_L0
   MULT9_CORE : dpd0.add_4036.MULT9_H0
   MULT9_CORE : dpd0.add_4036.MULT9_L1
   MULT9_CORE : dpd0.add_4036.MULT9_H1
   REG18_CORE : dpd0.add_4036.REG18_L0_0
   REG18_CORE : dpd0.add_4036.REG18_L0_1
   REG18_CORE : dpd0.add_4036.REG18_L1_0
   ACC54_CORE : dpd0.add_4036.ACC54_0
   PREADD9_CORE : dpd0.qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mu
        lt_3.PREADD9_L0
   PREADD9_CORE : dpd0.qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mu
        lt_3.PREADD9_H0
   PREADD9_CORE : dpd0.qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mu
        lt_3.PREADD9_L1
   PREADD9_CORE : dpd0.qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mu
        lt_3.PREADD9_H1
   MULT9_CORE : dpd0.qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.MULT9_L0
   MULT9_CORE : dpd0.qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.MULT9_H0
   MULT9_CORE : dpd0.qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.MULT9_L1
   MULT9_CORE : dpd0.qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.MULT9_H1
   REG18_CORE : dpd0.qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.REG18_L0_0
   REG18_CORE : dpd0.qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.REG18_L0_1
   REG18_CORE : dpd0.qmul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.REG18_L1_0
   PREADD9_CORE :
        dpd0.i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
   PREADD9_CORE :
        dpd0.i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
   MULT9_CORE : dpd0.i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
   MULT9_CORE : dpd0.i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
   REG18_CORE : dpd0.i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
   REG18_CORE : dpd0.i_i_15__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
   PREADD9_CORE :
        dpd0.imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
   PREADD9_CORE :
        dpd0.imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
   PREADD9_CORE :
        dpd0.imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L1

                                   Page 281





GSR Usage (cont)
----------------
   PREADD9_CORE :
        dpd0.imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H1
   MULT9_CORE : dpd0.imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
   MULT9_CORE : dpd0.imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
   MULT9_CORE : dpd0.imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L1
   MULT9_CORE : dpd0.imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H1
   REG18_CORE :
        dpd0.imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
   REG18_CORE :
        dpd0.imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
   REG18_CORE :
        dpd0.imul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L1_0
   PREADD9_CORE : dpd0.add_3983_add_12.PREADD9_L0
   PREADD9_CORE : dpd0.add_3983_add_12.PREADD9_H0
   PREADD9_CORE : dpd0.add_3983_add_12.PREADD9_L1
   PREADD9_CORE : dpd0.add_3983_add_12.PREADD9_H1
   MULT9_CORE : dpd0.add_3983_add_12.MULT9_L0
   MULT9_CORE : dpd0.add_3983_add_12.MULT9_H0
   MULT9_CORE : dpd0.add_3983_add_12.MULT9_L1
   MULT9_CORE : dpd0.add_3983_add_12.MULT9_H1
   REG18_CORE : dpd0.add_3983_add_12.REG18_L0_0
   REG18_CORE : dpd0.add_3983_add_12.REG18_L0_1
   REG18_CORE : dpd0.add_3983_add_12.REG18_L1_0
   ACC54_CORE : dpd0.add_3983_add_12.ACC54_0
   PREADD9_CORE :
        dpd0.qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
   PREADD9_CORE :
        dpd0.qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
   PREADD9_CORE :
        dpd0.qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L1
   PREADD9_CORE :
        dpd0.qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H1
   MULT9_CORE : dpd0.qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
   MULT9_CORE : dpd0.qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
   MULT9_CORE : dpd0.qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L1
   MULT9_CORE : dpd0.qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H1
   REG18_CORE :
        dpd0.qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
   REG18_CORE :
        dpd0.qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
   REG18_CORE :
        dpd0.qmul_31__I_0_2_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L1_0
   PREADD9_CORE : dpd0.imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mu
        lt_3.PREADD9_L0
   PREADD9_CORE : dpd0.imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mu
        lt_3.PREADD9_H0
   PREADD9_CORE : dpd0.imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mu
        lt_3.PREADD9_L1
   PREADD9_CORE : dpd0.imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mu
        lt_3.PREADD9_H1
   MULT9_CORE : dpd0.imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.MULT9_L0
   MULT9_CORE : dpd0.imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.MULT9_H0
   MULT9_CORE : dpd0.imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.MULT9_L1
   MULT9_CORE : dpd0.imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult

                                   Page 282





GSR Usage (cont)
----------------
        _3.MULT9_H1
   REG18_CORE : dpd0.imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.REG18_L0_0
   REG18_CORE : dpd0.imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.REG18_L0_1
   REG18_CORE : dpd0.imul_31__I_0_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.REG18_L1_0
   PREADD9_CORE : hilbert0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mul
        t_3.PREADD9_L0
   PREADD9_CORE : hilbert0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mul
        t_3.PREADD9_H0
   MULT9_CORE : hilbert0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
        3.MULT9_L0
   MULT9_CORE : hilbert0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
        3.MULT9_H0
   REG18_CORE : hilbert0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
        3.REG18_L0_0
   REG18_CORE : hilbert0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_
        3.REG18_L0_1
   PREADD9_CORE : dither_source0.add_21_add_12_add_12_add_12_add_12_add_12_add_1
        2_add_5.PREADD9_L0
   PREADD9_CORE : dither_source0.add_21_add_12_add_12_add_12_add_12_add_12_add_1
        2_add_5.PREADD9_H0
   MULT9_CORE : dither_source0.add_21_add_12_add_12_add_12_add_12_add_12_add_12_
        add_5.MULT9_L0
   MULT9_CORE : dither_source0.add_21_add_12_add_12_add_12_add_12_add_12_add_12_
        add_5.MULT9_H0
   REG18_CORE : dither_source0.add_21_add_12_add_12_add_12_add_12_add_12_add_12_
        add_5.REG18_L0_0
   REG18_CORE : dither_source0.add_21_add_12_add_12_add_12_add_12_add_12_add_12_
        add_5.REG18_L0_1
   ACC54_CORE : dither_source0.add_21_add_12_add_12_add_12_add_12_add_12_add_12_
        add_5.ACC54_0
   MULT9_CORE : am_demod0.sum_sq_e3_e3_e3.MULT9_L0
   MULT9_CORE : am_demod0.sum_sq_e3_e3_e3.MULT9_H0
   MULT9_CORE : am_demod0.sum_sq_e3_e3_e3.MULT9_L1
   MULT9_CORE : am_demod0.sum_sq_e3_e3_e3.MULT9_H1
   PREADD9_CORE : am_demod0.sum_sq_e3_e3_e3.PREADD9_L0
   PREADD9_CORE : am_demod0.sum_sq_e3_e3_e3.PREADD9_H0
   PREADD9_CORE : am_demod0.sum_sq_e3_e3_e3.PREADD9_L1
   PREADD9_CORE : am_demod0.sum_sq_e3_e3_e3.PREADD9_H1
   REG18_CORE : am_demod0.sum_sq_e3_e3_e3.REG18_L0_0
   REG18_CORE : am_demod0.sum_sq_e3_e3_e3.REG18_L0_1
   REG18_CORE : am_demod0.sum_sq_e3_e3_e3.REG18_L1_0
   REG18_CORE : am_demod0.sum_sq_e3_e3_e3.REG18_L1_1
   ACC54_CORE : am_demod0.sum_sq_e3_e3_e3.ACC54_0
   PREADD9_CORE :
        am_demod0.mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
   PREADD9_CORE :
        am_demod0.mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
   MULT9_CORE : am_demod0.mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
   MULT9_CORE : am_demod0.mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
   REG18_CORE : am_demod0.mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
   REG18_CORE : am_demod0.mult_36_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
   PREADD9_CORE : channel_flt0.q_fir_hb2.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_L0
   PREADD9_CORE : channel_flt0.q_fir_hb2.mult_94_mult_7_mult_7_mult_7_mult_7_mul

                                   Page 283





GSR Usage (cont)
----------------
        t_7_mult_7_mult_3.PREADD9_H0
   MULT9_CORE : channel_flt0.q_fir_hb2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_L0
   MULT9_CORE : channel_flt0.q_fir_hb2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_H0
   REG18_CORE : channel_flt0.q_fir_hb2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_0
   REG18_CORE : channel_flt0.q_fir_hb2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_1
   PREADD9_CORE : channel_flt0.q_fir_hb1.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_L0
   PREADD9_CORE : channel_flt0.q_fir_hb1.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_H0
   MULT9_CORE : channel_flt0.q_fir_hb1.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_L0
   MULT9_CORE : channel_flt0.q_fir_hb1.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_H0
   REG18_CORE : channel_flt0.q_fir_hb1.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_0
   REG18_CORE : channel_flt0.q_fir_hb1.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_1
   PREADD9_CORE : channel_flt0.q_fir_hb0.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_L0
   PREADD9_CORE : channel_flt0.q_fir_hb0.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_H0
   MULT9_CORE : channel_flt0.q_fir_hb0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_L0
   MULT9_CORE : channel_flt0.q_fir_hb0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_H0
   REG18_CORE : channel_flt0.q_fir_hb0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_0
   REG18_CORE : channel_flt0.q_fir_hb0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_1
   PREADD9_CORE : channel_flt0.q_fir_ch2.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_L0
   PREADD9_CORE : channel_flt0.q_fir_ch2.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_H0
   MULT9_CORE : channel_flt0.q_fir_ch2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_L0
   MULT9_CORE : channel_flt0.q_fir_ch2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_H0
   REG18_CORE : channel_flt0.q_fir_ch2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_0
   REG18_CORE : channel_flt0.q_fir_ch2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_1
   PREADD9_CORE : channel_flt0.q_fir_ch0.mult_2632_mult_7_mult_7_mult_7_mult_7_m
        ult_7.PREADD9_L0
   PREADD9_CORE : channel_flt0.q_fir_ch0.mult_2632_mult_7_mult_7_mult_7_mult_7_m
        ult_7.PREADD9_H0
   MULT9_CORE : channel_flt0.q_fir_ch0.mult_2632_mult_7_mult_7_mult_7_mult_7_mul
        t_7.MULT9_L0
   MULT9_CORE : channel_flt0.q_fir_ch0.mult_2632_mult_7_mult_7_mult_7_mult_7_mul
        t_7.MULT9_H0
   REG18_CORE : channel_flt0.q_fir_ch0.mult_2632_mult_7_mult_7_mult_7_mult_7_mul
        t_7.REG18_L0_0
   REG18_CORE : channel_flt0.q_fir_ch0.mult_2632_mult_7_mult_7_mult_7_mult_7_mul
        t_7.REG18_L0_1

                                   Page 284





GSR Usage (cont)
----------------
   PREADD9_CORE : channel_flt0.q_fir_ch0.mult_95_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_L0
   PREADD9_CORE : channel_flt0.q_fir_ch0.mult_95_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_H0
   MULT9_CORE : channel_flt0.q_fir_ch0.mult_95_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_L0
   MULT9_CORE : channel_flt0.q_fir_ch0.mult_95_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_H0
   REG18_CORE : channel_flt0.q_fir_ch0.mult_95_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_0
   REG18_CORE : channel_flt0.q_fir_ch0.mult_95_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_1
   PREADD9_CORE : channel_flt0.i_fir_hb2.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_L0
   PREADD9_CORE : channel_flt0.i_fir_hb2.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_H0
   MULT9_CORE : channel_flt0.i_fir_hb2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_L0
   MULT9_CORE : channel_flt0.i_fir_hb2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_H0
   REG18_CORE : channel_flt0.i_fir_hb2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_0
   REG18_CORE : channel_flt0.i_fir_hb2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_1
   PREADD9_CORE : channel_flt0.i_fir_hb1.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_L0
   PREADD9_CORE : channel_flt0.i_fir_hb1.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_H0
   MULT9_CORE : channel_flt0.i_fir_hb1.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_L0
   MULT9_CORE : channel_flt0.i_fir_hb1.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_H0
   REG18_CORE : channel_flt0.i_fir_hb1.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_0
   REG18_CORE : channel_flt0.i_fir_hb1.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_1
   PREADD9_CORE : channel_flt0.i_fir_hb0.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_L0
   PREADD9_CORE : channel_flt0.i_fir_hb0.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_H0
   MULT9_CORE : channel_flt0.i_fir_hb0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_L0
   MULT9_CORE : channel_flt0.i_fir_hb0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_H0
   REG18_CORE : channel_flt0.i_fir_hb0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_0
   REG18_CORE : channel_flt0.i_fir_hb0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_1
   PREADD9_CORE : channel_flt0.i_fir_ch2.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_L0
   PREADD9_CORE : channel_flt0.i_fir_ch2.mult_94_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_H0
   MULT9_CORE : channel_flt0.i_fir_ch2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_L0
   MULT9_CORE : channel_flt0.i_fir_ch2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_H0
   REG18_CORE : channel_flt0.i_fir_ch2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_

                                   Page 285





GSR Usage (cont)
----------------
        7_mult_7_mult_3.REG18_L0_0
   REG18_CORE : channel_flt0.i_fir_ch2.mult_94_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_1
   PREADD9_CORE : channel_flt0.i_fir_ch1.mult_2633_mult_7_mult_7_mult_7_mult_7_m
        ult_7.PREADD9_L0
   PREADD9_CORE : channel_flt0.i_fir_ch1.mult_2633_mult_7_mult_7_mult_7_mult_7_m
        ult_7.PREADD9_H0
   MULT9_CORE : channel_flt0.i_fir_ch1.mult_2633_mult_7_mult_7_mult_7_mult_7_mul
        t_7.MULT9_L0
   MULT9_CORE : channel_flt0.i_fir_ch1.mult_2633_mult_7_mult_7_mult_7_mult_7_mul
        t_7.MULT9_H0
   REG18_CORE : channel_flt0.i_fir_ch1.mult_2633_mult_7_mult_7_mult_7_mult_7_mul
        t_7.REG18_L0_0
   REG18_CORE : channel_flt0.i_fir_ch1.mult_2633_mult_7_mult_7_mult_7_mult_7_mul
        t_7.REG18_L0_1
   PREADD9_CORE : channel_flt0.i_fir_ch1.mult_95_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_L0
   PREADD9_CORE : channel_flt0.i_fir_ch1.mult_95_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_H0
   MULT9_CORE : channel_flt0.i_fir_ch1.mult_95_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_L0
   MULT9_CORE : channel_flt0.i_fir_ch1.mult_95_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_H0
   REG18_CORE : channel_flt0.i_fir_ch1.mult_95_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_0
   REG18_CORE : channel_flt0.i_fir_ch1.mult_95_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_1
   PREADD9_CORE : channel_flt0.i_fir_ch0.mult_95_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_L0
   PREADD9_CORE : channel_flt0.i_fir_ch0.mult_95_mult_7_mult_7_mult_7_mult_7_mul
        t_7_mult_7_mult_3.PREADD9_H0
   MULT9_CORE : channel_flt0.i_fir_ch0.mult_95_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_L0
   MULT9_CORE : channel_flt0.i_fir_ch0.mult_95_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.MULT9_H0
   REG18_CORE : channel_flt0.i_fir_ch0.mult_95_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_0
   REG18_CORE : channel_flt0.i_fir_ch0.mult_95_mult_7_mult_7_mult_7_mult_7_mult_
        7_mult_7_mult_3.REG18_L0_1
   PREADD9_CORE : rssi_fir0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mu
        lt_3.PREADD9_L0
   PREADD9_CORE : rssi_fir0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mu
        lt_3.PREADD9_H0
   MULT9_CORE : rssi_fir0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.MULT9_L0
   MULT9_CORE : rssi_fir0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.MULT9_H0
   REG18_CORE : rssi_fir0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.REG18_L0_0
   REG18_CORE : rssi_fir0.mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult
        _3.REG18_L0_1
   PREADD9_CORE :
        iq_bal0.i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
   PREADD9_CORE :
        iq_bal0.i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
   MULT9_CORE : iq_bal0.i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
   MULT9_CORE : iq_bal0.i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0

                                   Page 286





GSR Usage (cont)
----------------
   REG18_CORE :
        iq_bal0.i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
   REG18_CORE :
        iq_bal0.i_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
   PREADD9_CORE :
        iq_bal0.q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
   PREADD9_CORE :
        iq_bal0.q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
   MULT9_CORE : iq_bal0.q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
   MULT9_CORE : iq_bal0.q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
   REG18_CORE :
        iq_bal0.q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
   REG18_CORE :
        iq_bal0.q_i_15__I_0_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
   MULT9_CORE : fm_demod0.sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_ad
        d_12.MULT9_L0
   MULT9_CORE : fm_demod0.sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_ad
        d_12.MULT9_H0
   MULT9_CORE : fm_demod0.sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_ad
        d_12.MULT9_L1
   MULT9_CORE : fm_demod0.sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_ad
        d_12.MULT9_H1
   PREADD9_CORE : fm_demod0.sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_
        add_12.PREADD9_L0
   PREADD9_CORE : fm_demod0.sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_
        add_12.PREADD9_H0
   PREADD9_CORE : fm_demod0.sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_
        add_12.PREADD9_L1
   PREADD9_CORE : fm_demod0.sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_
        add_12.PREADD9_H1
   REG18_CORE : fm_demod0.sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_ad
        d_12.REG18_L0_0
   REG18_CORE : fm_demod0.sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_ad
        d_12.REG18_L0_1
   REG18_CORE : fm_demod0.sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_ad
        d_12.REG18_L1_0
   REG18_CORE : fm_demod0.sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_ad
        d_12.REG18_L1_1
   ACC54_CORE : fm_demod0.sum_sq_32__I_0_2_add_12_add_12_add_12_add_12_add_12_ad
        d_12.ACC54_0
   PREADD9_CORE :
        fm_demod0.mult_2630_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
   PREADD9_CORE :
        fm_demod0.mult_2630_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
   MULT9_CORE : fm_demod0.mult_2630_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
   MULT9_CORE : fm_demod0.mult_2630_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
   REG18_CORE :
        fm_demod0.mult_2630_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
   REG18_CORE :
        fm_demod0.mult_2630_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1
   PREADD9_CORE :
        fm_demod0.mult_2631_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_L0
   PREADD9_CORE :
        fm_demod0.mult_2631_mult_7_mult_7_mult_7_mult_7_mult_7.PREADD9_H0
   MULT9_CORE : fm_demod0.mult_2631_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_L0
   MULT9_CORE : fm_demod0.mult_2631_mult_7_mult_7_mult_7_mult_7_mult_7.MULT9_H0
   REG18_CORE :

                                   Page 287





GSR Usage (cont)
----------------
        fm_demod0.mult_2631_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_0
   REG18_CORE :
        fm_demod0.mult_2631_mult_7_mult_7_mult_7_mult_7_mult_7.REG18_L0_1

DDR components with enabled GSR
-------------------------------

These DDR components have the GSR property set to ENABLED. The components will
     respond to the asynchronous reset signal 'fifo_in_data_o_15__N_13' via the
     GSR component.

Type and number of components of the type:
   DDR = 2

Type and instance name of component:
   DDR : ddr_tx0.lscc_gddr_inst.TX_SCLK_ALIGNED_STATIC_BYPASS.u_lscc_gddr_tx_scl
        k_aligned_static_bypass.Data[0].u_data_ODDRX1
   DDR : ddr_tx0.lscc_gddr_inst.TX_SCLK_ALIGNED_STATIC_BYPASS.u_lscc_gddr_tx_scl
        k_aligned_static_bypass.u_clk_ODDRX1

Block RAM components with enabled GSR
-------------------------------

These Block RAM components have the GSR property set to ENABLED. The components
     will respond to the asynchronous reset signal 'fifo_in_data_o_15__N_13' via
     the GSR component.

Type and number of components of the type:
   EBR_CORE = 1

Type and instance name of component:
   EBR_CORE : fifo_in.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.EBR.EBR_LIFCL.u_
        fifo_mem0.mem_main.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.LI
        FCL_MEM.pdp16k.PDP16K_MODE_inst

Constraint Summary
------------------

   Total number of constraints: 29
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 7 secs
   Total REAL Time: 7 secs
   Peak Memory Usage: 864 MB



















                                   Page 288


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
