-- VHDL for IBM SMS ALD page 14.18.07.1
-- Title: ZONE ADDER.AUX ADDER CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/26/2020 5:18:19 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_18_07_1_ZONE_ADDER_AUX_ADDER_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ADD_OR_SUBT_OP_CODES:	 in STD_LOGIC;
		PS_BODY_LATCH:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN:	 in STD_LOGIC;
		MS_X_CYCLE:	 in STD_LOGIC;
		MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_4_TIME:	 in STD_LOGIC;
		MS_I_CYCLE:	 in STD_LOGIC;
		MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_2_TIME:	 in STD_LOGIC;
		MS_LB_OP_DOT_B_CY:	 in STD_LOGIC;
		MS_A_OR_S_DOT_B_CYCLE:	 in STD_LOGIC;
		PS_X_CYCLE:	 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_Y_OR_X_DOT_1401:	 in STD_LOGIC;
		MS_LB_DOT_B_CYCLE_DOT_EXTENSION_LATCH:	 in STD_LOGIC;
		PS_GATE_A_CH_TO_ZONE_ADDER:	 out STD_LOGIC;
		PS_GATE_BIN_A12_TO_ZONE_ADDER:	 out STD_LOGIC;
		PS_GATE_BIN_A48_TO_ZONE_ADDER:	 out STD_LOGIC;
		PS_GATE_B_CH_TO_ZONE_ADDER:	 out STD_LOGIC;
		PS_GATE_ADD_CAR_TO_ZONE_ADDER:	 out STD_LOGIC);
end ALD_14_18_07_1_ZONE_ADDER_AUX_ADDER_CONTROLS;

architecture behavioral of ALD_14_18_07_1_ZONE_ADDER_AUX_ADDER_CONTROLS is 

	signal OUT_5A_NoPin: STD_LOGIC;
	signal OUT_3A_G: STD_LOGIC;
	signal OUT_5B_E: STD_LOGIC;
	signal OUT_5C_G: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;

begin

	OUT_5A_NoPin <= NOT(PS_ADD_OR_SUBT_OP_CODES AND PS_BODY_LATCH );
	OUT_3A_G <= NOT(OUT_5A_NoPin AND MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN );
	OUT_5B_E <= NOT(MS_X_CYCLE AND MS_I_CYCLE AND MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_4_TIME );
	OUT_5C_G <= NOT(MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_2_TIME );
	OUT_5D_C <= NOT(MS_LB_OP_DOT_B_CY AND MS_A_OR_S_DOT_B_CYCLE AND MS_X_CYCLE );
	OUT_5E_C <= NOT(PS_X_CYCLE AND PS_1401_MODE );
	OUT_4E_D <= NOT(OUT_5E_C AND MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_Y_OR_X_DOT_1401 AND MS_LB_DOT_B_CYCLE_DOT_EXTENSION_LATCH );

	PS_GATE_A_CH_TO_ZONE_ADDER <= OUT_3A_G;
	PS_GATE_BIN_A12_TO_ZONE_ADDER <= OUT_5B_E;
	PS_GATE_BIN_A48_TO_ZONE_ADDER <= OUT_5C_G;
	PS_GATE_B_CH_TO_ZONE_ADDER <= OUT_5D_C;
	PS_GATE_ADD_CAR_TO_ZONE_ADDER <= OUT_4E_D;


end;
