Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Thu Dec 15 01:50:22 2016
| Host             : Georges-T460p running 64-bit major release  (build 9200)
| Command          : report_power -file IMU_top_power_routed.rpt -pb IMU_top_power_summary_routed.pb -rpx IMU_top_power_routed.rpx
| Design           : IMU_top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.284  |
| Dynamic (W)              | 0.161  |
| Device Static (W)        | 0.123  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 81.7   |
| Junction Temperature (C) | 28.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.013 |       10 |       --- |             --- |
| Slice Logic             |     0.021 |     6845 |       --- |             --- |
|   LUT as Logic          |     0.016 |     1937 |     53200 |            3.64 |
|   CARRY4                |     0.003 |      487 |     13300 |            3.66 |
|   Register              |     0.003 |     3287 |    106400 |            3.09 |
|   LUT as Shift Register |    <0.001 |       11 |     17400 |            0.06 |
|   Others                |     0.000 |     1068 |       --- |             --- |
| Signals                 |     0.020 |     3909 |       --- |             --- |
| MMCM                    |     0.101 |        1 |         4 |           25.00 |
| DSPs                    |    <0.001 |        3 |       220 |            1.36 |
| I/O                     |     0.005 |       17 |       200 |            8.50 |
| Static Power            |     0.123 |          |           |                 |
| Total                   |     0.284 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.064 |       0.056 |      0.008 |
| Vccaux    |       1.800 |     0.075 |       0.056 |      0.019 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+------------------------------+-----------------+
| Clock                | Domain                       | Constraint (ns) |
+----------------------+------------------------------+-----------------+
| clk_100M_clk_wiz_0   | mmcm/inst/clk_100M_clk_wiz_0 |            10.0 |
| clk_100M_clk_wiz_0_1 | mmcm/inst/clk_100M_clk_wiz_0 |            10.0 |
| clk_10M_clk_wiz_0    | mmcm/inst/clk_10M_clk_wiz_0  |           111.1 |
| clk_10M_clk_wiz_0_1  | mmcm/inst/clk_10M_clk_wiz_0  |           111.1 |
| clkfbout_clk_wiz_0   | mmcm/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | mmcm/inst/clkfbout_clk_wiz_0 |            10.0 |
| clock                | fpga_clk                     |            10.0 |
| fpga_clk             | fpga_clk                     |            10.0 |
+----------------------+------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------+-----------+
| Name                                                                    | Power (W) |
+-------------------------------------------------------------------------+-----------+
| IMU_top                                                                 |     0.161 |
|   RadiansToDegrees                                                      |    <0.001 |
|     U0                                                                  |    <0.001 |
|       i_mult                                                            |    <0.001 |
|         gCCM.iCCM                                                       |    <0.001 |
|           emb_mult_ccm.dsp_ccm.dsp48_array                              |    <0.001 |
|   RadtoArcTanDomainX                                                    |     0.019 |
|     U0                                                                  |     0.019 |
|       i_synth                                                           |     0.019 |
|         i_nonzero_fract.i_synth                                         |     0.019 |
|           i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider               |     0.019 |
|             i_sdivider.divider_blk                                      |     0.018 |
|               div_loop[0].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[0].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[10].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[10].num_stages.numerator_gen.del_numer           |    <0.001 |
|               div_loop[10].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[11].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[11].num_stages.numerator_gen.del_numer           |    <0.001 |
|               div_loop[11].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[12].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[12].num_stages.numerator_gen.del_numer           |    <0.001 |
|               div_loop[12].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[13].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[13].num_stages.numerator_gen.del_numer           |    <0.001 |
|               div_loop[13].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[14].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[14].num_stages.numerator_gen.del_numer           |    <0.001 |
|               div_loop[14].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[15].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[15].num_stages.numerator_gen.del_numer           |    <0.001 |
|               div_loop[15].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[16].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[16].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[17].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[17].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[18].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[18].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[19].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[19].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[1].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[1].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[1].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[20].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[20].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[21].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[21].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[22].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[22].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[23].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[23].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[24].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[24].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[25].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[25].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[26].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[26].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[27].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[27].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[28].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[28].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[29].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[29].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[2].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[2].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[2].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[30].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[30].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[31].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[3].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[3].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[3].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[4].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[4].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[4].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[5].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[5].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[5].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[6].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[6].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[6].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[7].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[7].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[7].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[8].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[8].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[8].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[9].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[9].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[9].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               reg_quot_out.reg_quot                                     |    <0.001 |
|             sgned_input.cmp_dividend                                    |    <0.001 |
|               twos_comp                                                 |    <0.001 |
|             sgned_input.cmp_divisor                                     |    <0.001 |
|               twos_comp                                                 |    <0.001 |
|             sign_pipeline.i_unrolled.sign_pipe                          |    <0.001 |
|             signed_output.cmp_quot                                      |    <0.001 |
|               twos_comp                                                 |    <0.001 |
|             signed_output.remd_fract.cmp_remd                           |    <0.001 |
|               twos_comp                                                 |    <0.001 |
|   RadtoArcTanDomainY                                                    |     0.018 |
|     U0                                                                  |     0.018 |
|       i_synth                                                           |     0.018 |
|         i_nonzero_fract.i_synth                                         |     0.018 |
|           i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider               |     0.018 |
|             i_sdivider.divider_blk                                      |     0.018 |
|               div_loop[0].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[0].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[10].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[10].num_stages.numerator_gen.del_numer           |    <0.001 |
|               div_loop[10].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[11].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[11].num_stages.numerator_gen.del_numer           |    <0.001 |
|               div_loop[11].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[12].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[12].num_stages.numerator_gen.del_numer           |    <0.001 |
|               div_loop[12].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[13].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[13].num_stages.numerator_gen.del_numer           |    <0.001 |
|               div_loop[13].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[14].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[14].num_stages.numerator_gen.del_numer           |    <0.001 |
|               div_loop[14].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[15].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[15].num_stages.numerator_gen.del_numer           |    <0.001 |
|               div_loop[15].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[16].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[16].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[17].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[17].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[18].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[18].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[19].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[19].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[1].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[1].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[1].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[20].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[20].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[21].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[21].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[22].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[22].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[23].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[23].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[24].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[24].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[25].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[25].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[26].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[26].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[27].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[27].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[28].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[28].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[29].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[29].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[2].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[2].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[2].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[30].adder_gen.reg_req.adsu_mod                   |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs     |    <0.001 |
|               div_loop[30].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[31].quot_gen.quot_reg.i_div1.quot_out            |    <0.001 |
|               div_loop[3].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[3].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[3].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[4].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[4].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[4].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[5].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[5].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[5].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[6].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[6].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[6].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[7].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[7].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[7].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[8].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[8].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[8].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               div_loop[9].adder_gen.reg_req.adsu_mod                    |    <0.001 |
|                 add1                                                    |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_q_simple.qreg                                     |    <0.001 |
|               div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs      |    <0.001 |
|               div_loop[9].num_stages.numerator_gen.del_numer            |    <0.001 |
|               div_loop[9].quot_gen.quot_reg.i_div1.quot_out             |    <0.001 |
|               reg_quot_out.reg_quot                                     |    <0.001 |
|             sgned_input.cmp_dividend                                    |    <0.001 |
|               twos_comp                                                 |    <0.001 |
|             sgned_input.cmp_divisor                                     |    <0.001 |
|               twos_comp                                                 |    <0.001 |
|             sign_pipeline.i_unrolled.sign_pipe                          |    <0.001 |
|             signed_output.cmp_quot                                      |    <0.001 |
|               twos_comp                                                 |    <0.001 |
|             signed_output.remd_fract.cmp_remd                           |    <0.001 |
|               twos_comp                                                 |    <0.001 |
|   TwosCompSubX                                                          |    <0.001 |
|     U0                                                                  |    <0.001 |
|       xst_addsub                                                        |    <0.001 |
|         xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |    <0.001 |
|           addsub_usecase.i_addsub                                       |    <0.001 |
|             i_synth_option.i_synth_model                                |    <0.001 |
|               opt_vx7.i_uniwrap                                         |    <0.001 |
|   TwosCompSubY                                                          |    <0.001 |
|     U0                                                                  |    <0.001 |
|       xst_addsub                                                        |    <0.001 |
|         xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub |    <0.001 |
|           addsub_usecase.i_addsub                                       |    <0.001 |
|             i_synth_option.i_synth_model                                |    <0.001 |
|               opt_vx7.i_uniwrap                                         |    <0.001 |
|   arcTangent                                                            |     0.015 |
|     U0                                                                  |     0.015 |
|       i_synth                                                           |     0.015 |
|         i_synth                                                         |     0.015 |
|           gen_cordic.cordic_engine                                      |     0.012 |
|             gen_para_arch.gen_iteration[0].eng                          |     0.001 |
|               cntrl                                                     |    <0.001 |
|                 engine_mode_dly                                         |    <0.001 |
|               data_slice                                                |    <0.001 |
|                 x_plus_y_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|                 y_plus_x_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|               phase_slice                                               |    <0.001 |
|                 phase_plus_atan                                         |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|             gen_para_arch.gen_iteration[1].eng                          |     0.002 |
|               cntrl                                                     |    <0.001 |
|                 engine_mode_dly                                         |    <0.001 |
|               data_slice                                                |     0.001 |
|                 x_plus_y_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|                 y_plus_x_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|               phase_slice                                               |    <0.001 |
|                 phase_plus_atan                                         |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|             gen_para_arch.gen_iteration[2].eng                          |     0.002 |
|               cntrl                                                     |    <0.001 |
|                 engine_mode_dly                                         |    <0.001 |
|               data_slice                                                |     0.001 |
|                 x_plus_y_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|                 y_plus_x_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|               phase_slice                                               |    <0.001 |
|                 phase_plus_atan                                         |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|             gen_para_arch.gen_iteration[3].eng                          |     0.002 |
|               cntrl                                                     |    <0.001 |
|                 engine_mode_dly                                         |    <0.001 |
|               data_slice                                                |     0.001 |
|                 x_plus_y_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|                 y_plus_x_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|               phase_slice                                               |    <0.001 |
|                 phase_plus_atan                                         |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|             gen_para_arch.gen_iteration[4].eng                          |     0.002 |
|               cntrl                                                     |    <0.001 |
|                 engine_mode_dly                                         |    <0.001 |
|               data_slice                                                |     0.001 |
|                 x_plus_y_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|                 y_plus_x_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|               phase_slice                                               |    <0.001 |
|                 phase_plus_atan                                         |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|             gen_para_arch.gen_iteration[5].eng                          |     0.002 |
|               cntrl                                                     |    <0.001 |
|                 engine_mode_dly                                         |    <0.001 |
|               data_slice                                                |     0.001 |
|                 x_plus_y_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|                 y_plus_x_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|               phase_slice                                               |    <0.001 |
|                 phase_plus_atan                                         |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|             gen_para_arch.gen_iteration[6].eng                          |     0.001 |
|               cntrl                                                     |    <0.001 |
|                 engine_mode_dly                                         |    <0.001 |
|               data_slice                                                |    <0.001 |
|                 x_plus_y_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|                 y_plus_x_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|               phase_slice                                               |    <0.001 |
|                 phase_plus_atan                                         |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|             gen_para_arch.gen_iteration[7].eng                          |    <0.001 |
|               cntrl                                                     |    <0.001 |
|                 cntrl_vect_dly                                          |    <0.001 |
|                 engine_mode_dly                                         |    <0.001 |
|               data_slice                                                |    <0.001 |
|                 y_plus_x_shift                                          |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|               phase_slice                                               |    <0.001 |
|                 phase_plus_atan                                         |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|             gen_para_arch.gen_iteration[8].eng                          |    <0.001 |
|               cntrl                                                     |    <0.001 |
|                 cntrl_vect_dly                                          |    <0.001 |
|               phase_slice                                               |    <0.001 |
|                 phase_plus_atan                                         |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                        |    <0.001 |
|                       no_pipelining.the_addsub                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                            |    <0.001 |
|                           i_q.i_simple.qreg                             |    <0.001 |
|           gen_cordic.input_stage                                        |     0.003 |
|             gen_rotation.gen_rot_xy.gen_data_x_int_dly                  |    <0.001 |
|             gen_rotation.gen_rot_xy.gen_data_y_int_dly                  |    <0.001 |
|             gen_rotation.gen_rot_xy.gen_neg_data_x_swap                 |    <0.001 |
|               inst                                                      |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                            |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                |    <0.001 |
|                       i_q.i_simple.qreg                                 |    <0.001 |
|             gen_rotation.gen_rot_xy.gen_neg_data_y_swap                 |    <0.001 |
|               inst                                                      |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                            |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                |    <0.001 |
|                       i_q.i_simple.qreg                                 |    <0.001 |
|             gen_rotation.gen_rot_xy.gen_x_min_y                         |    <0.001 |
|               inst                                                      |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                            |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                |    <0.001 |
|                       i_q.i_simple.qreg                                 |    <0.001 |
|             gen_rotation.gen_rot_xy.gen_x_plus_y                        |    <0.001 |
|               inst                                                      |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                            |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                |    <0.001 |
|                       i_q.i_simple.qreg                                 |    <0.001 |
|           gen_cordic.output_stage                                       |    <0.001 |
|             gen_phase_out.round                                         |    <0.001 |
|               gen_round_pos_neg_inf.adder                               |    <0.001 |
|                 inst                                                    |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                     no_pipelining.the_addsub                            |    <0.001 |
|                       i_lut6.i_lut6_addsub                              |    <0.001 |
|                         i_q.i_simple.qreg                               |    <0.001 |
|             gen_rotation.gen_rdy_cr                                     |    <0.001 |
|             gen_rotation.gen_translate.gen_phase_addsub_reg             |    <0.001 |
|             gen_rotation.gen_translate.gen_phase_cr                     |    <0.001 |
|               inst                                                      |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                            |    <0.001 |
|                   no_pipelining.the_addsub                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                |    <0.001 |
|                       i_q.i_simple.qreg                                 |    <0.001 |
|             gen_rotation.gen_translate.gen_phase_in_reg                 |    <0.001 |
|             gen_rotation.gen_translate.gen_phase_rot_reg                |    <0.001 |
|   mmcm                                                                  |     0.101 |
|     inst                                                                |     0.101 |
+-------------------------------------------------------------------------+-----------+


