# [doc = "Register `DYNAMICRC` reader"] pub type R = crate :: R < DynamicrcSpec > ; # [doc = "Register `DYNAMICRC` writer"] pub type W = crate :: W < DynamicrcSpec > ; # [doc = "Field `TRC` reader - Active to active command period. 0x0 - 0x1E = n + 1 clock cycles. The delay is in CCLK cycles. 0x1F = 32 clock cycles (POR reset value)."] pub type TrcR = crate :: FieldReader ; # [doc = "Field `TRC` writer - Active to active command period. 0x0 - 0x1E = n + 1 clock cycles. The delay is in CCLK cycles. 0x1F = 32 clock cycles (POR reset value)."] pub type TrcW < 'a , REG > = crate :: FieldWriter < 'a , REG , 5 > ; impl R { # [doc = "Bits 0:4 - Active to active command period. 0x0 - 0x1E = n + 1 clock cycles. The delay is in CCLK cycles. 0x1F = 32 clock cycles (POR reset value)."] # [inline (always)] pub fn trc (& self) -> TrcR { TrcR :: new ((self . bits & 0x1f) as u8) } } impl W { # [doc = "Bits 0:4 - Active to active command period. 0x0 - 0x1E = n + 1 clock cycles. The delay is in CCLK cycles. 0x1F = 32 clock cycles (POR reset value)."] # [inline (always)] pub fn trc (& mut self) -> TrcW < '_ , DynamicrcSpec > { TrcW :: new (self , 0) } } # [doc = "Selects the active to active command period.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicrc::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicrc::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct DynamicrcSpec ; impl crate :: RegisterSpec for DynamicrcSpec { type Ux = u32 ; } # [doc = "`read()` method returns [`dynamicrc::R`](R) reader structure"] impl crate :: Readable for DynamicrcSpec { } # [doc = "`write(|w| ..)` method takes [`dynamicrc::W`](W) writer structure"] impl crate :: Writable for DynamicrcSpec { type Safety = crate :: Unsafe ; } # [doc = "`reset()` method sets DYNAMICRC to value 0x1f"] impl crate :: Resettable for DynamicrcSpec { const RESET_VALUE : u32 = 0x1f ; }