
*** Running vivado
    with args -log us_arm_control_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source us_arm_control_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source us_arm_control_wrapper.tcl -notrace
Command: open_checkpoint /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/us_arm_control_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1382.035 ; gain = 0.000 ; free physical = 405 ; free virtual = 3021
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1941.371 ; gain = 0.000 ; free physical = 133 ; free virtual = 2326
Restored from archive | CPU: 0.140000 secs | Memory: 0.995628 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1941.371 ; gain = 0.000 ; free physical = 133 ; free virtual = 2326
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1941.371 ; gain = 0.000 ; free physical = 133 ; free virtual = 2326
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1941.371 ; gain = 559.336 ; free physical = 133 ; free virtual = 2325
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1973.387 ; gain = 32.016 ; free physical = 132 ; free virtual = 2316

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b658eac1

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2065.387 ; gain = 92.000 ; free physical = 132 ; free virtual = 2317

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "020e4761bc5dcf22".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "06fca759f67be60d".
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2261.812 ; gain = 0.000 ; free physical = 425 ; free virtual = 2102
Phase 1 Generate And Synthesize Debug Cores | Checksum: 21ba3f480

Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2261.812 ; gain = 129.426 ; free physical = 425 ; free virtual = 2102

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1c9101685

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2261.812 ; gain = 129.426 ; free physical = 425 ; free virtual = 2106
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Retarget, 379 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: f91640aa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2261.812 ; gain = 129.426 ; free physical = 425 ; free virtual = 2106
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Constant propagation, 373 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 19c2db367

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2261.812 ; gain = 129.426 ; free physical = 423 ; free virtual = 2105
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Sweep, 1488 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 19c2db367

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2261.812 ; gain = 129.426 ; free physical = 423 ; free virtual = 2105
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 23042a0dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2261.812 ; gain = 129.426 ; free physical = 422 ; free virtual = 2105
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 23042a0dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2261.812 ; gain = 129.426 ; free physical = 419 ; free virtual = 2104
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              11  |                                            379  |
|  Constant propagation         |               0  |              12  |                                            373  |
|  Sweep                        |               0  |              32  |                                           1488  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             65  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2261.812 ; gain = 0.000 ; free physical = 419 ; free virtual = 2104
Ending Logic Optimization Task | Checksum: 23042a0dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2261.812 ; gain = 129.426 ; free physical = 419 ; free virtual = 2104

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.994 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 124 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 262 newly gated: 0 Total Ports: 248
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 15c10959e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2663.844 ; gain = 0.000 ; free physical = 233 ; free virtual = 1971
Ending Power Optimization Task | Checksum: 15c10959e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2663.844 ; gain = 402.031 ; free physical = 246 ; free virtual = 1988

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 19df73be3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2663.844 ; gain = 0.000 ; free physical = 250 ; free virtual = 2007
Ending Final Cleanup Task | Checksum: 19df73be3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2663.844 ; gain = 0.000 ; free physical = 250 ; free virtual = 2007

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.844 ; gain = 0.000 ; free physical = 250 ; free virtual = 2007
Ending Netlist Obfuscation Task | Checksum: 19df73be3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.844 ; gain = 0.000 ; free physical = 250 ; free virtual = 2007
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2663.844 ; gain = 722.473 ; free physical = 250 ; free virtual = 2007
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.844 ; gain = 0.000 ; free physical = 250 ; free virtual = 2008
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2663.844 ; gain = 0.000 ; free physical = 243 ; free virtual = 2004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.844 ; gain = 0.000 ; free physical = 243 ; free virtual = 2006
INFO: [Common 17-1381] The checkpoint '/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/us_arm_control_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file us_arm_control_wrapper_drc_opted.rpt -pb us_arm_control_wrapper_drc_opted.pb -rpx us_arm_control_wrapper_drc_opted.rpx
Command: report_drc -file us_arm_control_wrapper_drc_opted.rpt -pb us_arm_control_wrapper_drc_opted.pb -rpx us_arm_control_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/us_arm_control_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 216 ; free virtual = 2004
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 164a37be4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 216 ; free virtual = 2004
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 216 ; free virtual = 2004

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 56a9eab6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 199 ; free virtual = 1995

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12d3b681e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 193 ; free virtual = 1996

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12d3b681e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 193 ; free virtual = 1996
Phase 1 Placer Initialization | Checksum: 12d3b681e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 193 ; free virtual = 1996

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11ba3d9d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 186 ; free virtual = 1992

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 136 ; free virtual = 1978

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1ead56e08

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 140 ; free virtual = 1979
Phase 2 Global Placement | Checksum: 176ca60b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 143 ; free virtual = 1982

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 176ca60b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 143 ; free virtual = 1982

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fa9d689f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 128 ; free virtual = 1965

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 178c061cb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 128 ; free virtual = 1965

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16ea3ee00

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 129 ; free virtual = 1966

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c226d382

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 130 ; free virtual = 1968

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17eb85b56

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 159 ; free virtual = 1967

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ca15955c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 159 ; free virtual = 1967
Phase 3 Detail Placement | Checksum: ca15955c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 159 ; free virtual = 1967

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17ddee11a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 17ddee11a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 158 ; free virtual = 1966
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.471. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13840c0a1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 158 ; free virtual = 1966
Phase 4.1 Post Commit Optimization | Checksum: 13840c0a1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 157 ; free virtual = 1966

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13840c0a1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 162 ; free virtual = 1971

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13840c0a1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 162 ; free virtual = 1971

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 162 ; free virtual = 1971
Phase 4.4 Final Placement Cleanup | Checksum: 1587d8d6a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 162 ; free virtual = 1971
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1587d8d6a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 162 ; free virtual = 1971
Ending Placer Task | Checksum: e0e19400

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 171 ; free virtual = 1980
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 171 ; free virtual = 1980
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 171 ; free virtual = 1980
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 170 ; free virtual = 1982
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 162 ; free virtual = 1982
INFO: [Common 17-1381] The checkpoint '/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/us_arm_control_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file us_arm_control_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 181 ; free virtual = 1994
INFO: [runtcl-4] Executing : report_utilization -file us_arm_control_wrapper_utilization_placed.rpt -pb us_arm_control_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file us_arm_control_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 190 ; free virtual = 2004
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 1853ba12 ConstDB: 0 ShapeSum: c88dd9ee RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 101599cd1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 132 ; free virtual = 1916
Post Restoration Checksum: NetGraph: 558f7d69 NumContArr: abca1f68 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 101599cd1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 145 ; free virtual = 1884

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 101599cd1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 180 ; free virtual = 1870

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 101599cd1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 179 ; free virtual = 1869
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c3b69ac7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 163 ; free virtual = 1856
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.523  | TNS=0.000  | WHS=-0.213 | THS=-94.246|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 138f271dc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 158 ; free virtual = 1852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.523  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 15da5038e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 157 ; free virtual = 1852
Phase 2 Router Initialization | Checksum: fc3d3eea

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 157 ; free virtual = 1852

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17aab45ec

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 200 ; free virtual = 1852

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 422
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.963  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 137705d33

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 200 ; free virtual = 1854

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.963  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10b4e3e0d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 200 ; free virtual = 1854
Phase 4 Rip-up And Reroute | Checksum: 10b4e3e0d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 200 ; free virtual = 1854

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10f8b7d1e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 187 ; free virtual = 1855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.963  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c9e717bb

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 178 ; free virtual = 1854

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c9e717bb

Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 176 ; free virtual = 1854
Phase 5 Delay and Skew Optimization | Checksum: 1c9e717bb

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 176 ; free virtual = 1854

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c2900b42

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 176 ; free virtual = 1854
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.963  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 183d33fab

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 176 ; free virtual = 1854
Phase 6 Post Hold Fix | Checksum: 183d33fab

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 176 ; free virtual = 1854

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.39215 %
  Global Horizontal Routing Utilization  = 2.60319 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 132cf31b9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 176 ; free virtual = 1854

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 132cf31b9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 175 ; free virtual = 1853

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: bfb171f5

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 179 ; free virtual = 1858

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.963  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: bfb171f5

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 179 ; free virtual = 1858
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 204 ; free virtual = 1882

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 204 ; free virtual = 1883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 204 ; free virtual = 1883
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 197 ; free virtual = 1879
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2695.859 ; gain = 0.000 ; free physical = 185 ; free virtual = 1878
INFO: [Common 17-1381] The checkpoint '/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/us_arm_control_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file us_arm_control_wrapper_drc_routed.rpt -pb us_arm_control_wrapper_drc_routed.pb -rpx us_arm_control_wrapper_drc_routed.rpx
Command: report_drc -file us_arm_control_wrapper_drc_routed.rpt -pb us_arm_control_wrapper_drc_routed.pb -rpx us_arm_control_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/us_arm_control_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file us_arm_control_wrapper_methodology_drc_routed.rpt -pb us_arm_control_wrapper_methodology_drc_routed.pb -rpx us_arm_control_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file us_arm_control_wrapper_methodology_drc_routed.rpt -pb us_arm_control_wrapper_methodology_drc_routed.pb -rpx us_arm_control_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/us_arm_control/hardware_system/us_arm_control_ila/arm_control.runs/impl_1/us_arm_control_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file us_arm_control_wrapper_power_routed.rpt -pb us_arm_control_wrapper_power_summary_routed.pb -rpx us_arm_control_wrapper_power_routed.rpx
Command: report_power -file us_arm_control_wrapper_power_routed.rpt -pb us_arm_control_wrapper_power_summary_routed.pb -rpx us_arm_control_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file us_arm_control_wrapper_route_status.rpt -pb us_arm_control_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file us_arm_control_wrapper_timing_summary_routed.rpt -pb us_arm_control_wrapper_timing_summary_routed.pb -rpx us_arm_control_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file us_arm_control_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file us_arm_control_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file us_arm_control_wrapper_bus_skew_routed.rpt -pb us_arm_control_wrapper_bus_skew_routed.pb -rpx us_arm_control_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force us_arm_control_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net us_sensor_0_i/trig_reg_i_2_n_2 is a gated clock net sourced by a combinational pin us_sensor_0_i/trig_reg_i_2/O, cell us_sensor_0_i/trig_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./us_arm_control_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2951.086 ; gain = 238.215 ; free physical = 443 ; free virtual = 1811
INFO: [Common 17-206] Exiting Vivado at Sun Mar 21 17:37:15 2021...
