Analysis & Synthesis report for Java
Wed Oct 24 21:42:15 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |Main|CONTROLE:control|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for CONTROLE:control
 18. Source assignments for VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated
 19. Source assignments for STACK:pilha|altsyncram:ram_rtl_0|altsyncram_j8c1:auto_generated
 20. Parameter Settings for User Entity Instance: Top-level Entity: |Main
 21. Parameter Settings for User Entity Instance: CONTROLE:control
 22. Parameter Settings for User Entity Instance: RAM:mem
 23. Parameter Settings for User Entity Instance: PC:program_counter
 24. Parameter Settings for User Entity Instance: STACK:pilha
 25. Parameter Settings for User Entity Instance: ULA:myUla
 26. Parameter Settings for User Entity Instance: VAR:variables
 27. Parameter Settings for User Entity Instance: BRANCH:calc_branch
 28. Parameter Settings for Inferred Entity Instance: VAR:variables|altsyncram:ram_rtl_0
 29. Parameter Settings for Inferred Entity Instance: STACK:pilha|altsyncram:ram_rtl_0
 30. Parameter Settings for Inferred Entity Instance: ULA:myUla|lpm_mult:Mult0
 31. altsyncram Parameter Settings by Entity Instance
 32. lpm_mult Parameter Settings by Entity Instance
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 24 21:42:15 2018           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Java                                            ;
; Top-level Entity Name              ; Main                                            ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 248                                             ;
;     Total combinational functions  ; 207                                             ;
;     Dedicated logic registers      ; 101                                             ;
; Total registers                    ; 101                                             ;
; Total pins                         ; 77                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 512                                             ;
; Embedded Multiplier 9-bit elements ; 1                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F324C6       ;                    ;
; Top-level entity name                                                      ; Main               ; Java               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; ULA.vhd                          ; yes             ; User VHDL File               ; /home/hime/Documentos/Java/ULA.vhd                                              ;         ;
; Stack.vhd                        ; yes             ; User VHDL File               ; /home/hime/Documentos/Java/Stack.vhd                                            ;         ;
; RAM.vhd                          ; yes             ; User VHDL File               ; /home/hime/Documentos/Java/RAM.vhd                                              ;         ;
; PC.vhd                           ; yes             ; User VHDL File               ; /home/hime/Documentos/Java/PC.vhd                                               ;         ;
; Main.vhd                         ; yes             ; User VHDL File               ; /home/hime/Documentos/Java/Main.vhd                                             ;         ;
; CONTROLE.vhd                     ; yes             ; User VHDL File               ; /home/hime/Documentos/Java/CONTROLE.vhd                                         ;         ;
; VAR.vhd                          ; yes             ; User VHDL File               ; /home/hime/Documentos/Java/VAR.vhd                                              ;         ;
; BRANCH.vhd                       ; yes             ; User VHDL File               ; /home/hime/Documentos/Java/BRANCH.vhd                                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ra41.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/hime/Documentos/Java/db/altsyncram_ra41.tdf                               ;         ;
; db/altsyncram_j8c1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/hime/Documentos/Java/db/altsyncram_j8c1.tdf                               ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/hime/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_19t.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/hime/Documentos/Java/db/mult_19t.tdf                                      ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 248               ;
;                                             ;                   ;
; Total combinational functions               ; 207               ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 92                ;
;     -- 3 input functions                    ; 79                ;
;     -- <=2 input functions                  ; 36                ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 170               ;
;     -- arithmetic mode                      ; 37                ;
;                                             ;                   ;
; Total registers                             ; 101               ;
;     -- Dedicated logic registers            ; 101               ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 77                ;
; Total memory bits                           ; 512               ;
; Embedded Multiplier 9-bit elements          ; 1                 ;
; Maximum fan-out node                        ; clk_externo~input ;
; Maximum fan-out                             ; 105               ;
; Total fan-out                               ; 1292              ;
; Average fan-out                             ; 2.69              ;
+---------------------------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
; |Main                                     ; 207 (25)          ; 101 (0)      ; 512         ; 1            ; 1       ; 0         ; 77   ; 0            ; |Main                                                                   ; work         ;
;    |BRANCH:calc_branch|                   ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|BRANCH:calc_branch                                                ; work         ;
;    |CONTROLE:control|                     ; 74 (74)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|CONTROLE:control                                                  ; work         ;
;    |PC:program_counter|                   ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|PC:program_counter                                                ; work         ;
;    |RAM:mem|                              ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|RAM:mem                                                           ; work         ;
;    |STACK:pilha|                          ; 22 (22)           ; 24 (24)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|STACK:pilha                                                       ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|STACK:pilha|altsyncram:ram_rtl_0                                  ; work         ;
;          |altsyncram_j8c1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|STACK:pilha|altsyncram:ram_rtl_0|altsyncram_j8c1:auto_generated   ; work         ;
;    |ULA:myUla|                            ; 47 (47)           ; 16 (16)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Main|ULA:myUla                                                         ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Main|ULA:myUla|lpm_mult:Mult0                                          ; work         ;
;          |mult_19t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated                  ; work         ;
;    |VAR:variables|                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|VAR:variables                                                     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|VAR:variables|altsyncram:ram_rtl_0                                ; work         ;
;          |altsyncram_ra41:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                 ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; STACK:pilha|altsyncram:ram_rtl_0|altsyncram_j8c1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 32           ; 8            ; --           ; --           ; 256  ; None ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|CONTROLE:control|state                                                                                                                                                                                                                                                                                                               ;
+----------------------------+-----------+-----------------+----------------------+---------------+--------------------+-----------------+-----------------+--------------------------+-----------------+-----------------+-------------+-------------+------------------+-------------------+----------------------------+------------------+---------------+
; Name                       ; state.NOP ; state.leMemoria ; state.escreveMemoria ; state.lePilha ; state.escrevePilha ; state.leBranch4 ; state.leBranch3 ; state.verificaComparacao ; state.leBranch2 ; state.leBranch1 ; state.leOP2 ; state.leOP1 ; state.decodifica ; state.leInstrucao ; state.incremento_adicional ; state.atualizaPC ; state.resetPC ;
+----------------------------+-----------+-----------------+----------------------+---------------+--------------------+-----------------+-----------------+--------------------------+-----------------+-----------------+-------------+-------------+------------------+-------------------+----------------------------+------------------+---------------+
; state.resetPC              ; 0         ; 0               ; 0                    ; 0             ; 0                  ; 0               ; 0               ; 0                        ; 0               ; 0               ; 0           ; 0           ; 0                ; 0                 ; 0                          ; 0                ; 0             ;
; state.atualizaPC           ; 0         ; 0               ; 0                    ; 0             ; 0                  ; 0               ; 0               ; 0                        ; 0               ; 0               ; 0           ; 0           ; 0                ; 0                 ; 0                          ; 1                ; 1             ;
; state.incremento_adicional ; 0         ; 0               ; 0                    ; 0             ; 0                  ; 0               ; 0               ; 0                        ; 0               ; 0               ; 0           ; 0           ; 0                ; 0                 ; 1                          ; 0                ; 1             ;
; state.leInstrucao          ; 0         ; 0               ; 0                    ; 0             ; 0                  ; 0               ; 0               ; 0                        ; 0               ; 0               ; 0           ; 0           ; 0                ; 1                 ; 0                          ; 0                ; 1             ;
; state.decodifica           ; 0         ; 0               ; 0                    ; 0             ; 0                  ; 0               ; 0               ; 0                        ; 0               ; 0               ; 0           ; 0           ; 1                ; 0                 ; 0                          ; 0                ; 1             ;
; state.leOP1                ; 0         ; 0               ; 0                    ; 0             ; 0                  ; 0               ; 0               ; 0                        ; 0               ; 0               ; 0           ; 1           ; 0                ; 0                 ; 0                          ; 0                ; 1             ;
; state.leOP2                ; 0         ; 0               ; 0                    ; 0             ; 0                  ; 0               ; 0               ; 0                        ; 0               ; 0               ; 1           ; 0           ; 0                ; 0                 ; 0                          ; 0                ; 1             ;
; state.leBranch1            ; 0         ; 0               ; 0                    ; 0             ; 0                  ; 0               ; 0               ; 0                        ; 0               ; 1               ; 0           ; 0           ; 0                ; 0                 ; 0                          ; 0                ; 1             ;
; state.leBranch2            ; 0         ; 0               ; 0                    ; 0             ; 0                  ; 0               ; 0               ; 0                        ; 1               ; 0               ; 0           ; 0           ; 0                ; 0                 ; 0                          ; 0                ; 1             ;
; state.verificaComparacao   ; 0         ; 0               ; 0                    ; 0             ; 0                  ; 0               ; 0               ; 1                        ; 0               ; 0               ; 0           ; 0           ; 0                ; 0                 ; 0                          ; 0                ; 1             ;
; state.leBranch3            ; 0         ; 0               ; 0                    ; 0             ; 0                  ; 0               ; 1               ; 0                        ; 0               ; 0               ; 0           ; 0           ; 0                ; 0                 ; 0                          ; 0                ; 1             ;
; state.leBranch4            ; 0         ; 0               ; 0                    ; 0             ; 0                  ; 1               ; 0               ; 0                        ; 0               ; 0               ; 0           ; 0           ; 0                ; 0                 ; 0                          ; 0                ; 1             ;
; state.escrevePilha         ; 0         ; 0               ; 0                    ; 0             ; 1                  ; 0               ; 0               ; 0                        ; 0               ; 0               ; 0           ; 0           ; 0                ; 0                 ; 0                          ; 0                ; 1             ;
; state.lePilha              ; 0         ; 0               ; 0                    ; 1             ; 0                  ; 0               ; 0               ; 0                        ; 0               ; 0               ; 0           ; 0           ; 0                ; 0                 ; 0                          ; 0                ; 1             ;
; state.escreveMemoria       ; 0         ; 0               ; 1                    ; 0             ; 0                  ; 0               ; 0               ; 0                        ; 0               ; 0               ; 0           ; 0           ; 0                ; 0                 ; 0                          ; 0                ; 1             ;
; state.leMemoria            ; 0         ; 1               ; 0                    ; 0             ; 0                  ; 0               ; 0               ; 0                        ; 0               ; 0               ; 0           ; 0           ; 0                ; 0                 ; 0                          ; 0                ; 1             ;
; state.NOP                  ; 1         ; 0               ; 0                    ; 0             ; 0                  ; 0               ; 0               ; 0                        ; 0               ; 0               ; 0           ; 0           ; 0                ; 0                 ; 0                          ; 0                ; 1             ;
+----------------------------+-----------+-----------------+----------------------+---------------+--------------------+-----------------+-----------------+--------------------------+-----------------+-----------------+-------------+-------------+------------------+-------------------+----------------------------+------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CONTROLE:control|state.escrevePilha         ; no                                                               ; yes                                        ;
; CONTROLE:control|state.leBranch3            ; no                                                               ; yes                                        ;
; CONTROLE:control|state.leBranch4            ; no                                                               ; yes                                        ;
; CONTROLE:control|state.atualizaPC           ; no                                                               ; yes                                        ;
; CONTROLE:control|state.leInstrucao          ; no                                                               ; yes                                        ;
; CONTROLE:control|state.resetPC              ; no                                                               ; yes                                        ;
; CONTROLE:control|state.incremento_adicional ; no                                                               ; yes                                        ;
; CONTROLE:control|state.decodifica           ; no                                                               ; yes                                        ;
; CONTROLE:control|state.leOP1                ; no                                                               ; yes                                        ;
; CONTROLE:control|state.leOP2                ; no                                                               ; yes                                        ;
; CONTROLE:control|state.leBranch1            ; no                                                               ; yes                                        ;
; CONTROLE:control|state.leBranch2            ; no                                                               ; yes                                        ;
; CONTROLE:control|state.verificaComparacao   ; no                                                               ; yes                                        ;
; CONTROLE:control|state.lePilha              ; no                                                               ; yes                                        ;
; CONTROLE:control|state.escreveMemoria       ; no                                                               ; yes                                        ;
; CONTROLE:control|state.leMemoria            ; no                                                               ; yes                                        ;
; CONTROLE:control|state.NOP                  ; no                                                               ; yes                                        ;
+---------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+---------------------------------------+---------------------------------------------+
; Register name                         ; Reason for Removal                          ;
+---------------------------------------+---------------------------------------------+
; BRANCH:calc_branch|branch3[0,1]       ; Merged with BRANCH:calc_branch|branch3[2]   ;
; BRANCH:calc_branch|branch3[2]         ; Stuck at GND due to stuck port data_in      ;
; BRANCH:calc_branch|branch4[0..2]      ; Stuck at GND due to stuck port clock_enable ;
; CONTROLE:control|opcode[3]            ; Stuck at GND due to stuck port data_in      ;
; BRANCH:calc_branch|branch2[3]         ; Stuck at GND due to stuck port data_in      ;
; BRANCH:calc_branch|branch1[3]         ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 9 ;                                             ;
+---------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 101   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                  ;
+------------------------------+-------------------------+------+
; Register Name                ; Megafunction            ; Type ;
+------------------------------+-------------------------+------+
; VAR:variables|addr_reg[0..4] ; VAR:variables|ram_rtl_0 ; RAM  ;
+------------------------------+-------------------------+------+


+----------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic               ;
+----------------------------------+-----------------------+
; Register Name                    ; RAM Name              ;
+----------------------------------+-----------------------+
; STACK:pilha|ram_rtl_0_bypass[0]  ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[1]  ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[2]  ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[3]  ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[4]  ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[5]  ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[6]  ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[7]  ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[8]  ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[9]  ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[10] ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[11] ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[12] ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[13] ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[14] ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[15] ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[16] ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[17] ; STACK:pilha|ram_rtl_0 ;
; STACK:pilha|ram_rtl_0_bypass[18] ; STACK:pilha|ram_rtl_0 ;
+----------------------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |Main|STACK:pilha|top_of_stack            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Main|CONTROLE:control|state              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|CONTROLE:control|data_stack_from[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Main|data_stack[4]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Main|data_stack[1]                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |Main|CONTROLE:control|state              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-------------------------------------------+
; Source assignments for CONTROLE:control   ;
+--------------------+-------+------+-------+
; Assignment         ; Value ; From ; To    ;
+--------------------+-------+------+-------+
; SAFE_STATE_MACHINE ; on    ; -    ; state ;
+--------------------+-------+------+-------+


+------------------------------------------------------------------------------------------+
; Source assignments for VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for STACK:pilha|altsyncram:ram_rtl_0|altsyncram_j8c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Main ;
+--------------------+-------+-----------------------------------------+
; Parameter Name     ; Value ; Type                                    ;
+--------------------+-------+-----------------------------------------+
; DATA_WIDTH_EXT     ; 8     ; Signed Integer                          ;
; ADDR_WIDTH_EXT     ; 12    ; Signed Integer                          ;
; ADDR_VAR_WIDTH_EXT ; 5     ; Signed Integer                          ;
+--------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONTROLE:control ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:mem ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer              ;
; ADDR_WIDTH     ; 12    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:program_counter ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
; ADDR_WIDTH     ; 12    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: STACK:pilha ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                  ;
; ADDR_WIDTH     ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:myUla ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VAR:variables ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                    ;
; ADDR_WIDTH     ; 5     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BRANCH:calc_branch ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
; ADDR_WIDTH     ; 12    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VAR:variables|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                 ;
; WIDTH_A                            ; 8                    ; Untyped                 ;
; WIDTHAD_A                          ; 5                    ; Untyped                 ;
; NUMWORDS_A                         ; 32                   ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ra41      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: STACK:pilha|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 8                    ; Untyped               ;
; WIDTHAD_A                          ; 5                    ; Untyped               ;
; NUMWORDS_A                         ; 32                   ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 8                    ; Untyped               ;
; WIDTHAD_B                          ; 5                    ; Untyped               ;
; NUMWORDS_B                         ; 32                   ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_j8c1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ULA:myUla|lpm_mult:Mult0          ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8           ; Untyped             ;
; LPM_WIDTHB                                     ; 8           ; Untyped             ;
; LPM_WIDTHP                                     ; 16          ; Untyped             ;
; LPM_WIDTHR                                     ; 16          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_19t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 2                                  ;
; Entity Instance                           ; VAR:variables|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                        ;
;     -- WIDTH_A                            ; 8                                  ;
;     -- NUMWORDS_A                         ; 32                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 1                                  ;
;     -- NUMWORDS_B                         ; 1                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
; Entity Instance                           ; STACK:pilha|altsyncram:ram_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                          ;
;     -- WIDTH_A                            ; 8                                  ;
;     -- NUMWORDS_A                         ; 32                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 8                                  ;
;     -- NUMWORDS_B                         ; 32                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; ULA:myUla|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                        ;
;     -- LPM_WIDTHB                     ; 8                        ;
;     -- LPM_WIDTHP                     ; 16                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 24 21:42:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Java -c Java
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file ULA.vhd
    Info (12022): Found design unit 1: ULA-rtl
    Info (12023): Found entity 1: ULA
Info (12021): Found 2 design units, including 1 entities, in source file Stack.vhd
    Info (12022): Found design unit 1: STACK-rtl
    Info (12023): Found entity 1: STACK
Info (12021): Found 2 design units, including 1 entities, in source file RAM.vhd
    Info (12022): Found design unit 1: RAM-rtl
    Info (12023): Found entity 1: RAM
Info (12021): Found 2 design units, including 1 entities, in source file PC.vhd
    Info (12022): Found design unit 1: PC-rtl
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file Main.vhd
    Info (12022): Found design unit 1: Main-rtl
    Info (12023): Found entity 1: Main
Info (12021): Found 2 design units, including 1 entities, in source file CONTROLE.vhd
    Info (12022): Found design unit 1: CONTROLE-rtl
    Info (12023): Found entity 1: CONTROLE
Info (12021): Found 2 design units, including 1 entities, in source file VAR.vhd
    Info (12022): Found design unit 1: VAR-rtl
    Info (12023): Found entity 1: VAR
Info (12021): Found 2 design units, including 1 entities, in source file BRANCH.vhd
    Info (12022): Found design unit 1: BRANCH-rtl
    Info (12023): Found entity 1: BRANCH
Info (12127): Elaborating entity "Main" for the top level hierarchy
Info (12128): Elaborating entity "CONTROLE" for hierarchy "CONTROLE:control"
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:mem"
Info (12128): Elaborating entity "PC" for hierarchy "PC:program_counter"
Info (12128): Elaborating entity "STACK" for hierarchy "STACK:pilha"
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:myUla"
Info (12128): Elaborating entity "VAR" for hierarchy "VAR:variables"
Info (12128): Elaborating entity "BRANCH" for hierarchy "BRANCH:calc_branch"
Warning (276020): Inferred RAM node "STACK:pilha|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (284007): State machine "|Main|CONTROLE:control|state" will be implemented as a safe state machine.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VAR:variables|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "STACK:pilha|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ULA:myUla|Mult0"
Info (12130): Elaborated megafunction instantiation "VAR:variables|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "VAR:variables|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ra41.tdf
    Info (12023): Found entity 1: altsyncram_ra41
Info (12130): Elaborated megafunction instantiation "STACK:pilha|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "STACK:pilha|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j8c1.tdf
    Info (12023): Found entity 1: altsyncram_j8c1
Info (12130): Elaborated megafunction instantiation "ULA:myUla|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ULA:myUla|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_19t.tdf
    Info (12023): Found entity 1: mult_19t
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "data_out[3]" is stuck at GND
    Warning (13410): Pin "out_addr[3]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 371 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 75 output pins
    Info (21061): Implemented 277 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Wed Oct 24 21:42:15 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


