<stg><name>unoptimized_conv_3_3</name>


<trans_list>

<trans id="593" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1227" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1227" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1228" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1228" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1231" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="6" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1232" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1232" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1233" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="11" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1238" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1238" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="14" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1241" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1242" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1242" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1243" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1243" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="20" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="21" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="27" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="28" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="34" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="35" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="41" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1261" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="43" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1263" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="44" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1263" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="47" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i20.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %hw_output_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i20.preheader:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %kernel_copy_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i20.preheader:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %input_copy_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop.i.i.i.i20.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_copy_stencil_values_V_val_V), !map !222

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop.i.i.i.i20.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %kernel_copy_stencil_values_V_val_V), !map !228

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop.i.i.i.i20.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %hw_output_stencil_values_V_val_V), !map !232

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i20.preheader:6  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @unoptimized_conv_3_3_1) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop.i.i.i.i20.preheader:7  %conv_stencil_conv_st = alloca [900 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop.i.i.i.i20.preheader:8  %hw_input_stencil_hw_s = alloca [578 x i16], align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop.i.i.i.i20.preheader:9  %hw_kernel_stencil_hw = alloca [72 x i16], align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i20.preheader:10  br label %hw_kernel_stencil_cache.exit

]]></Node>
<StgValue><ssdm name="br_ln1227"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
hw_kernel_stencil_cache.exit:0  %hw_input_s0_y_assign = phi i5 [ 0, %arrayctor.loop.i.i.i.i20.preheader ], [ %c3, %hw_kernel_stencil_cache.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="hw_input_s0_y_assign"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hw_kernel_stencil_cache.exit:1  %icmp_ln1227 = icmp eq i5 %hw_input_s0_y_assign, -16

]]></Node>
<StgValue><ssdm name="icmp_ln1227"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hw_kernel_stencil_cache.exit:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hw_kernel_stencil_cache.exit:3  %c3 = add i5 %hw_input_s0_y_assign, 1

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hw_kernel_stencil_cache.exit:4  br i1 %icmp_ln1227, label %.preheader17.preheader, label %.preheader19.preheader

]]></Node>
<StgValue><ssdm name="br_ln1227"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="5">
<![CDATA[
.preheader19.preheader:0  %zext_ln1228 = zext i5 %hw_input_s0_y_assign to i11

]]></Node>
<StgValue><ssdm name="zext_ln1228"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.preheader:1  br label %.preheader19

]]></Node>
<StgValue><ssdm name="br_ln1228"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:0  br label %.preheader17

]]></Node>
<StgValue><ssdm name="br_ln1231"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader19:0  %hw_input_s0_x_assign = phi i5 [ 0, %.preheader19.preheader ], [ %c5, %.preheader19.loopexit ]

]]></Node>
<StgValue><ssdm name="hw_input_s0_x_assign"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader19:1  %icmp_ln1228 = icmp eq i5 %hw_input_s0_x_assign, -16

]]></Node>
<StgValue><ssdm name="icmp_ln1228"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader19:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader19:3  %c5 = add i5 %hw_input_s0_x_assign, 1

]]></Node>
<StgValue><ssdm name="c5"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader19:4  br i1 %icmp_ln1228, label %hw_kernel_stencil_cache.exit.loopexit, label %.preheader18.preheader

]]></Node>
<StgValue><ssdm name="br_ln1228"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="5">
<![CDATA[
.preheader18.preheader:0  %zext_ln1229 = zext i5 %hw_input_s0_x_assign to i7

]]></Node>
<StgValue><ssdm name="zext_ln1229"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:1  br label %.preheader18

]]></Node>
<StgValue><ssdm name="br_ln1229"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
hw_kernel_stencil_cache.exit.loopexit:0  br label %hw_kernel_stencil_cache.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader18:0  %hw_input_s0_z_assign = phi i2 [ %c7_1, %"extract<0, 15>.exit" ], [ 0, %.preheader18.preheader ]

]]></Node>
<StgValue><ssdm name="hw_input_s0_z_assign"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader18:1  %icmp_ln1229 = icmp eq i2 %hw_input_s0_z_assign, -2

]]></Node>
<StgValue><ssdm name="icmp_ln1229"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader18:3  %c7_1 = add i2 %hw_input_s0_z_assign, 1

]]></Node>
<StgValue><ssdm name="c7_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18:4  br i1 %icmp_ln1229, label %.preheader19.loopexit, label %"extract<0, 15>.exit"

]]></Node>
<StgValue><ssdm name="br_ln1229"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
extract<0, 15>.exit:0  %tmp_val_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %input_copy_stencil_values_V_val_V)

]]></Node>
<StgValue><ssdm name="tmp_val_V"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="2">
<![CDATA[
extract<0, 15>.exit:1  %zext_ln321_1 = zext i2 %hw_input_s0_z_assign to i7

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
extract<0, 15>.exit:2  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %hw_input_s0_z_assign, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="6">
<![CDATA[
extract<0, 15>.exit:3  %zext_ln321_2 = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="zext_ln321_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
extract<0, 15>.exit:4  %add_ln321 = add i7 %zext_ln321_1, %zext_ln321_2

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
extract<0, 15>.exit:5  %add_ln321_1 = add i7 %add_ln321, %zext_ln1229

]]></Node>
<StgValue><ssdm name="add_ln321_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="7">
<![CDATA[
extract<0, 15>.exit:6  %zext_ln321_3 = zext i7 %add_ln321_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
extract<0, 15>.exit:7  %p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln321_1, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
extract<0, 15>.exit:8  %add_ln321_2 = add i11 %zext_ln321_3, %p_shl_cast

]]></Node>
<StgValue><ssdm name="add_ln321_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
extract<0, 15>.exit:9  %add_ln321_3 = add i11 %add_ln321_2, %zext_ln1228

]]></Node>
<StgValue><ssdm name="add_ln321_3"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.loopexit:0  br label %.preheader19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="11">
<![CDATA[
extract<0, 15>.exit:10  %zext_ln321_4 = zext i11 %add_ln321_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_4"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
extract<0, 15>.exit:11  %hw_input_stencil_hw_1 = getelementptr [578 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln321_4

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
extract<0, 15>.exit:12  store i16 %tmp_val_V, i16* %hw_input_stencil_hw_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
extract<0, 15>.exit:13  br label %.preheader18

]]></Node>
<StgValue><ssdm name="br_ln1229"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader17:0  %hw_kernel_s0_y_assig = phi i2 [ %c3_1, %.preheader17.loopexit ], [ 0, %.preheader17.preheader ]

]]></Node>
<StgValue><ssdm name="hw_kernel_s0_y_assig"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader17:1  %icmp_ln1231 = icmp eq i2 %hw_kernel_s0_y_assig, -1

]]></Node>
<StgValue><ssdm name="icmp_ln1231"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader17:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader17:3  %c3_1 = add i2 %hw_kernel_s0_y_assig, 1

]]></Node>
<StgValue><ssdm name="c3_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:4  br i1 %icmp_ln1231, label %.preheader13.preheader, label %.preheader16.preheader

]]></Node>
<StgValue><ssdm name="br_ln1231"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="2">
<![CDATA[
.preheader16.preheader:0  %zext_ln1232 = zext i2 %hw_kernel_s0_y_assig to i8

]]></Node>
<StgValue><ssdm name="zext_ln1232"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:1  br label %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln1232"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader16:0  %hw_kernel_s0_x_assig = phi i2 [ 0, %.preheader16.preheader ], [ %c5_1, %.preheader16.loopexit ]

]]></Node>
<StgValue><ssdm name="hw_kernel_s0_x_assig"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader16:1  %icmp_ln1232 = icmp eq i2 %hw_kernel_s0_x_assig, -1

]]></Node>
<StgValue><ssdm name="icmp_ln1232"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader16:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader16:3  %c5_1 = add i2 %hw_kernel_s0_x_assig, 1

]]></Node>
<StgValue><ssdm name="c5_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:4  br i1 %icmp_ln1232, label %.preheader17.loopexit, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln1232"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="2">
<![CDATA[
.preheader15.preheader:0  %zext_ln592 = zext i2 %hw_kernel_s0_x_assig to i64

]]></Node>
<StgValue><ssdm name="zext_ln592"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1232" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:1  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln1233"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1232" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.loopexit:0  br label %.preheader17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader15:0  %hw_kernel_s0_w_assig = phi i3 [ 0, %.preheader15.preheader ], [ %c7, %.preheader15.loopexit ]

]]></Node>
<StgValue><ssdm name="hw_kernel_s0_w_assig"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15:1  %icmp_ln1233 = icmp eq i3 %hw_kernel_s0_w_assig, -4

]]></Node>
<StgValue><ssdm name="icmp_ln1233"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15:3  %c7 = add i3 %hw_kernel_s0_w_assig, 1

]]></Node>
<StgValue><ssdm name="c7"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4  br i1 %icmp_ln1233, label %.preheader16.loopexit, label %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="br_ln1233"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="3">
<![CDATA[
.preheader14.preheader:0  %zext_ln1234 = zext i3 %hw_kernel_s0_w_assig to i5

]]></Node>
<StgValue><ssdm name="zext_ln1234"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:1  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln1234"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.loopexit:0  br label %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader14:0  %hw_kernel_s0_z_assig = phi i2 [ %c9, %"extract<0, 15>.exit65" ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="hw_kernel_s0_z_assig"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:1  %icmp_ln1234 = icmp eq i2 %hw_kernel_s0_z_assig, -2

]]></Node>
<StgValue><ssdm name="icmp_ln1234"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader14:3  %c9 = add i2 %hw_kernel_s0_z_assig, 1

]]></Node>
<StgValue><ssdm name="c9"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %icmp_ln1234, label %.preheader15.loopexit, label %"extract<0, 15>.exit65"

]]></Node>
<StgValue><ssdm name="br_ln1234"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
extract<0, 15>.exit65:0  %tmp_val_V_1 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %kernel_copy_stencil_values_V_val_V)

]]></Node>
<StgValue><ssdm name="tmp_val_V_1"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
extract<0, 15>.exit65:1  %tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %hw_kernel_s0_z_assig, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="4">
<![CDATA[
extract<0, 15>.exit65:2  %zext_ln321_9 = zext i4 %tmp_5 to i5

]]></Node>
<StgValue><ssdm name="zext_ln321_9"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
extract<0, 15>.exit65:3  %add_ln321_6 = add i5 %zext_ln321_9, %zext_ln1234

]]></Node>
<StgValue><ssdm name="add_ln321_6"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="5">
<![CDATA[
extract<0, 15>.exit65:4  %zext_ln321_10 = zext i5 %add_ln321_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_10"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
extract<0, 15>.exit65:5  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln321_6, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="7">
<![CDATA[
extract<0, 15>.exit65:6  %zext_ln321_11 = zext i7 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_11"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
extract<0, 15>.exit65:7  %sub_ln321_1 = sub i64 %zext_ln321_11, %zext_ln321_10

]]></Node>
<StgValue><ssdm name="sub_ln321_1"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
extract<0, 15>.exit65:8  %add_ln321_7 = add i64 %sub_ln321_1, %zext_ln592

]]></Node>
<StgValue><ssdm name="add_ln321_7"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="64">
<![CDATA[
extract<0, 15>.exit65:9  %trunc_ln321 = trunc i64 %add_ln321_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="64">
<![CDATA[
extract<0, 15>.exit65:10  %trunc_ln321_1 = trunc i64 %add_ln321_7 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln321_1"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.loopexit:0  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
extract<0, 15>.exit65:11  %p_shl2_cast = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln321_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
extract<0, 15>.exit65:12  %sub_ln321_2 = sub i8 %p_shl2_cast, %trunc_ln321

]]></Node>
<StgValue><ssdm name="sub_ln321_2"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
extract<0, 15>.exit65:13  %add_ln321_8 = add i8 %sub_ln321_2, %zext_ln1232

]]></Node>
<StgValue><ssdm name="add_ln321_8"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="8">
<![CDATA[
extract<0, 15>.exit65:14  %zext_ln321_12 = zext i8 %add_ln321_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_12"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
extract<0, 15>.exit65:15  %hw_kernel_stencil_hw_1 = getelementptr [72 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln321_12

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_1"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
extract<0, 15>.exit65:16  store i16 %tmp_val_V_1, i16* %hw_kernel_stencil_hw_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
extract<0, 15>.exit65:17  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln1234"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader13:0  %conv_s0_y_assign = phi i4 [ %c3_3, %.preheader13.loopexit ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="conv_s0_y_assign"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:1  %icmp_ln1236 = icmp eq i4 %conv_s0_y_assign, -2

]]></Node>
<StgValue><ssdm name="icmp_ln1236"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:3  %c3_3 = add i4 %conv_s0_y_assign, 1

]]></Node>
<StgValue><ssdm name="c3_3"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %icmp_ln1236, label %.preheader10.preheader, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln1236"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="4">
<![CDATA[
.preheader12.preheader:0  %zext_ln321 = zext i4 %conv_s0_y_assign to i9

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:1  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln1240"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader12:0  %conv_s0_x_assign = phi i4 [ 0, %.preheader12.preheader ], [ %c5_3, %.preheader12.loopexit ]

]]></Node>
<StgValue><ssdm name="conv_s0_x_assign"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:1  %icmp_ln1237 = icmp eq i4 %conv_s0_x_assign, -2

]]></Node>
<StgValue><ssdm name="icmp_ln1237"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:3  %c5_3 = add i4 %conv_s0_x_assign, 1

]]></Node>
<StgValue><ssdm name="c5_3"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4  br i1 %icmp_ln1237, label %.preheader13.loopexit, label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln1237"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="4">
<![CDATA[
.preheader11.preheader:0  %zext_ln321_5 = zext i4 %conv_s0_x_assign to i9

]]></Node>
<StgValue><ssdm name="zext_ln321_5"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11.preheader:1  %tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %conv_s0_x_assign, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="8">
<![CDATA[
.preheader11.preheader:2  %zext_ln321_6 = zext i8 %tmp_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln321_6"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader11.preheader:3  %sub_ln321 = sub i9 %zext_ln321_6, %zext_ln321_5

]]></Node>
<StgValue><ssdm name="sub_ln321"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader11.preheader:4  %add_ln321_4 = add i9 %sub_ln321, %zext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_4"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader11.preheader:5  %tmp_4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln321_4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:6  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.loopexit:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader11:0  %conv_s0_w_assign = phi i3 [ %c7_2, %.preheader77 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="conv_s0_w_assign"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:1  %icmp_ln1238 = icmp eq i3 %conv_s0_w_assign, -4

]]></Node>
<StgValue><ssdm name="icmp_ln1238"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:3  %c7_2 = add i3 %conv_s0_w_assign, 1

]]></Node>
<StgValue><ssdm name="c7_2"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %icmp_ln1238, label %.preheader12.loopexit, label %.preheader77

]]></Node>
<StgValue><ssdm name="br_ln1238"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="3">
<![CDATA[
.preheader77:0  %zext_ln321_7 = zext i3 %conv_s0_w_assign to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_7"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader77:1  %add_ln321_5 = add i11 %tmp_4_cast, %zext_ln321_7

]]></Node>
<StgValue><ssdm name="add_ln321_5"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="11">
<![CDATA[
.preheader77:2  %zext_ln321_8 = zext i11 %add_ln321_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_8"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader77:3  %conv_stencil_conv_st_1 = getelementptr [900 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln321_8

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_1"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader77:4  store i16 0, i16* %conv_stencil_conv_st_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1238" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.preheader77:5  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln1238"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.loopexit:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader10:0  %conv_s1_r_y_assign = phi i2 [ %c3_5, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="conv_s1_r_y_assign"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="2">
<![CDATA[
.preheader10:1  %zext_ln1240 = zext i2 %conv_s1_r_y_assign to i6

]]></Node>
<StgValue><ssdm name="zext_ln1240"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader10:2  %icmp_ln1240 = icmp eq i2 %conv_s1_r_y_assign, -1

]]></Node>
<StgValue><ssdm name="icmp_ln1240"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader10:4  %c3_5 = add i2 %conv_s1_r_y_assign, 1

]]></Node>
<StgValue><ssdm name="c3_5"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:5  br i1 %icmp_ln1240, label %.preheader2.preheader, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln1240"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="2">
<![CDATA[
.preheader9.preheader:0  %zext_ln414_1 = zext i2 %conv_s1_r_y_assign to i8

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="2">
<![CDATA[
.preheader9.preheader:1  %zext_ln414 = zext i2 %c3_5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:2  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln1241"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1240" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln1261"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader9:0  %conv_s1_r_x_assign = phi i2 [ 0, %.preheader9.preheader ], [ %c5_5, %.preheader9.loopexit ]

]]></Node>
<StgValue><ssdm name="conv_s1_r_x_assign"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="2">
<![CDATA[
.preheader9:1  %zext_ln1241 = zext i2 %conv_s1_r_x_assign to i6

]]></Node>
<StgValue><ssdm name="zext_ln1241"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="2">
<![CDATA[
.preheader9:2  %zext_ln1241_1 = zext i2 %conv_s1_r_x_assign to i3

]]></Node>
<StgValue><ssdm name="zext_ln1241_1"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:3  %icmp_ln1241 = icmp eq i2 %conv_s1_r_x_assign, -1

]]></Node>
<StgValue><ssdm name="icmp_ln1241"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:4  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:5  %c5_5 = add i2 %conv_s1_r_x_assign, 1

]]></Node>
<StgValue><ssdm name="c5_5"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:6  br i1 %icmp_ln1241, label %.preheader10.loopexit, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln1241"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="2">
<![CDATA[
.preheader8.preheader:0  %zext_ln586 = zext i2 %conv_s1_r_x_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="2">
<![CDATA[
.preheader8.preheader:1  %zext_ln396 = zext i2 %c5_5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln396"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8.preheader:2  %add_ln405 = add i3 %zext_ln1241_1, 2

]]></Node>
<StgValue><ssdm name="add_ln405"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="3">
<![CDATA[
.preheader8.preheader:3  %zext_ln405 = zext i3 %add_ln405 to i6

]]></Node>
<StgValue><ssdm name="zext_ln405"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:4  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln1242"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.loopexit:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader8:0  %conv_s1_r_z_assign = phi i2 [ 0, %.preheader8.preheader ], [ %c7_4, %.preheader8.loopexit ]

]]></Node>
<StgValue><ssdm name="conv_s1_r_z_assign"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:1  %icmp_ln1242 = icmp eq i2 %conv_s1_r_z_assign, -2

]]></Node>
<StgValue><ssdm name="icmp_ln1242"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:3  %c7_4 = add i2 %conv_s1_r_z_assign, 1

]]></Node>
<StgValue><ssdm name="c7_4"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %icmp_ln1242, label %.preheader9.loopexit, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln1242"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="2">
<![CDATA[
.preheader7.preheader:0  %zext_ln197_1 = zext i2 %conv_s1_r_z_assign to i7

]]></Node>
<StgValue><ssdm name="zext_ln197_1"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader7.preheader:1  %tmp_8 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %conv_s1_r_z_assign, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="6">
<![CDATA[
.preheader7.preheader:2  %zext_ln197_2 = zext i6 %tmp_8 to i7

]]></Node>
<StgValue><ssdm name="zext_ln197_2"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:3  %add_ln197 = add i7 %zext_ln197_1, %zext_ln197_2

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="33" op_0_bw="7">
<![CDATA[
.preheader7.preheader:4  %zext_ln197_3 = zext i7 %add_ln197 to i33

]]></Node>
<StgValue><ssdm name="zext_ln197_3"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader7.preheader:5  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %conv_s1_r_z_assign, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="4">
<![CDATA[
.preheader7.preheader:6  %zext_ln1243 = zext i4 %tmp_9 to i5

]]></Node>
<StgValue><ssdm name="zext_ln1243"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:7  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln1243"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.loopexit:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader7:0  %conv_s1_w_assign = phi i3 [ 0, %.preheader7.preheader ], [ %c9_1, %.preheader7.loopexit ]

]]></Node>
<StgValue><ssdm name="conv_s1_w_assign"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:1  %icmp_ln1243 = icmp eq i3 %conv_s1_w_assign, -4

]]></Node>
<StgValue><ssdm name="icmp_ln1243"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:3  %c9_1 = add i3 %conv_s1_w_assign, 1

]]></Node>
<StgValue><ssdm name="c9_1"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %icmp_ln1243, label %.preheader8.loopexit, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln1243"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="3">
<![CDATA[
.preheader6.preheader:1  %zext_ln197_8 = zext i3 %conv_s1_w_assign to i5

]]></Node>
<StgValue><ssdm name="zext_ln197_8"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:2  %add_ln197_3 = add i5 %zext_ln197_8, %zext_ln1243

]]></Node>
<StgValue><ssdm name="add_ln197_3"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="5">
<![CDATA[
.preheader6.preheader:3  %zext_ln197_9 = zext i5 %add_ln197_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_9"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader6.preheader:4  %tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln197_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="7">
<![CDATA[
.preheader6.preheader:5  %zext_ln197_10 = zext i7 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_10"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader6.preheader:6  %sub_ln197_1 = sub i64 %zext_ln197_10, %zext_ln197_9

]]></Node>
<StgValue><ssdm name="sub_ln197_1"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader6.preheader:7  %add_ln197_4 = add i64 %zext_ln586, %sub_ln197_1

]]></Node>
<StgValue><ssdm name="add_ln197_4"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="64">
<![CDATA[
.preheader6.preheader:8  %trunc_ln197 = trunc i64 %add_ln197_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln197"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="64">
<![CDATA[
.preheader6.preheader:9  %trunc_ln197_1 = trunc i64 %add_ln197_4 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln197_1"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.loopexit:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader6.preheader:10  %p_shl6_cast = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln197_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:11  %sub_ln197_2 = sub i8 %p_shl6_cast, %trunc_ln197

]]></Node>
<StgValue><ssdm name="sub_ln197_2"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:12  %add_ln197_5 = add i8 %zext_ln414_1, %sub_ln197_2

]]></Node>
<StgValue><ssdm name="add_ln197_5"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="8">
<![CDATA[
.preheader6.preheader:13  %zext_ln197_11 = zext i8 %add_ln197_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_11"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:14  %hw_kernel_stencil_hw_2 = getelementptr [72 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_11

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_2"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="7">
<![CDATA[
.preheader6.preheader:15  %hw_kernel_stencil_op = load i16* %hw_kernel_stencil_hw_2, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="3">
<![CDATA[
.preheader6.preheader:0  %zext_ln197_7 = zext i3 %conv_s1_w_assign to i11

]]></Node>
<StgValue><ssdm name="zext_ln197_7"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="7">
<![CDATA[
.preheader6.preheader:15  %hw_kernel_stencil_op = load i16* %hw_kernel_stencil_hw_2, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:16  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln1244"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="237" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader6:0  %conv_s1_y_y_assign = phi i3 [ 0, %.preheader6.preheader ], [ %c11, %.preheader6.loopexit ]

]]></Node>
<StgValue><ssdm name="conv_s1_y_y_assign"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="3">
<![CDATA[
.preheader6:1  %zext_ln1244 = zext i3 %conv_s1_y_y_assign to i6

]]></Node>
<StgValue><ssdm name="zext_ln1244"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:2  %icmp_ln1244 = icmp eq i3 %conv_s1_y_y_assign, -3

]]></Node>
<StgValue><ssdm name="icmp_ln1244"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:4  %c11 = add i3 %conv_s1_y_y_assign, 1

]]></Node>
<StgValue><ssdm name="c11"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %icmp_ln1244, label %.preheader7.loopexit, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln1244"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader5.preheader:0  %shl_ln79_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %conv_s1_y_y_assign, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln79_1"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="5">
<![CDATA[
.preheader5.preheader:1  %zext_ln79 = zext i5 %shl_ln79_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5.preheader:2  %sub_ln79 = sub i6 %zext_ln79, %zext_ln1244

]]></Node>
<StgValue><ssdm name="sub_ln79"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5.preheader:3  %add_ln387 = add i6 %zext_ln1240, %sub_ln79

]]></Node>
<StgValue><ssdm name="add_ln387"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="6">
<![CDATA[
.preheader5.preheader:4  %sext_ln1245 = sext i6 %add_ln387 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1245"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:5  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln1245"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.loopexit:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader5:0  %conv_s1_x_x_assign = phi i3 [ %c13, %"set_at<0, 16, 16>.exit" ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="conv_s1_x_x_assign"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="3">
<![CDATA[
.preheader5:1  %zext_ln1245 = zext i3 %conv_s1_x_x_assign to i6

]]></Node>
<StgValue><ssdm name="zext_ln1245"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:2  %icmp_ln1245 = icmp eq i3 %conv_s1_x_x_assign, -3

]]></Node>
<StgValue><ssdm name="icmp_ln1245"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5:4  %c13 = add i3 %conv_s1_x_x_assign, 1

]]></Node>
<StgValue><ssdm name="c13"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %icmp_ln1245, label %.preheader4.preheader, label %"set_at<0, 16, 16>.exit"

]]></Node>
<StgValue><ssdm name="br_ln1245"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:0  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %conv_s1_x_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit:1  %zext_ln79_1 = zext i5 %shl_ln to i6

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:2  %sub_ln79_1 = sub i6 %zext_ln79_1, %zext_ln1245

]]></Node>
<StgValue><ssdm name="sub_ln79_1"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:4  %trunc_ln197_2 = trunc i6 %sub_ln79_1 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln197_2"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:14  %add_ln387_1 = add i6 %sub_ln79_1, %zext_ln1241

]]></Node>
<StgValue><ssdm name="add_ln387_1"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:15  %sext_ln387 = sext i6 %add_ln387_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln387"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="33" op_0_bw="32">
<![CDATA[
set_at<0, 16, 16>.exit:16  %zext_ln197_13 = zext i32 %sext_ln387 to i33

]]></Node>
<StgValue><ssdm name="zext_ln197_13"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit:17  %add_ln197_8 = add i33 %zext_ln197_13, %zext_ln197_3

]]></Node>
<StgValue><ssdm name="add_ln197_8"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit:18  %trunc_ln197_3 = trunc i33 %add_ln197_8 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln197_3"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit:19  %trunc_ln197_4 = trunc i33 %add_ln197_8 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln197_4"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:41  %add_ln396 = add i6 %zext_ln396, %sub_ln79_1

]]></Node>
<StgValue><ssdm name="add_ln396"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:42  %sext_ln396 = sext i6 %add_ln396 to i32

]]></Node>
<StgValue><ssdm name="sext_ln396"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="33" op_0_bw="32">
<![CDATA[
set_at<0, 16, 16>.exit:43  %zext_ln197_16 = zext i32 %sext_ln396 to i33

]]></Node>
<StgValue><ssdm name="zext_ln197_16"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit:44  %add_ln197_13 = add i33 %zext_ln197_16, %zext_ln197_3

]]></Node>
<StgValue><ssdm name="add_ln197_13"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit:45  %trunc_ln197_6 = trunc i33 %add_ln197_13 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln197_6"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit:46  %trunc_ln197_7 = trunc i33 %add_ln197_13 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln197_7"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:68  %add_ln405_1 = add i6 %zext_ln405, %sub_ln79_1

]]></Node>
<StgValue><ssdm name="add_ln405_1"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4.preheader:0  %add_ln106 = add i6 %sub_ln79, 1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4.preheader:1  %add_ln414 = add i6 %zext_ln414, %sub_ln79

]]></Node>
<StgValue><ssdm name="add_ln414"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="6">
<![CDATA[
.preheader4.preheader:2  %sext_ln1250 = sext i6 %add_ln414 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1250"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:3  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln1250"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="277" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:3  %sext_ln197 = sext i6 %sub_ln79_1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit:5  %zext_ln197_3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln197_2, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln197_3_cast"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:6  %sub_ln197_3 = sub i9 %zext_ln197_3_cast, %sext_ln197

]]></Node>
<StgValue><ssdm name="sub_ln197_3"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:7  %sext_ln197_1 = sext i6 %sub_ln79 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_1"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:8  %add_ln197_6 = add i9 %sext_ln197_1, %sub_ln197_3

]]></Node>
<StgValue><ssdm name="add_ln197_6"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit:20  %p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %trunc_ln197_4, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:21  %add_ln197_9 = add i11 %p_shl1_cast, %trunc_ln197_3

]]></Node>
<StgValue><ssdm name="add_ln197_9"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:22  %add_ln197_10 = add i11 %sext_ln1245, %add_ln197_9

]]></Node>
<StgValue><ssdm name="add_ln197_10"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:23  %zext_ln197_14 = zext i11 %add_ln197_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_14"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:24  %hw_input_stencil_hw_2 = getelementptr [578 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_14

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_2"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:25  %hw_input_stencil_op_s = load i16* %hw_input_stencil_hw_2, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_s"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:29  %add_ln88 = add i6 %sub_ln79_1, 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:30  %sext_ln197_2 = sext i6 %add_ln88 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_2"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:31  %trunc_ln197_5 = trunc i6 %add_ln88 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln197_5"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit:32  %zext_ln197_4_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln197_5, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln197_4_cast"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:33  %sub_ln197_4 = sub i9 %zext_ln197_4_cast, %sext_ln197_2

]]></Node>
<StgValue><ssdm name="sub_ln197_4"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:34  %sext_ln197_3 = sext i6 %sub_ln79 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_3"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:35  %add_ln197_11 = add i9 %sext_ln197_3, %sub_ln197_4

]]></Node>
<StgValue><ssdm name="add_ln197_11"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit:47  %p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %trunc_ln197_7, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:48  %add_ln197_14 = add i11 %p_shl4_cast, %trunc_ln197_6

]]></Node>
<StgValue><ssdm name="add_ln197_14"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:49  %add_ln197_15 = add i11 %sext_ln1245, %add_ln197_14

]]></Node>
<StgValue><ssdm name="add_ln197_15"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:50  %zext_ln197_17 = zext i11 %add_ln197_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_17"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:51  %hw_input_stencil_hw_3 = getelementptr [578 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_17

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_3"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:52  %hw_input_stencil_op_1 = load i16* %hw_input_stencil_hw_3, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_1"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:56  %add_ln97 = add i6 %sub_ln79_1, 2

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:57  %sext_ln197_4 = sext i6 %add_ln97 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_4"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:58  %trunc_ln197_8 = trunc i6 %add_ln97 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln197_8"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit:59  %zext_ln197_5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln197_8, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln197_5_cast"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:60  %sub_ln197_5 = sub i9 %zext_ln197_5_cast, %sext_ln197_4

]]></Node>
<StgValue><ssdm name="sub_ln197_5"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:61  %sext_ln197_5 = sext i6 %sub_ln79 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_5"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:62  %add_ln197_16 = add i9 %sext_ln197_5, %sub_ln197_5

]]></Node>
<StgValue><ssdm name="add_ln197_16"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:69  %sext_ln405 = sext i6 %add_ln405_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln405"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="33" op_0_bw="32">
<![CDATA[
set_at<0, 16, 16>.exit:70  %zext_ln197_19 = zext i32 %sext_ln405 to i33

]]></Node>
<StgValue><ssdm name="zext_ln197_19"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit:71  %add_ln197_18 = add i33 %zext_ln197_19, %zext_ln197_3

]]></Node>
<StgValue><ssdm name="add_ln197_18"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit:72  %trunc_ln197_9 = trunc i33 %add_ln197_18 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln197_9"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit:73  %trunc_ln197_10 = trunc i33 %add_ln197_18 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln197_10"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit:74  %p_shl8_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %trunc_ln197_10, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:75  %add_ln197_19 = add i11 %p_shl8_cast, %trunc_ln197_9

]]></Node>
<StgValue><ssdm name="add_ln197_19"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:76  %add_ln197_20 = add i11 %sext_ln1245, %add_ln197_19

]]></Node>
<StgValue><ssdm name="add_ln197_20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="316" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:9  %tmp_17_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln197_6, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:10  %add_ln197_7 = add i11 %zext_ln197_7, %tmp_17_cast

]]></Node>
<StgValue><ssdm name="add_ln197_7"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:11  %zext_ln197_12 = zext i11 %add_ln197_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_12"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:12  %conv_stencil_conv_st_2 = getelementptr [900 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_12

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_2"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:13  %conv_stencil_op_hcom = load i16* %conv_stencil_conv_st_2, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:25  %hw_input_stencil_op_s = load i16* %hw_input_stencil_hw_2, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_s"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:36  %tmp_21_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln197_11, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:37  %add_ln197_12 = add i11 %zext_ln197_7, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="add_ln197_12"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:38  %zext_ln197_15 = zext i11 %add_ln197_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_15"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:39  %conv_stencil_conv_st_3 = getelementptr [900 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_15

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_3"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:40  %conv_stencil_op_hcom_1 = load i16* %conv_stencil_conv_st_3, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_1"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:52  %hw_input_stencil_op_1 = load i16* %hw_input_stencil_hw_3, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_1"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:77  %zext_ln197_20 = zext i11 %add_ln197_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_20"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:78  %hw_input_stencil_hw_4 = getelementptr [578 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_20

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_4"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:79  %hw_input_stencil_op_2 = load i16* %hw_input_stencil_hw_4, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="331" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:13  %conv_stencil_op_hcom = load i16* %conv_stencil_conv_st_2, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:26  %p_659 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_659"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:40  %conv_stencil_op_hcom_1 = load i16* %conv_stencil_conv_st_3, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_1"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:53  %p_672 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_672"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:63  %tmp_25_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln197_16, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:64  %add_ln197_17 = add i11 %zext_ln197_7, %tmp_25_cast

]]></Node>
<StgValue><ssdm name="add_ln197_17"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:65  %zext_ln197_18 = zext i11 %add_ln197_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_18"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:66  %conv_stencil_conv_st_4 = getelementptr [900 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_18

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_4"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:67  %conv_stencil_op_hcom_2 = load i16* %conv_stencil_conv_st_4, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_2"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:79  %hw_input_stencil_op_2 = load i16* %hw_input_stencil_hw_4, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="341" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:26  %p_659 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_659"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:27  %p_660 = add i16 %conv_stencil_op_hcom, %p_659

]]></Node>
<StgValue><ssdm name="p_660"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:53  %p_672 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_672"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:54  %p_673 = add i16 %conv_stencil_op_hcom_1, %p_672

]]></Node>
<StgValue><ssdm name="p_673"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:67  %conv_stencil_op_hcom_2 = load i16* %conv_stencil_conv_st_4, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_2"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:80  %p_687 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_687"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="347" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:28  store i16 %p_660, i16* %conv_stencil_conv_st_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:55  store i16 %p_673, i16* %conv_stencil_conv_st_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:80  %p_687 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_687"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:81  %p_688 = add i16 %conv_stencil_op_hcom_2, %p_687

]]></Node>
<StgValue><ssdm name="p_688"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="351" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:82  store i16 %p_688, i16* %conv_stencil_conv_st_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="352" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
set_at<0, 16, 16>.exit:83  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln1245"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="353" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4:0  %conv_s1_x_x_assign_1 = phi i3 [ %c13_1, %"set_at<0, 16, 16>.exit262" ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="conv_s1_x_x_assign_1"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="3">
<![CDATA[
.preheader4:1  %zext_ln1250 = zext i3 %conv_s1_x_x_assign_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1250"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:2  %icmp_ln1250 = icmp eq i3 %conv_s1_x_x_assign_1, -3

]]></Node>
<StgValue><ssdm name="icmp_ln1250"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:4  %c13_1 = add i3 %conv_s1_x_x_assign_1, 1

]]></Node>
<StgValue><ssdm name="c13_1"/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %icmp_ln1250, label %.preheader3.preheader, label %"set_at<0, 16, 16>.exit262"

]]></Node>
<StgValue><ssdm name="br_ln1250"/></StgValue>
</operation>

<operation id="359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit262:0  %shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %conv_s1_x_x_assign_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit262:1  %zext_ln106 = zext i5 %shl_ln1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:2  %sub_ln106 = sub i6 %zext_ln106, %zext_ln1250

]]></Node>
<StgValue><ssdm name="sub_ln106"/></StgValue>
</operation>

<operation id="362" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="5" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:4  %trunc_ln197_11 = trunc i6 %sub_ln106 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln197_11"/></StgValue>
</operation>

<operation id="363" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:14  %add_ln414_1 = add i6 %sub_ln106, %zext_ln1241

]]></Node>
<StgValue><ssdm name="add_ln414_1"/></StgValue>
</operation>

<operation id="364" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:15  %sext_ln414 = sext i6 %add_ln414_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln414"/></StgValue>
</operation>

<operation id="365" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="33" op_0_bw="32">
<![CDATA[
set_at<0, 16, 16>.exit262:16  %zext_ln197_22 = zext i32 %sext_ln414 to i33

]]></Node>
<StgValue><ssdm name="zext_ln197_22"/></StgValue>
</operation>

<operation id="366" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit262:17  %add_ln197_23 = add i33 %zext_ln197_22, %zext_ln197_3

]]></Node>
<StgValue><ssdm name="add_ln197_23"/></StgValue>
</operation>

<operation id="367" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit262:18  %trunc_ln197_12 = trunc i33 %add_ln197_23 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln197_12"/></StgValue>
</operation>

<operation id="368" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit262:19  %trunc_ln197_13 = trunc i33 %add_ln197_23 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln197_13"/></StgValue>
</operation>

<operation id="369" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:41  %add_ln423 = add i6 %zext_ln396, %sub_ln106

]]></Node>
<StgValue><ssdm name="add_ln423"/></StgValue>
</operation>

<operation id="370" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:42  %sext_ln423 = sext i6 %add_ln423 to i32

]]></Node>
<StgValue><ssdm name="sext_ln423"/></StgValue>
</operation>

<operation id="371" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="33" op_0_bw="32">
<![CDATA[
set_at<0, 16, 16>.exit262:43  %zext_ln197_25 = zext i32 %sext_ln423 to i33

]]></Node>
<StgValue><ssdm name="zext_ln197_25"/></StgValue>
</operation>

<operation id="372" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit262:44  %add_ln197_28 = add i33 %zext_ln197_25, %zext_ln197_3

]]></Node>
<StgValue><ssdm name="add_ln197_28"/></StgValue>
</operation>

<operation id="373" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit262:45  %trunc_ln197_15 = trunc i33 %add_ln197_28 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln197_15"/></StgValue>
</operation>

<operation id="374" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="7" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit262:46  %trunc_ln197_16 = trunc i33 %add_ln197_28 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln197_16"/></StgValue>
</operation>

<operation id="375" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:68  %add_ln432 = add i6 %zext_ln405, %sub_ln106

]]></Node>
<StgValue><ssdm name="add_ln432"/></StgValue>
</operation>

<operation id="376" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.preheader:0  %add_ln133 = add i6 %sub_ln79, 2

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="377" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.preheader:1  %add_ln441 = add i6 %add_ln133, %zext_ln1240

]]></Node>
<StgValue><ssdm name="add_ln441"/></StgValue>
</operation>

<operation id="378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="6">
<![CDATA[
.preheader3.preheader:2  %sext_ln1255 = sext i6 %add_ln441 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1255"/></StgValue>
</operation>

<operation id="379" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:3  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln1255"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="380" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:3  %sext_ln197_6 = sext i6 %sub_ln106 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_6"/></StgValue>
</operation>

<operation id="381" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit262:5  %zext_ln197_6_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln197_11, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln197_6_cast"/></StgValue>
</operation>

<operation id="382" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit262:6  %sub_ln197_6 = sub i9 %zext_ln197_6_cast, %sext_ln197_6

]]></Node>
<StgValue><ssdm name="sub_ln197_6"/></StgValue>
</operation>

<operation id="383" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:7  %sext_ln197_7 = sext i6 %add_ln106 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_7"/></StgValue>
</operation>

<operation id="384" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit262:8  %add_ln197_21 = add i9 %sext_ln197_7, %sub_ln197_6

]]></Node>
<StgValue><ssdm name="add_ln197_21"/></StgValue>
</operation>

<operation id="385" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit262:20  %p_shl5_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %trunc_ln197_13, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="386" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:21  %add_ln197_24 = add i11 %p_shl5_cast, %trunc_ln197_12

]]></Node>
<StgValue><ssdm name="add_ln197_24"/></StgValue>
</operation>

<operation id="387" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:22  %add_ln197_25 = add i11 %sext_ln1250, %add_ln197_24

]]></Node>
<StgValue><ssdm name="add_ln197_25"/></StgValue>
</operation>

<operation id="388" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:23  %zext_ln197_23 = zext i11 %add_ln197_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_23"/></StgValue>
</operation>

<operation id="389" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit262:24  %hw_input_stencil_hw_5 = getelementptr [578 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_23

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_5"/></StgValue>
</operation>

<operation id="390" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit262:25  %hw_input_stencil_op_3 = load i16* %hw_input_stencil_hw_5, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_3"/></StgValue>
</operation>

<operation id="391" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:29  %add_ln115 = add i6 %sub_ln106, 1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="392" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:30  %sext_ln197_8 = sext i6 %add_ln115 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_8"/></StgValue>
</operation>

<operation id="393" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:31  %trunc_ln197_14 = trunc i6 %add_ln115 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln197_14"/></StgValue>
</operation>

<operation id="394" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit262:32  %zext_ln197_7_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln197_14, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln197_7_cast"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit262:33  %sub_ln197_7 = sub i9 %zext_ln197_7_cast, %sext_ln197_8

]]></Node>
<StgValue><ssdm name="sub_ln197_7"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:34  %sext_ln197_9 = sext i6 %add_ln106 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_9"/></StgValue>
</operation>

<operation id="397" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit262:35  %add_ln197_26 = add i9 %sext_ln197_9, %sub_ln197_7

]]></Node>
<StgValue><ssdm name="add_ln197_26"/></StgValue>
</operation>

<operation id="398" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit262:47  %p_shl9_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %trunc_ln197_16, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:48  %add_ln197_29 = add i11 %p_shl9_cast, %trunc_ln197_15

]]></Node>
<StgValue><ssdm name="add_ln197_29"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:49  %add_ln197_30 = add i11 %sext_ln1250, %add_ln197_29

]]></Node>
<StgValue><ssdm name="add_ln197_30"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:50  %zext_ln197_26 = zext i11 %add_ln197_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_26"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit262:51  %hw_input_stencil_hw_6 = getelementptr [578 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_26

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_6"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit262:52  %hw_input_stencil_op_4 = load i16* %hw_input_stencil_hw_6, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_4"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:56  %add_ln124 = add i6 %sub_ln106, 2

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:57  %sext_ln197_10 = sext i6 %add_ln124 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_10"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:58  %trunc_ln197_17 = trunc i6 %add_ln124 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln197_17"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit262:59  %zext_ln197_8_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln197_17, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln197_8_cast"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit262:60  %sub_ln197_8 = sub i9 %zext_ln197_8_cast, %sext_ln197_10

]]></Node>
<StgValue><ssdm name="sub_ln197_8"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:61  %sext_ln197_11 = sext i6 %add_ln106 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_11"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit262:62  %add_ln197_31 = add i9 %sext_ln197_11, %sub_ln197_8

]]></Node>
<StgValue><ssdm name="add_ln197_31"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit262:69  %sext_ln432 = sext i6 %add_ln432 to i32

]]></Node>
<StgValue><ssdm name="sext_ln432"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="33" op_0_bw="32">
<![CDATA[
set_at<0, 16, 16>.exit262:70  %zext_ln197_28 = zext i32 %sext_ln432 to i33

]]></Node>
<StgValue><ssdm name="zext_ln197_28"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit262:71  %add_ln197_33 = add i33 %zext_ln197_28, %zext_ln197_3

]]></Node>
<StgValue><ssdm name="add_ln197_33"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit262:72  %trunc_ln197_18 = trunc i33 %add_ln197_33 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln197_18"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="7" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit262:73  %trunc_ln197_19 = trunc i33 %add_ln197_33 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln197_19"/></StgValue>
</operation>

<operation id="416" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit262:74  %p_shl10_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %trunc_ln197_19, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="417" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:75  %add_ln197_34 = add i11 %p_shl10_cast, %trunc_ln197_18

]]></Node>
<StgValue><ssdm name="add_ln197_34"/></StgValue>
</operation>

<operation id="418" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:76  %add_ln197_35 = add i11 %sext_ln1250, %add_ln197_34

]]></Node>
<StgValue><ssdm name="add_ln197_35"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="419" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit262:9  %tmp_29_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln197_21, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="420" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:10  %add_ln197_22 = add i11 %zext_ln197_7, %tmp_29_cast

]]></Node>
<StgValue><ssdm name="add_ln197_22"/></StgValue>
</operation>

<operation id="421" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:11  %zext_ln197_21 = zext i11 %add_ln197_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_21"/></StgValue>
</operation>

<operation id="422" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit262:12  %conv_stencil_conv_st_5 = getelementptr [900 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_21

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_5"/></StgValue>
</operation>

<operation id="423" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit262:13  %conv_stencil_op_hcom_3 = load i16* %conv_stencil_conv_st_5, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_3"/></StgValue>
</operation>

<operation id="424" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit262:25  %hw_input_stencil_op_3 = load i16* %hw_input_stencil_hw_5, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_3"/></StgValue>
</operation>

<operation id="425" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit262:36  %tmp_33_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln197_26, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="426" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:37  %add_ln197_27 = add i11 %zext_ln197_7, %tmp_33_cast

]]></Node>
<StgValue><ssdm name="add_ln197_27"/></StgValue>
</operation>

<operation id="427" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:38  %zext_ln197_24 = zext i11 %add_ln197_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_24"/></StgValue>
</operation>

<operation id="428" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit262:39  %conv_stencil_conv_st_6 = getelementptr [900 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_24

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_6"/></StgValue>
</operation>

<operation id="429" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit262:40  %conv_stencil_op_hcom_4 = load i16* %conv_stencil_conv_st_6, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_4"/></StgValue>
</operation>

<operation id="430" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit262:52  %hw_input_stencil_op_4 = load i16* %hw_input_stencil_hw_6, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_4"/></StgValue>
</operation>

<operation id="431" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:77  %zext_ln197_29 = zext i11 %add_ln197_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_29"/></StgValue>
</operation>

<operation id="432" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit262:78  %hw_input_stencil_hw_7 = getelementptr [578 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_29

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_7"/></StgValue>
</operation>

<operation id="433" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit262:79  %hw_input_stencil_op_5 = load i16* %hw_input_stencil_hw_7, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="434" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit262:13  %conv_stencil_op_hcom_3 = load i16* %conv_stencil_conv_st_5, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_3"/></StgValue>
</operation>

<operation id="435" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit262:26  %p_702 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_702"/></StgValue>
</operation>

<operation id="436" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit262:40  %conv_stencil_op_hcom_4 = load i16* %conv_stencil_conv_st_6, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_4"/></StgValue>
</operation>

<operation id="437" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit262:53  %p_717 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_717"/></StgValue>
</operation>

<operation id="438" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit262:63  %tmp_37_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln197_31, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="439" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:64  %add_ln197_32 = add i11 %zext_ln197_7, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="add_ln197_32"/></StgValue>
</operation>

<operation id="440" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit262:65  %zext_ln197_27 = zext i11 %add_ln197_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_27"/></StgValue>
</operation>

<operation id="441" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit262:66  %conv_stencil_conv_st_7 = getelementptr [900 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_27

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_7"/></StgValue>
</operation>

<operation id="442" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit262:67  %conv_stencil_op_hcom_5 = load i16* %conv_stencil_conv_st_7, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_5"/></StgValue>
</operation>

<operation id="443" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit262:79  %hw_input_stencil_op_5 = load i16* %hw_input_stencil_hw_7, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="444" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit262:26  %p_702 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_702"/></StgValue>
</operation>

<operation id="445" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit262:27  %p_703 = add i16 %conv_stencil_op_hcom_3, %p_702

]]></Node>
<StgValue><ssdm name="p_703"/></StgValue>
</operation>

<operation id="446" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit262:53  %p_717 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_717"/></StgValue>
</operation>

<operation id="447" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit262:54  %p_718 = add i16 %conv_stencil_op_hcom_4, %p_717

]]></Node>
<StgValue><ssdm name="p_718"/></StgValue>
</operation>

<operation id="448" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit262:67  %conv_stencil_op_hcom_5 = load i16* %conv_stencil_conv_st_7, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_5"/></StgValue>
</operation>

<operation id="449" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit262:80  %p_734 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_734"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="450" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit262:28  store i16 %p_703, i16* %conv_stencil_conv_st_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="451" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit262:55  store i16 %p_718, i16* %conv_stencil_conv_st_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="452" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit262:80  %p_734 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_734"/></StgValue>
</operation>

<operation id="453" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit262:81  %p_735 = add i16 %conv_stencil_op_hcom_5, %p_734

]]></Node>
<StgValue><ssdm name="p_735"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="454" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit262:82  store i16 %p_735, i16* %conv_stencil_conv_st_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="455" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
set_at<0, 16, 16>.exit262:83  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln1250"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="456" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3:0  %conv_s1_x_x_assign_2 = phi i3 [ %c13_2, %"set_at<0, 16, 16>.exit439" ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="conv_s1_x_x_assign_2"/></StgValue>
</operation>

<operation id="457" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="3">
<![CDATA[
.preheader3:1  %zext_ln1255 = zext i3 %conv_s1_x_x_assign_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1255"/></StgValue>
</operation>

<operation id="458" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:2  %icmp_ln1255 = icmp eq i3 %conv_s1_x_x_assign_2, -3

]]></Node>
<StgValue><ssdm name="icmp_ln1255"/></StgValue>
</operation>

<operation id="459" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="460" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:4  %c13_2 = add i3 %conv_s1_x_x_assign_2, 1

]]></Node>
<StgValue><ssdm name="c13_2"/></StgValue>
</operation>

<operation id="461" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5  br i1 %icmp_ln1255, label %.preheader6.loopexit, label %"set_at<0, 16, 16>.exit439"

]]></Node>
<StgValue><ssdm name="br_ln1255"/></StgValue>
</operation>

<operation id="462" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit439:0  %shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %conv_s1_x_x_assign_2, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="463" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit439:1  %zext_ln133 = zext i5 %shl_ln2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="464" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:2  %sub_ln133 = sub i6 %zext_ln133, %zext_ln1255

]]></Node>
<StgValue><ssdm name="sub_ln133"/></StgValue>
</operation>

<operation id="465" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="5" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:4  %trunc_ln197_20 = trunc i6 %sub_ln133 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln197_20"/></StgValue>
</operation>

<operation id="466" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:14  %add_ln441_1 = add i6 %sub_ln133, %zext_ln1241

]]></Node>
<StgValue><ssdm name="add_ln441_1"/></StgValue>
</operation>

<operation id="467" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:15  %sext_ln441 = sext i6 %add_ln441_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln441"/></StgValue>
</operation>

<operation id="468" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="33" op_0_bw="32">
<![CDATA[
set_at<0, 16, 16>.exit439:16  %zext_ln197_31 = zext i32 %sext_ln441 to i33

]]></Node>
<StgValue><ssdm name="zext_ln197_31"/></StgValue>
</operation>

<operation id="469" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit439:17  %add_ln197_38 = add i33 %zext_ln197_31, %zext_ln197_3

]]></Node>
<StgValue><ssdm name="add_ln197_38"/></StgValue>
</operation>

<operation id="470" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit439:18  %trunc_ln197_21 = trunc i33 %add_ln197_38 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln197_21"/></StgValue>
</operation>

<operation id="471" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit439:19  %trunc_ln197_22 = trunc i33 %add_ln197_38 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln197_22"/></StgValue>
</operation>

<operation id="472" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:41  %add_ln450 = add i6 %zext_ln396, %sub_ln133

]]></Node>
<StgValue><ssdm name="add_ln450"/></StgValue>
</operation>

<operation id="473" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:42  %sext_ln450 = sext i6 %add_ln450 to i32

]]></Node>
<StgValue><ssdm name="sext_ln450"/></StgValue>
</operation>

<operation id="474" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="33" op_0_bw="32">
<![CDATA[
set_at<0, 16, 16>.exit439:43  %zext_ln197_34 = zext i32 %sext_ln450 to i33

]]></Node>
<StgValue><ssdm name="zext_ln197_34"/></StgValue>
</operation>

<operation id="475" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit439:44  %add_ln197_43 = add i33 %zext_ln197_34, %zext_ln197_3

]]></Node>
<StgValue><ssdm name="add_ln197_43"/></StgValue>
</operation>

<operation id="476" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit439:45  %trunc_ln197_24 = trunc i33 %add_ln197_43 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln197_24"/></StgValue>
</operation>

<operation id="477" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit439:46  %trunc_ln197_25 = trunc i33 %add_ln197_43 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln197_25"/></StgValue>
</operation>

<operation id="478" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:68  %add_ln459 = add i6 %zext_ln405, %sub_ln133

]]></Node>
<StgValue><ssdm name="add_ln459"/></StgValue>
</operation>

<operation id="479" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:69  %sext_ln459 = sext i6 %add_ln459 to i32

]]></Node>
<StgValue><ssdm name="sext_ln459"/></StgValue>
</operation>

<operation id="480" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="33" op_0_bw="32">
<![CDATA[
set_at<0, 16, 16>.exit439:70  %zext_ln197_37 = zext i32 %sext_ln459 to i33

]]></Node>
<StgValue><ssdm name="zext_ln197_37"/></StgValue>
</operation>

<operation id="481" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit439:71  %add_ln197_48 = add i33 %zext_ln197_37, %zext_ln197_3

]]></Node>
<StgValue><ssdm name="add_ln197_48"/></StgValue>
</operation>

<operation id="482" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="11" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit439:72  %trunc_ln197_27 = trunc i33 %add_ln197_48 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln197_27"/></StgValue>
</operation>

<operation id="483" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="33">
<![CDATA[
set_at<0, 16, 16>.exit439:73  %trunc_ln197_28 = trunc i33 %add_ln197_48 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln197_28"/></StgValue>
</operation>

<operation id="484" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="485" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:3  %sext_ln197_12 = sext i6 %sub_ln133 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_12"/></StgValue>
</operation>

<operation id="486" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit439:5  %zext_ln197_9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln197_20, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln197_9_cast"/></StgValue>
</operation>

<operation id="487" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit439:6  %sub_ln197_9 = sub i9 %zext_ln197_9_cast, %sext_ln197_12

]]></Node>
<StgValue><ssdm name="sub_ln197_9"/></StgValue>
</operation>

<operation id="488" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:7  %sext_ln197_13 = sext i6 %add_ln133 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_13"/></StgValue>
</operation>

<operation id="489" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit439:8  %add_ln197_36 = add i9 %sext_ln197_13, %sub_ln197_9

]]></Node>
<StgValue><ssdm name="add_ln197_36"/></StgValue>
</operation>

<operation id="490" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit439:20  %p_shl11_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %trunc_ln197_22, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="491" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:21  %add_ln197_39 = add i11 %p_shl11_cast, %trunc_ln197_21

]]></Node>
<StgValue><ssdm name="add_ln197_39"/></StgValue>
</operation>

<operation id="492" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:22  %add_ln197_40 = add i11 %sext_ln1255, %add_ln197_39

]]></Node>
<StgValue><ssdm name="add_ln197_40"/></StgValue>
</operation>

<operation id="493" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:23  %zext_ln197_32 = zext i11 %add_ln197_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_32"/></StgValue>
</operation>

<operation id="494" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit439:24  %hw_input_stencil_hw_8 = getelementptr [578 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_32

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_8"/></StgValue>
</operation>

<operation id="495" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit439:25  %hw_input_stencil_op_6 = load i16* %hw_input_stencil_hw_8, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_6"/></StgValue>
</operation>

<operation id="496" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:29  %add_ln142 = add i6 %sub_ln133, 1

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="497" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:30  %sext_ln197_14 = sext i6 %add_ln142 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_14"/></StgValue>
</operation>

<operation id="498" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:31  %trunc_ln197_23 = trunc i6 %add_ln142 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln197_23"/></StgValue>
</operation>

<operation id="499" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit439:32  %zext_ln197_10_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln197_23, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln197_10_cast"/></StgValue>
</operation>

<operation id="500" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit439:33  %sub_ln197_10 = sub i9 %zext_ln197_10_cast, %sext_ln197_14

]]></Node>
<StgValue><ssdm name="sub_ln197_10"/></StgValue>
</operation>

<operation id="501" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:34  %sext_ln197_15 = sext i6 %add_ln133 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_15"/></StgValue>
</operation>

<operation id="502" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit439:35  %add_ln197_41 = add i9 %sext_ln197_15, %sub_ln197_10

]]></Node>
<StgValue><ssdm name="add_ln197_41"/></StgValue>
</operation>

<operation id="503" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit439:47  %p_shl12_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %trunc_ln197_25, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="504" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:48  %add_ln197_44 = add i11 %p_shl12_cast, %trunc_ln197_24

]]></Node>
<StgValue><ssdm name="add_ln197_44"/></StgValue>
</operation>

<operation id="505" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:49  %add_ln197_45 = add i11 %sext_ln1255, %add_ln197_44

]]></Node>
<StgValue><ssdm name="add_ln197_45"/></StgValue>
</operation>

<operation id="506" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:50  %zext_ln197_35 = zext i11 %add_ln197_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_35"/></StgValue>
</operation>

<operation id="507" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit439:51  %hw_input_stencil_hw_9 = getelementptr [578 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_35

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_9"/></StgValue>
</operation>

<operation id="508" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit439:52  %hw_input_stencil_op_7 = load i16* %hw_input_stencil_hw_9, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_7"/></StgValue>
</operation>

<operation id="509" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:56  %add_ln151 = add i6 %sub_ln133, 2

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="510" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:57  %sext_ln197_16 = sext i6 %add_ln151 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_16"/></StgValue>
</operation>

<operation id="511" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:58  %trunc_ln197_26 = trunc i6 %add_ln151 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln197_26"/></StgValue>
</operation>

<operation id="512" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit439:59  %zext_ln197_11_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln197_26, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln197_11_cast"/></StgValue>
</operation>

<operation id="513" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit439:60  %sub_ln197_11 = sub i9 %zext_ln197_11_cast, %sext_ln197_16

]]></Node>
<StgValue><ssdm name="sub_ln197_11"/></StgValue>
</operation>

<operation id="514" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit439:61  %sext_ln197_17 = sext i6 %add_ln133 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_17"/></StgValue>
</operation>

<operation id="515" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit439:62  %add_ln197_46 = add i9 %sext_ln197_17, %sub_ln197_11

]]></Node>
<StgValue><ssdm name="add_ln197_46"/></StgValue>
</operation>

<operation id="516" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit439:74  %p_shl13_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %trunc_ln197_28, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="517" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:75  %add_ln197_49 = add i11 %p_shl13_cast, %trunc_ln197_27

]]></Node>
<StgValue><ssdm name="add_ln197_49"/></StgValue>
</operation>

<operation id="518" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:76  %add_ln197_50 = add i11 %sext_ln1255, %add_ln197_49

]]></Node>
<StgValue><ssdm name="add_ln197_50"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="519" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit439:9  %tmp_41_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln197_36, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="520" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:10  %add_ln197_37 = add i11 %zext_ln197_7, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="add_ln197_37"/></StgValue>
</operation>

<operation id="521" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:11  %zext_ln197_30 = zext i11 %add_ln197_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_30"/></StgValue>
</operation>

<operation id="522" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit439:12  %conv_stencil_conv_st_8 = getelementptr [900 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_30

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_8"/></StgValue>
</operation>

<operation id="523" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit439:13  %conv_stencil_op_hcom_6 = load i16* %conv_stencil_conv_st_8, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_6"/></StgValue>
</operation>

<operation id="524" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit439:25  %hw_input_stencil_op_6 = load i16* %hw_input_stencil_hw_8, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_6"/></StgValue>
</operation>

<operation id="525" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit439:36  %tmp_45_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln197_41, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="526" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:37  %add_ln197_42 = add i11 %zext_ln197_7, %tmp_45_cast

]]></Node>
<StgValue><ssdm name="add_ln197_42"/></StgValue>
</operation>

<operation id="527" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:38  %zext_ln197_33 = zext i11 %add_ln197_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_33"/></StgValue>
</operation>

<operation id="528" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit439:39  %conv_stencil_conv_st_9 = getelementptr [900 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_33

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_9"/></StgValue>
</operation>

<operation id="529" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit439:40  %conv_stencil_op_hcom_7 = load i16* %conv_stencil_conv_st_9, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_7"/></StgValue>
</operation>

<operation id="530" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit439:52  %hw_input_stencil_op_7 = load i16* %hw_input_stencil_hw_9, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_7"/></StgValue>
</operation>

<operation id="531" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit439:63  %tmp_49_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln197_46, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="532" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:64  %add_ln197_47 = add i11 %zext_ln197_7, %tmp_49_cast

]]></Node>
<StgValue><ssdm name="add_ln197_47"/></StgValue>
</operation>

<operation id="533" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:65  %zext_ln197_36 = zext i11 %add_ln197_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_36"/></StgValue>
</operation>

<operation id="534" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit439:66  %conv_stencil_conv_st_10 = getelementptr [900 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_36

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_10"/></StgValue>
</operation>

<operation id="535" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit439:77  %zext_ln197_38 = zext i11 %add_ln197_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_38"/></StgValue>
</operation>

<operation id="536" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit439:78  %hw_input_stencil_hw_10 = getelementptr [578 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_38

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_10"/></StgValue>
</operation>

<operation id="537" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit439:79  %hw_input_stencil_op_8 = load i16* %hw_input_stencil_hw_10, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_8"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="538" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit439:13  %conv_stencil_op_hcom_6 = load i16* %conv_stencil_conv_st_8, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_6"/></StgValue>
</operation>

<operation id="539" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit439:26  %p_751 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_751"/></StgValue>
</operation>

<operation id="540" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit439:40  %conv_stencil_op_hcom_7 = load i16* %conv_stencil_conv_st_9, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_7"/></StgValue>
</operation>

<operation id="541" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit439:53  %p_766 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_766"/></StgValue>
</operation>

<operation id="542" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit439:67  %conv_stencil_op_hcom_8 = load i16* %conv_stencil_conv_st_10, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_8"/></StgValue>
</operation>

<operation id="543" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit439:79  %hw_input_stencil_op_8 = load i16* %hw_input_stencil_hw_10, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_8"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="544" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit439:26  %p_751 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_751"/></StgValue>
</operation>

<operation id="545" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit439:27  %p_752 = add i16 %conv_stencil_op_hcom_6, %p_751

]]></Node>
<StgValue><ssdm name="p_752"/></StgValue>
</operation>

<operation id="546" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit439:53  %p_766 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_766"/></StgValue>
</operation>

<operation id="547" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit439:54  %p_767 = add i16 %conv_stencil_op_hcom_7, %p_766

]]></Node>
<StgValue><ssdm name="p_767"/></StgValue>
</operation>

<operation id="548" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit439:67  %conv_stencil_op_hcom_8 = load i16* %conv_stencil_conv_st_10, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_8"/></StgValue>
</operation>

<operation id="549" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit439:80  %p_783 = mul i16 %hw_input_stencil_op_8, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_783"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="550" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit439:28  store i16 %p_752, i16* %conv_stencil_conv_st_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="551" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit439:55  store i16 %p_767, i16* %conv_stencil_conv_st_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="552" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit439:80  %p_783 = mul i16 %hw_input_stencil_op_8, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_783"/></StgValue>
</operation>

<operation id="553" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit439:81  %p_784 = add i16 %conv_stencil_op_hcom_8, %p_783

]]></Node>
<StgValue><ssdm name="p_784"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="554" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit439:82  store i16 %p_784, i16* %conv_stencil_conv_st_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="555" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
set_at<0, 16, 16>.exit439:83  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln1255"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="556" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:0  %hw_output_s0_w_assig = phi i3 [ %c3_6, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="hw_output_s0_w_assig"/></StgValue>
</operation>

<operation id="557" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:1  %icmp_ln1261 = icmp eq i3 %hw_output_s0_w_assig, -4

]]></Node>
<StgValue><ssdm name="icmp_ln1261"/></StgValue>
</operation>

<operation id="558" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="559" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3  %c3_6 = add i3 %hw_output_s0_w_assig, 1

]]></Node>
<StgValue><ssdm name="c3_6"/></StgValue>
</operation>

<operation id="560" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln1261, label %0, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln1261"/></StgValue>
</operation>

<operation id="561" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="11" op_0_bw="3">
<![CDATA[
.preheader1.preheader:0  %zext_ln1262 = zext i3 %hw_output_s0_w_assig to i11

]]></Node>
<StgValue><ssdm name="zext_ln1262"/></StgValue>
</operation>

<operation id="562" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln1262"/></StgValue>
</operation>

<operation id="563" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln1270"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="564" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0  %hw_output_s0_y_yi_as = phi i4 [ 0, %.preheader1.preheader ], [ %c5_6, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="hw_output_s0_y_yi_as"/></StgValue>
</operation>

<operation id="565" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:1  %icmp_ln1262 = icmp eq i4 %hw_output_s0_y_yi_as, -2

]]></Node>
<StgValue><ssdm name="icmp_ln1262"/></StgValue>
</operation>

<operation id="566" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="567" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:3  %c5_6 = add i4 %hw_output_s0_y_yi_as, 1

]]></Node>
<StgValue><ssdm name="c5_6"/></StgValue>
</operation>

<operation id="568" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln1262, label %.preheader2.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1262"/></StgValue>
</operation>

<operation id="569" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %zext_ln197 = zext i4 %hw_output_s0_y_yi_as to i9

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="570" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln1263"/></StgValue>
</operation>

<operation id="571" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.loopexit:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="572" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %hw_output_s0_x_xi_as = phi i4 [ %c7_5, %"set_at<0, 16, 16>.exit616.preheader" ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="hw_output_s0_x_xi_as"/></StgValue>
</operation>

<operation id="573" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln1263 = icmp eq i4 %hw_output_s0_x_xi_as, -2

]]></Node>
<StgValue><ssdm name="icmp_ln1263"/></StgValue>
</operation>

<operation id="574" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="575" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %c7_5 = add i4 %hw_output_s0_x_xi_as, 1

]]></Node>
<StgValue><ssdm name="c7_5"/></StgValue>
</operation>

<operation id="576" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln1263, label %.preheader1.loopexit, label %"set_at<0, 16, 16>.exit616.preheader"

]]></Node>
<StgValue><ssdm name="br_ln1263"/></StgValue>
</operation>

<operation id="577" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:0  %zext_ln197_4 = zext i4 %hw_output_s0_x_xi_as to i9

]]></Node>
<StgValue><ssdm name="zext_ln197_4"/></StgValue>
</operation>

<operation id="578" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:1  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %hw_output_s0_x_xi_as, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="579" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:2  %zext_ln197_5 = zext i8 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="zext_ln197_5"/></StgValue>
</operation>

<operation id="580" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:3  %sub_ln197 = sub i9 %zext_ln197_5, %zext_ln197_4

]]></Node>
<StgValue><ssdm name="sub_ln197"/></StgValue>
</operation>

<operation id="581" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:4  %add_ln197_1 = add i9 %zext_ln197, %sub_ln197

]]></Node>
<StgValue><ssdm name="add_ln197_1"/></StgValue>
</operation>

<operation id="582" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:5  %tmp_12_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln197_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="583" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:6  %add_ln197_2 = add i11 %zext_ln1262, %tmp_12_cast

]]></Node>
<StgValue><ssdm name="add_ln197_2"/></StgValue>
</operation>

<operation id="584" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="585" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:7  %zext_ln197_6 = zext i11 %add_ln197_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_6"/></StgValue>
</operation>

<operation id="586" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:8  %conv_stencil_conv_st_11 = getelementptr [900 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_6

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_11"/></StgValue>
</operation>

<operation id="587" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:9  %conv_stencil_op_hcom_9 = load i16* %conv_stencil_conv_st_11, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_9"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="588" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:9  %conv_stencil_op_hcom_9 = load i16* %conv_stencil_conv_st_11, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_9"/></StgValue>
</operation>

<operation id="589" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:10  %p_800 = trunc i16 %conv_stencil_op_hcom_9 to i8

]]></Node>
<StgValue><ssdm name="p_800"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="590" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:11  %tmp_val_V_2 = zext i8 %p_800 to i16

]]></Node>
<StgValue><ssdm name="tmp_val_V_2"/></StgValue>
</operation>

<operation id="591" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %hw_output_stencil_values_V_val_V, i16 %tmp_val_V_2)

]]></Node>
<StgValue><ssdm name="write_ln373"/></StgValue>
</operation>

<operation id="592" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
set_at<0, 16, 16>.exit616.preheader:13  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln1263"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
