Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 29 17:13:04 2019
| Host         : DESKTOP-JG260B6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TEST_wrapper_timing_summary_routed.rpt -pb TEST_wrapper_timing_summary_routed.pb -rpx TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TEST_wrapper
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 68 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.019        0.000                      0                  118        0.056        0.000                      0                  118        3.000        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_in1_0                      {0.000 5.000}        10.000          100.000         
  clk_out1_TEST_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          
  clk_out2_TEST_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
  clkfbout_TEST_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin                    {0.000 5.000}        10.000          100.000         
  clk_out1_TEST_clk_wiz_0_0_1  {0.000 50.000}       100.000         10.000          
  clk_out2_TEST_clk_wiz_0_0_1  {0.000 25.000}       50.000          20.000          
  clkfbout_TEST_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_TEST_clk_wiz_0_0         95.019        0.000                      0                  118        0.166        0.000                      0                  118       49.500        0.000                       0                    70  
  clk_out2_TEST_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     2  
  clkfbout_TEST_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_TEST_clk_wiz_0_0_1       95.024        0.000                      0                  118        0.166        0.000                      0                  118       49.500        0.000                       0                    70  
  clk_out2_TEST_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     2  
  clkfbout_TEST_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_TEST_clk_wiz_0_0_1  clk_out1_TEST_clk_wiz_0_0         95.019        0.000                      0                  118        0.056        0.000                      0                  118  
clk_out1_TEST_clk_wiz_0_0    clk_out1_TEST_clk_wiz_0_0_1       95.019        0.000                      0                  118        0.056        0.000                      0                  118  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TEST_clk_wiz_0_0
  To Clock:  clk_out1_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       95.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[1]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[2]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[3]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[4]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[5]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.120ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.120ns (26.063%)  route 3.177ns (73.937%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 98.608 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.543     3.519    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y4           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.517    98.608    TEST_i/test_0/inst/clk
    SLICE_X4Y4           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[0]/C
                         clock pessimism              0.570    99.178    
                         clock uncertainty           -0.111    99.068    
    SLICE_X4Y4           FDRE (Setup_fdre_C_R)       -0.429    98.639    TEST_i/test_0/inst/data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.639    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                 95.120    

Slack (MET) :             95.703ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.797     2.949    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[21]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    98.653    TEST_i/test_0/inst/cnt_n_reg[21]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 95.703    

Slack (MET) :             95.703ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.797     2.949    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[22]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    98.653    TEST_i/test_0/inst/cnt_n_reg[22]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 95.703    

Slack (MET) :             95.703ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.797     2.949    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[23]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    98.653    TEST_i/test_0/inst/cnt_n_reg[23]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 95.703    

Slack (MET) :             95.842ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.828ns (23.046%)  route 2.765ns (76.954%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.659     2.811    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y7           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[17]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429    98.653    TEST_i/test_0/inst/cnt_n_reg[17]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                 95.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/rgb_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X3Y4           FDRE                                         r  TEST_i/test_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  TEST_i/test_0/inst/cnt_reg[0]/Q
                         net (fo=4, routed)           0.114    -0.301    TEST_i/test_0/inst/cnt[0]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.045    -0.256 r  TEST_i/test_0/inst/rgb_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    TEST_i/test_0/inst/rgb_data[0]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  TEST_i/test_0/inst/rgb_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X2Y4           FDRE                                         r  TEST_i/test_0/inst/rgb_data_reg[0]/C
                         clock pessimism              0.247    -0.543    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.121    -0.422    TEST_i/test_0/inst/rgb_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/io0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.568    -0.558    TEST_i/test_0/inst/clk
    SLICE_X4Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  TEST_i/test_0/inst/cnt_a_reg[7]/Q
                         net (fo=2, routed)           0.077    -0.354    TEST_i/test_0/inst/cnt_a_reg__0[7]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.099    -0.255 r  TEST_i/test_0/inst/io0_i_1/O
                         net (fo=1, routed)           0.000    -0.255    TEST_i/test_0/inst/io0_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  TEST_i/test_0/inst/io0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.838    -0.791    TEST_i/test_0/inst/clk
    SLICE_X4Y6           FDRE                                         r  TEST_i/test_0/inst/io0_reg/C
                         clock pessimism              0.233    -0.558    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.092    -0.466    TEST_i/test_0/inst/io0_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.863%)  route 0.166ns (47.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X1Y3           FDRE                                         r  TEST_i/test_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  TEST_i/test_0/inst/state_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.250    TEST_i/test_0/inst/state_reg_n_0_[0]
    SLICE_X2Y2           LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  TEST_i/test_0/inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    TEST_i/test_0/inst/state[1]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  TEST_i/test_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.840    -0.789    TEST_i/test_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  TEST_i/test_0/inst/state_reg[1]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.120    -0.419    TEST_i/test_0/inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/dac_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/adc_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.581    -0.545    TEST_i/test_0/inst/clk
    SLICE_X39Y23         FDRE                                         r  TEST_i/test_0/inst/dac_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  TEST_i/test_0/inst/dac_cnt_reg[4]/Q
                         net (fo=5, routed)           0.172    -0.232    TEST_i/test_0/inst/dac_cnt[4]
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  TEST_i/test_0/inst/adc_en_i_1/O
                         net (fo=1, routed)           0.000    -0.187    TEST_i/test_0/inst/adc_en_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/adc_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.778    TEST_i/test_0/inst/clk
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/adc_en_reg/C
                         clock pessimism              0.248    -0.530    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.120    -0.410    TEST_i/test_0/inst/adc_en_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/dac_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.000%)  route 0.151ns (42.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.581    -0.545    TEST_i/test_0/inst/clk
    SLICE_X38Y23         FDRE                                         r  TEST_i/test_0/inst/dac_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  TEST_i/test_0/inst/dac_cnt_reg[2]/Q
                         net (fo=10, routed)          0.151    -0.230    TEST_i/test_0/inst/dac_cnt[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.185 r  TEST_i/test_0/inst/sync_i_1/O
                         net (fo=1, routed)           0.000    -0.185    TEST_i/test_0/inst/sync_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.778    TEST_i/test_0/inst/clk
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/sync_reg/C
                         clock pessimism              0.248    -0.530    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.121    -0.409    TEST_i/test_0/inst/sync_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/send_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.949%)  route 0.128ns (38.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X2Y3           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  TEST_i/test_0/inst/send_cnt_reg[2]/Q
                         net (fo=11, routed)          0.128    -0.264    TEST_i/test_0/inst/send_cnt_reg_n_0_[2]
    SLICE_X3Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.219 r  TEST_i/test_0/inst/send_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    TEST_i/test_0/inst/p_1_in[4]
    SLICE_X3Y3           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X3Y3           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[4]/C
                         clock pessimism              0.247    -0.543    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.091    -0.452    TEST_i/test_0/inst/send_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/dac_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.245%)  route 0.163ns (43.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.581    -0.545    TEST_i/test_0/inst/clk
    SLICE_X38Y23         FDRE                                         r  TEST_i/test_0/inst/dac_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  TEST_i/test_0/inst/dac_cnt_reg[0]/Q
                         net (fo=10, routed)          0.163    -0.219    TEST_i/test_0/inst/dac_cnt[0]
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  TEST_i/test_0/inst/din_i_1/O
                         net (fo=1, routed)           0.000    -0.174    TEST_i/test_0/inst/din_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.778    TEST_i/test_0/inst/clk
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/din_reg/C
                         clock pessimism              0.248    -0.530    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.121    -0.409    TEST_i/test_0/inst/din_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  TEST_i/test_0/inst/cnt_a_reg[1]/Q
                         net (fo=6, routed)           0.143    -0.272    TEST_i/test_0/inst/cnt_a_reg_n_0_[1]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  TEST_i/test_0/inst/cnt_a[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    TEST_i/test_0/inst/p_0_in[5]
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[5]/C
                         clock pessimism              0.234    -0.556    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.092    -0.464    TEST_i/test_0/inst/cnt_a_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.562%)  route 0.178ns (48.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.569    -0.557    TEST_i/test_0/inst/clk
    SLICE_X3Y7           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  TEST_i/test_0/inst/cnt_a_reg[0]/Q
                         net (fo=7, routed)           0.178    -0.239    TEST_i/test_0/inst/cnt_a_reg_n_0_[0]
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.048    -0.191 r  TEST_i/test_0/inst/cnt_a[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    TEST_i/test_0/inst/p_0_in[2]
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[2]/C
                         clock pessimism              0.250    -0.540    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.107    -0.433    TEST_i/test_0/inst/cnt_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/send_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.660%)  route 0.160ns (43.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.571    -0.555    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  TEST_i/test_0/inst/send_cnt_reg[6]/Q
                         net (fo=11, routed)          0.160    -0.232    TEST_i/test_0/inst/send_cnt_reg_n_0_[6]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  TEST_i/test_0/inst/send_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    TEST_i/test_0/inst/p_1_in[8]
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.840    -0.789    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
                         clock pessimism              0.234    -0.555    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.121    -0.434    TEST_i/test_0/inst/send_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y22     TEST_i/test_0/inst/adc_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y7       TEST_i/test_0/inst/cnt_a_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y6       TEST_i/test_0/inst/cnt_a_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y7       TEST_i/test_0/inst/cnt_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y22     TEST_i/test_0/inst/adc_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y7       TEST_i/test_0/inst/cnt_a_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y6       TEST_i/test_0/inst/cnt_a_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y6       TEST_i/test_0/inst/cnt_a_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y6       TEST_i/test_0/inst/cnt_a_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_TEST_clk_wiz_0_0
  To Clock:  clk_out2_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    TEST_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TEST_clk_wiz_0_0
  To Clock:  clkfbout_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TEST_clk_wiz_0_0_1
  To Clock:  clk_out1_TEST_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.024ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[1]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.106    99.073    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.644    TEST_i/test_0/inst/data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.644    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.024    

Slack (MET) :             95.024ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[2]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.106    99.073    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.644    TEST_i/test_0/inst/data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.644    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.024    

Slack (MET) :             95.024ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[3]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.106    99.073    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.644    TEST_i/test_0/inst/data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.644    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.024    

Slack (MET) :             95.024ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[4]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.106    99.073    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.644    TEST_i/test_0/inst/data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         98.644    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.024    

Slack (MET) :             95.024ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[5]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.106    99.073    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.644    TEST_i/test_0/inst/data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         98.644    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.024    

Slack (MET) :             95.125ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.120ns (26.063%)  route 3.177ns (73.937%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 98.608 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.543     3.519    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y4           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.517    98.608    TEST_i/test_0/inst/clk
    SLICE_X4Y4           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[0]/C
                         clock pessimism              0.570    99.178    
                         clock uncertainty           -0.106    99.072    
    SLICE_X4Y4           FDRE (Setup_fdre_C_R)       -0.429    98.643    TEST_i/test_0/inst/data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.643    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                 95.125    

Slack (MET) :             95.708ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.797     2.949    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[21]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.106    99.086    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    98.657    TEST_i/test_0/inst/cnt_n_reg[21]
  -------------------------------------------------------------------
                         required time                         98.657    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 95.708    

Slack (MET) :             95.708ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.797     2.949    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[22]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.106    99.086    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    98.657    TEST_i/test_0/inst/cnt_n_reg[22]
  -------------------------------------------------------------------
                         required time                         98.657    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 95.708    

Slack (MET) :             95.708ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.797     2.949    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[23]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.106    99.086    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    98.657    TEST_i/test_0/inst/cnt_n_reg[23]
  -------------------------------------------------------------------
                         required time                         98.657    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 95.708    

Slack (MET) :             95.846ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.828ns (23.046%)  route 2.765ns (76.954%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.659     2.811    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y7           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[17]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.106    99.086    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429    98.657    TEST_i/test_0/inst/cnt_n_reg[17]
  -------------------------------------------------------------------
                         required time                         98.657    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                 95.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/rgb_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X3Y4           FDRE                                         r  TEST_i/test_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  TEST_i/test_0/inst/cnt_reg[0]/Q
                         net (fo=4, routed)           0.114    -0.301    TEST_i/test_0/inst/cnt[0]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.045    -0.256 r  TEST_i/test_0/inst/rgb_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    TEST_i/test_0/inst/rgb_data[0]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  TEST_i/test_0/inst/rgb_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X2Y4           FDRE                                         r  TEST_i/test_0/inst/rgb_data_reg[0]/C
                         clock pessimism              0.247    -0.543    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.121    -0.422    TEST_i/test_0/inst/rgb_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/io0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.568    -0.558    TEST_i/test_0/inst/clk
    SLICE_X4Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  TEST_i/test_0/inst/cnt_a_reg[7]/Q
                         net (fo=2, routed)           0.077    -0.354    TEST_i/test_0/inst/cnt_a_reg__0[7]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.099    -0.255 r  TEST_i/test_0/inst/io0_i_1/O
                         net (fo=1, routed)           0.000    -0.255    TEST_i/test_0/inst/io0_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  TEST_i/test_0/inst/io0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.838    -0.791    TEST_i/test_0/inst/clk
    SLICE_X4Y6           FDRE                                         r  TEST_i/test_0/inst/io0_reg/C
                         clock pessimism              0.233    -0.558    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.092    -0.466    TEST_i/test_0/inst/io0_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.863%)  route 0.166ns (47.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X1Y3           FDRE                                         r  TEST_i/test_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  TEST_i/test_0/inst/state_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.250    TEST_i/test_0/inst/state_reg_n_0_[0]
    SLICE_X2Y2           LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  TEST_i/test_0/inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    TEST_i/test_0/inst/state[1]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  TEST_i/test_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.840    -0.789    TEST_i/test_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  TEST_i/test_0/inst/state_reg[1]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.120    -0.419    TEST_i/test_0/inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/dac_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/adc_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.581    -0.545    TEST_i/test_0/inst/clk
    SLICE_X39Y23         FDRE                                         r  TEST_i/test_0/inst/dac_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  TEST_i/test_0/inst/dac_cnt_reg[4]/Q
                         net (fo=5, routed)           0.172    -0.232    TEST_i/test_0/inst/dac_cnt[4]
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  TEST_i/test_0/inst/adc_en_i_1/O
                         net (fo=1, routed)           0.000    -0.187    TEST_i/test_0/inst/adc_en_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/adc_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.778    TEST_i/test_0/inst/clk
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/adc_en_reg/C
                         clock pessimism              0.248    -0.530    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.120    -0.410    TEST_i/test_0/inst/adc_en_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/dac_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.000%)  route 0.151ns (42.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.581    -0.545    TEST_i/test_0/inst/clk
    SLICE_X38Y23         FDRE                                         r  TEST_i/test_0/inst/dac_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  TEST_i/test_0/inst/dac_cnt_reg[2]/Q
                         net (fo=10, routed)          0.151    -0.230    TEST_i/test_0/inst/dac_cnt[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.185 r  TEST_i/test_0/inst/sync_i_1/O
                         net (fo=1, routed)           0.000    -0.185    TEST_i/test_0/inst/sync_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.778    TEST_i/test_0/inst/clk
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/sync_reg/C
                         clock pessimism              0.248    -0.530    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.121    -0.409    TEST_i/test_0/inst/sync_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/send_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.949%)  route 0.128ns (38.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X2Y3           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  TEST_i/test_0/inst/send_cnt_reg[2]/Q
                         net (fo=11, routed)          0.128    -0.264    TEST_i/test_0/inst/send_cnt_reg_n_0_[2]
    SLICE_X3Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.219 r  TEST_i/test_0/inst/send_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    TEST_i/test_0/inst/p_1_in[4]
    SLICE_X3Y3           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X3Y3           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[4]/C
                         clock pessimism              0.247    -0.543    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.091    -0.452    TEST_i/test_0/inst/send_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/dac_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.245%)  route 0.163ns (43.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.581    -0.545    TEST_i/test_0/inst/clk
    SLICE_X38Y23         FDRE                                         r  TEST_i/test_0/inst/dac_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  TEST_i/test_0/inst/dac_cnt_reg[0]/Q
                         net (fo=10, routed)          0.163    -0.219    TEST_i/test_0/inst/dac_cnt[0]
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  TEST_i/test_0/inst/din_i_1/O
                         net (fo=1, routed)           0.000    -0.174    TEST_i/test_0/inst/din_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.778    TEST_i/test_0/inst/clk
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/din_reg/C
                         clock pessimism              0.248    -0.530    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.121    -0.409    TEST_i/test_0/inst/din_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  TEST_i/test_0/inst/cnt_a_reg[1]/Q
                         net (fo=6, routed)           0.143    -0.272    TEST_i/test_0/inst/cnt_a_reg_n_0_[1]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  TEST_i/test_0/inst/cnt_a[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    TEST_i/test_0/inst/p_0_in[5]
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[5]/C
                         clock pessimism              0.234    -0.556    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.092    -0.464    TEST_i/test_0/inst/cnt_a_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.562%)  route 0.178ns (48.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.569    -0.557    TEST_i/test_0/inst/clk
    SLICE_X3Y7           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  TEST_i/test_0/inst/cnt_a_reg[0]/Q
                         net (fo=7, routed)           0.178    -0.239    TEST_i/test_0/inst/cnt_a_reg_n_0_[0]
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.048    -0.191 r  TEST_i/test_0/inst/cnt_a[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    TEST_i/test_0/inst/p_0_in[2]
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[2]/C
                         clock pessimism              0.250    -0.540    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.107    -0.433    TEST_i/test_0/inst/cnt_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/send_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.660%)  route 0.160ns (43.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.571    -0.555    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  TEST_i/test_0/inst/send_cnt_reg[6]/Q
                         net (fo=11, routed)          0.160    -0.232    TEST_i/test_0/inst/send_cnt_reg_n_0_[6]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  TEST_i/test_0/inst/send_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    TEST_i/test_0/inst/p_1_in[8]
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.840    -0.789    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
                         clock pessimism              0.234    -0.555    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.121    -0.434    TEST_i/test_0/inst/send_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TEST_clk_wiz_0_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y22     TEST_i/test_0/inst/adc_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y7       TEST_i/test_0/inst/cnt_a_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y6       TEST_i/test_0/inst/cnt_a_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y7       TEST_i/test_0/inst/cnt_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y22     TEST_i/test_0/inst/adc_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y7       TEST_i/test_0/inst/cnt_a_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y6       TEST_i/test_0/inst/cnt_a_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y6       TEST_i/test_0/inst/cnt_a_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y6       TEST_i/test_0/inst/cnt_a_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y6       TEST_i/test_0/inst/cnt_a_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_TEST_clk_wiz_0_0_1
  To Clock:  clk_out2_TEST_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_TEST_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    TEST_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TEST_clk_wiz_0_0_1
  To Clock:  clkfbout_TEST_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TEST_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TEST_clk_wiz_0_0_1
  To Clock:  clk_out1_TEST_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       95.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[1]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[2]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[3]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[4]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[5]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.120ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.120ns (26.063%)  route 3.177ns (73.937%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 98.608 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.543     3.519    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y4           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.517    98.608    TEST_i/test_0/inst/clk
    SLICE_X4Y4           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[0]/C
                         clock pessimism              0.570    99.178    
                         clock uncertainty           -0.111    99.068    
    SLICE_X4Y4           FDRE (Setup_fdre_C_R)       -0.429    98.639    TEST_i/test_0/inst/data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.639    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                 95.120    

Slack (MET) :             95.703ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.797     2.949    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[21]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    98.653    TEST_i/test_0/inst/cnt_n_reg[21]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 95.703    

Slack (MET) :             95.703ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.797     2.949    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[22]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    98.653    TEST_i/test_0/inst/cnt_n_reg[22]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 95.703    

Slack (MET) :             95.703ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.797     2.949    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[23]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    98.653    TEST_i/test_0/inst/cnt_n_reg[23]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 95.703    

Slack (MET) :             95.842ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.828ns (23.046%)  route 2.765ns (76.954%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.659     2.811    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y7           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[17]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429    98.653    TEST_i/test_0/inst/cnt_n_reg[17]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                 95.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/rgb_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X3Y4           FDRE                                         r  TEST_i/test_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  TEST_i/test_0/inst/cnt_reg[0]/Q
                         net (fo=4, routed)           0.114    -0.301    TEST_i/test_0/inst/cnt[0]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.045    -0.256 r  TEST_i/test_0/inst/rgb_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    TEST_i/test_0/inst/rgb_data[0]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  TEST_i/test_0/inst/rgb_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X2Y4           FDRE                                         r  TEST_i/test_0/inst/rgb_data_reg[0]/C
                         clock pessimism              0.247    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.121    -0.312    TEST_i/test_0/inst/rgb_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/io0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.568    -0.558    TEST_i/test_0/inst/clk
    SLICE_X4Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  TEST_i/test_0/inst/cnt_a_reg[7]/Q
                         net (fo=2, routed)           0.077    -0.354    TEST_i/test_0/inst/cnt_a_reg__0[7]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.099    -0.255 r  TEST_i/test_0/inst/io0_i_1/O
                         net (fo=1, routed)           0.000    -0.255    TEST_i/test_0/inst/io0_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  TEST_i/test_0/inst/io0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.838    -0.791    TEST_i/test_0/inst/clk
    SLICE_X4Y6           FDRE                                         r  TEST_i/test_0/inst/io0_reg/C
                         clock pessimism              0.233    -0.558    
                         clock uncertainty            0.111    -0.448    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.092    -0.356    TEST_i/test_0/inst/io0_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.863%)  route 0.166ns (47.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X1Y3           FDRE                                         r  TEST_i/test_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  TEST_i/test_0/inst/state_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.250    TEST_i/test_0/inst/state_reg_n_0_[0]
    SLICE_X2Y2           LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  TEST_i/test_0/inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    TEST_i/test_0/inst/state[1]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  TEST_i/test_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.840    -0.789    TEST_i/test_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  TEST_i/test_0/inst/state_reg[1]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.111    -0.429    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.120    -0.309    TEST_i/test_0/inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/dac_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/adc_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.581    -0.545    TEST_i/test_0/inst/clk
    SLICE_X39Y23         FDRE                                         r  TEST_i/test_0/inst/dac_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  TEST_i/test_0/inst/dac_cnt_reg[4]/Q
                         net (fo=5, routed)           0.172    -0.232    TEST_i/test_0/inst/dac_cnt[4]
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  TEST_i/test_0/inst/adc_en_i_1/O
                         net (fo=1, routed)           0.000    -0.187    TEST_i/test_0/inst/adc_en_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/adc_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.778    TEST_i/test_0/inst/clk
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/adc_en_reg/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.111    -0.420    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.120    -0.300    TEST_i/test_0/inst/adc_en_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/dac_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.000%)  route 0.151ns (42.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.581    -0.545    TEST_i/test_0/inst/clk
    SLICE_X38Y23         FDRE                                         r  TEST_i/test_0/inst/dac_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  TEST_i/test_0/inst/dac_cnt_reg[2]/Q
                         net (fo=10, routed)          0.151    -0.230    TEST_i/test_0/inst/dac_cnt[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.185 r  TEST_i/test_0/inst/sync_i_1/O
                         net (fo=1, routed)           0.000    -0.185    TEST_i/test_0/inst/sync_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.778    TEST_i/test_0/inst/clk
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/sync_reg/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.111    -0.420    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.121    -0.299    TEST_i/test_0/inst/sync_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/send_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.949%)  route 0.128ns (38.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X2Y3           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  TEST_i/test_0/inst/send_cnt_reg[2]/Q
                         net (fo=11, routed)          0.128    -0.264    TEST_i/test_0/inst/send_cnt_reg_n_0_[2]
    SLICE_X3Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.219 r  TEST_i/test_0/inst/send_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    TEST_i/test_0/inst/p_1_in[4]
    SLICE_X3Y3           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X3Y3           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[4]/C
                         clock pessimism              0.247    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.091    -0.342    TEST_i/test_0/inst/send_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/dac_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.245%)  route 0.163ns (43.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.581    -0.545    TEST_i/test_0/inst/clk
    SLICE_X38Y23         FDRE                                         r  TEST_i/test_0/inst/dac_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  TEST_i/test_0/inst/dac_cnt_reg[0]/Q
                         net (fo=10, routed)          0.163    -0.219    TEST_i/test_0/inst/dac_cnt[0]
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  TEST_i/test_0/inst/din_i_1/O
                         net (fo=1, routed)           0.000    -0.174    TEST_i/test_0/inst/din_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.778    TEST_i/test_0/inst/clk
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/din_reg/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.111    -0.420    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.121    -0.299    TEST_i/test_0/inst/din_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  TEST_i/test_0/inst/cnt_a_reg[1]/Q
                         net (fo=6, routed)           0.143    -0.272    TEST_i/test_0/inst/cnt_a_reg_n_0_[1]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  TEST_i/test_0/inst/cnt_a[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    TEST_i/test_0/inst/p_0_in[5]
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[5]/C
                         clock pessimism              0.234    -0.556    
                         clock uncertainty            0.111    -0.446    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.092    -0.354    TEST_i/test_0/inst/cnt_a_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.562%)  route 0.178ns (48.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.569    -0.557    TEST_i/test_0/inst/clk
    SLICE_X3Y7           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  TEST_i/test_0/inst/cnt_a_reg[0]/Q
                         net (fo=7, routed)           0.178    -0.239    TEST_i/test_0/inst/cnt_a_reg_n_0_[0]
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.048    -0.191 r  TEST_i/test_0/inst/cnt_a[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    TEST_i/test_0/inst/p_0_in[2]
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[2]/C
                         clock pessimism              0.250    -0.540    
                         clock uncertainty            0.111    -0.430    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.107    -0.323    TEST_i/test_0/inst/cnt_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/send_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.660%)  route 0.160ns (43.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.571    -0.555    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  TEST_i/test_0/inst/send_cnt_reg[6]/Q
                         net (fo=11, routed)          0.160    -0.232    TEST_i/test_0/inst/send_cnt_reg_n_0_[6]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  TEST_i/test_0/inst/send_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    TEST_i/test_0/inst/p_1_in[8]
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.840    -0.789    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.111    -0.445    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.121    -0.324    TEST_i/test_0/inst/send_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TEST_clk_wiz_0_0
  To Clock:  clk_out1_TEST_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[1]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[2]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[3]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[4]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.019ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.120ns (25.459%)  route 3.279ns (74.541%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 98.609 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.645     3.620    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.518    98.609    TEST_i/test_0/inst/clk
    SLICE_X4Y2           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[5]/C
                         clock pessimism              0.570    99.179    
                         clock uncertainty           -0.111    99.069    
    SLICE_X4Y2           FDRE (Setup_fdre_C_R)       -0.429    98.640    TEST_i/test_0/inst/data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         98.640    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 95.019    

Slack (MET) :             95.120ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/data_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.120ns (26.063%)  route 3.177ns (73.937%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 98.608 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.640    -0.779    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  TEST_i/test_0/inst/send_cnt_reg[8]/Q
                         net (fo=11, routed)          0.991     0.730    TEST_i/test_0/inst/send_cnt_reg_n_0_[8]
    SLICE_X1Y2           LUT5 (Prop_lut5_I4_O)        0.152     0.882 r  TEST_i/test_0/inst/data_cnt[5]_i_6/O
                         net (fo=1, routed)           0.811     1.693    TEST_i/test_0/inst/data_cnt[5]_i_6_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I2_O)        0.326     2.019 r  TEST_i/test_0/inst/data_cnt[5]_i_4/O
                         net (fo=4, routed)           0.832     2.851    TEST_i/test_0/inst/data_cnt[5]_i_4_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  TEST_i/test_0/inst/data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.543     3.519    TEST_i/test_0/inst/data_cnt[5]_i_1_n_0
    SLICE_X4Y4           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.517    98.608    TEST_i/test_0/inst/clk
    SLICE_X4Y4           FDRE                                         r  TEST_i/test_0/inst/data_cnt_reg[0]/C
                         clock pessimism              0.570    99.178    
                         clock uncertainty           -0.111    99.068    
    SLICE_X4Y4           FDRE (Setup_fdre_C_R)       -0.429    98.639    TEST_i/test_0/inst/data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.639    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                 95.120    

Slack (MET) :             95.703ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.797     2.949    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[21]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    98.653    TEST_i/test_0/inst/cnt_n_reg[21]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 95.703    

Slack (MET) :             95.703ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.797     2.949    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[22]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    98.653    TEST_i/test_0/inst/cnt_n_reg[22]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 95.703    

Slack (MET) :             95.703ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.191%)  route 2.903ns (77.809%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.797     2.949    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y8           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[23]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X5Y8           FDRE (Setup_fdre_C_R)       -0.429    98.653    TEST_i/test_0/inst/cnt_n_reg[23]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 95.703    

Slack (MET) :             95.842ns  (required time - arrival time)
  Source:                 TEST_i/test_0/inst/cnt_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_n_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@100.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.828ns (23.046%)  route 2.765ns (76.954%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 98.607 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.637    -0.782    TEST_i/test_0/inst/clk
    SLICE_X5Y3           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456    -0.326 f  TEST_i/test_0/inst/cnt_n_reg[1]/Q
                         net (fo=2, routed)           1.005     0.679    TEST_i/test_0/inst/cnt_n[1]
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.124     0.803 f  TEST_i/test_0/inst/cnt_n[0]_i_4/O
                         net (fo=1, routed)           0.790     1.594    TEST_i/test_0/inst/cnt_n[0]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.124     1.718 f  TEST_i/test_0/inst/cnt_n[0]_i_2/O
                         net (fo=4, routed)           0.311     2.028    TEST_i/test_0/inst/cnt_n[0]_i_2_n_0
    SLICE_X4Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.152 r  TEST_i/test_0/inst/cnt_n[23]_i_1/O
                         net (fo=23, routed)          0.659     2.811    TEST_i/test_0/inst/cnt_n[23]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    95.394 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    97.000    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.091 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.516    98.607    TEST_i/test_0/inst/clk
    SLICE_X5Y7           FDRE                                         r  TEST_i/test_0/inst/cnt_n_reg[17]/C
                         clock pessimism              0.585    99.192    
                         clock uncertainty           -0.111    99.082    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429    98.653    TEST_i/test_0/inst/cnt_n_reg[17]
  -------------------------------------------------------------------
                         required time                         98.653    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                 95.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/rgb_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X3Y4           FDRE                                         r  TEST_i/test_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  TEST_i/test_0/inst/cnt_reg[0]/Q
                         net (fo=4, routed)           0.114    -0.301    TEST_i/test_0/inst/cnt[0]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.045    -0.256 r  TEST_i/test_0/inst/rgb_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    TEST_i/test_0/inst/rgb_data[0]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  TEST_i/test_0/inst/rgb_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X2Y4           FDRE                                         r  TEST_i/test_0/inst/rgb_data_reg[0]/C
                         clock pessimism              0.247    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.121    -0.312    TEST_i/test_0/inst/rgb_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/io0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.568    -0.558    TEST_i/test_0/inst/clk
    SLICE_X4Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.128    -0.430 r  TEST_i/test_0/inst/cnt_a_reg[7]/Q
                         net (fo=2, routed)           0.077    -0.354    TEST_i/test_0/inst/cnt_a_reg__0[7]
    SLICE_X4Y6           LUT2 (Prop_lut2_I0_O)        0.099    -0.255 r  TEST_i/test_0/inst/io0_i_1/O
                         net (fo=1, routed)           0.000    -0.255    TEST_i/test_0/inst/io0_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  TEST_i/test_0/inst/io0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.838    -0.791    TEST_i/test_0/inst/clk
    SLICE_X4Y6           FDRE                                         r  TEST_i/test_0/inst/io0_reg/C
                         clock pessimism              0.233    -0.558    
                         clock uncertainty            0.111    -0.448    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.092    -0.356    TEST_i/test_0/inst/io0_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.863%)  route 0.166ns (47.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X1Y3           FDRE                                         r  TEST_i/test_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  TEST_i/test_0/inst/state_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.250    TEST_i/test_0/inst/state_reg_n_0_[0]
    SLICE_X2Y2           LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  TEST_i/test_0/inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    TEST_i/test_0/inst/state[1]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  TEST_i/test_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.840    -0.789    TEST_i/test_0/inst/clk
    SLICE_X2Y2           FDRE                                         r  TEST_i/test_0/inst/state_reg[1]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.111    -0.429    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.120    -0.309    TEST_i/test_0/inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/dac_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/adc_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.581    -0.545    TEST_i/test_0/inst/clk
    SLICE_X39Y23         FDRE                                         r  TEST_i/test_0/inst/dac_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  TEST_i/test_0/inst/dac_cnt_reg[4]/Q
                         net (fo=5, routed)           0.172    -0.232    TEST_i/test_0/inst/dac_cnt[4]
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  TEST_i/test_0/inst/adc_en_i_1/O
                         net (fo=1, routed)           0.000    -0.187    TEST_i/test_0/inst/adc_en_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/adc_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.778    TEST_i/test_0/inst/clk
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/adc_en_reg/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.111    -0.420    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.120    -0.300    TEST_i/test_0/inst/adc_en_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/dac_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.000%)  route 0.151ns (42.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.581    -0.545    TEST_i/test_0/inst/clk
    SLICE_X38Y23         FDRE                                         r  TEST_i/test_0/inst/dac_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  TEST_i/test_0/inst/dac_cnt_reg[2]/Q
                         net (fo=10, routed)          0.151    -0.230    TEST_i/test_0/inst/dac_cnt[2]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.185 r  TEST_i/test_0/inst/sync_i_1/O
                         net (fo=1, routed)           0.000    -0.185    TEST_i/test_0/inst/sync_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.778    TEST_i/test_0/inst/clk
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/sync_reg/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.111    -0.420    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.121    -0.299    TEST_i/test_0/inst/sync_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/send_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.949%)  route 0.128ns (38.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X2Y3           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  TEST_i/test_0/inst/send_cnt_reg[2]/Q
                         net (fo=11, routed)          0.128    -0.264    TEST_i/test_0/inst/send_cnt_reg_n_0_[2]
    SLICE_X3Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.219 r  TEST_i/test_0/inst/send_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    TEST_i/test_0/inst/p_1_in[4]
    SLICE_X3Y3           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X3Y3           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[4]/C
                         clock pessimism              0.247    -0.543    
                         clock uncertainty            0.111    -0.433    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.091    -0.342    TEST_i/test_0/inst/send_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/dac_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/din_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.245%)  route 0.163ns (43.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.581    -0.545    TEST_i/test_0/inst/clk
    SLICE_X38Y23         FDRE                                         r  TEST_i/test_0/inst/dac_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  TEST_i/test_0/inst/dac_cnt_reg[0]/Q
                         net (fo=10, routed)          0.163    -0.219    TEST_i/test_0/inst/dac_cnt[0]
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  TEST_i/test_0/inst/din_i_1/O
                         net (fo=1, routed)           0.000    -0.174    TEST_i/test_0/inst/din_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.851    -0.778    TEST_i/test_0/inst/clk
    SLICE_X38Y22         FDRE                                         r  TEST_i/test_0/inst/din_reg/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.111    -0.420    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.121    -0.299    TEST_i/test_0/inst/din_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.570    -0.556    TEST_i/test_0/inst/clk
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  TEST_i/test_0/inst/cnt_a_reg[1]/Q
                         net (fo=6, routed)           0.143    -0.272    TEST_i/test_0/inst/cnt_a_reg_n_0_[1]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  TEST_i/test_0/inst/cnt_a[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    TEST_i/test_0/inst/p_0_in[5]
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[5]/C
                         clock pessimism              0.234    -0.556    
                         clock uncertainty            0.111    -0.446    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.092    -0.354    TEST_i/test_0/inst/cnt_a_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/cnt_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/cnt_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.562%)  route 0.178ns (48.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.569    -0.557    TEST_i/test_0/inst/clk
    SLICE_X3Y7           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  TEST_i/test_0/inst/cnt_a_reg[0]/Q
                         net (fo=7, routed)           0.178    -0.239    TEST_i/test_0/inst/cnt_a_reg_n_0_[0]
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.048    -0.191 r  TEST_i/test_0/inst/cnt_a[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    TEST_i/test_0/inst/p_0_in[2]
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.839    -0.790    TEST_i/test_0/inst/clk
    SLICE_X3Y6           FDRE                                         r  TEST_i/test_0/inst/cnt_a_reg[2]/C
                         clock pessimism              0.250    -0.540    
                         clock uncertainty            0.111    -0.430    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.107    -0.323    TEST_i/test_0/inst/cnt_a_reg[2]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 TEST_i/test_0/inst/send_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TEST_i/test_0/inst/send_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TEST_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_TEST_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TEST_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.660%)  route 0.160ns (43.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.571    -0.555    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  TEST_i/test_0/inst/send_cnt_reg[6]/Q
                         net (fo=11, routed)          0.160    -0.232    TEST_i/test_0/inst/send_cnt_reg_n_0_[6]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  TEST_i/test_0/inst/send_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    TEST_i/test_0/inst/p_1_in[8]
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TEST_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    TEST_i/clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  TEST_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    TEST_i/clk_wiz_0/inst/clk_in1_TEST_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    TEST_i/clk_wiz_0/inst/clk_out1_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.840    -0.789    TEST_i/test_0/inst/clk
    SLICE_X2Y1           FDRE                                         r  TEST_i/test_0/inst/send_cnt_reg[8]/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.111    -0.445    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.121    -0.324    TEST_i/test_0/inst/send_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.137    





