{"vcs1":{"timestamp_begin":1696332519.463202733, "rt":15.81, "ut":14.11, "st":0.66}}
{"vcselab":{"timestamp_begin":1696332535.370057750, "rt":1.61, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1696332537.065049961, "rt":0.46, "ut":0.26, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696332518.614412661}
{"VCS_COMP_START_TIME": 1696332518.614412661}
{"VCS_COMP_END_TIME": 1696332537.710051938}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390768}}
{"stitch_vcselab": {"peak_mem": 227832}}
