#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x558a88890b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x558a88890d00 .scope module, "axi_tb" "axi_tb" 3 6;
 .timescale -9 -10;
P_0x558a888aa720 .param/l "BAUD_IN_CLOCKS_500M" 0 3 76, +C4<00000000000000000001000011110100>;
P_0x558a888aa760 .param/l "C_BAUDRATE" 0 3 20, +C4<00000000000000011100001000000000>;
P_0x558a888aa7a0 .param/l "C_DATA_BITS" 0 3 21, +C4<00000000000000000000000000001000>;
P_0x558a888aa7e0 .param/str "C_FAMILY" 0 3 13, "virtex6";
P_0x558a888aa820 .param/l "C_ODD_PARITY" 0 3 23, +C4<00000000000000000000000000000000>;
P_0x558a888aa860 .param/l "C_S_AXI_ACLK_FREQ_HZ" 0 3 14, +C4<00000101111101011110000100000000>;
P_0x558a888aa8a0 .param/l "C_S_AXI_ADDR_WIDTH" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x558a888aa8e0 .param/l "C_S_AXI_DATA_WIDTH" 0 3 17, +C4<00000000000000000000000000100000>;
P_0x558a888aa920 .param/str "C_S_AXI_PROTOCOL" 0 3 18, "AXI4LITE";
P_0x558a888aa960 .param/l "C_USE_PARITY" 0 3 22, +C4<00000000000000000000000000000000>;
v0x558a888c8c30_0 .var "Clk_50M", 0 0;
v0x558a888c8d80_0 .net "Empty", 0 0, v0x558a888c5970_0;  1 drivers
v0x558a888c8e40_0 .var "Enable_rx", 0 0;
v0x558a888c8f30_0 .var "Enable_tx", 0 0;
v0x558a888c9020_0 .net "Full", 0 0, v0x558a888c78e0_0;  1 drivers
v0x558a888c9110_0 .var "RX", 0 0;
v0x558a888c9200_0 .net "RX_data", 7 0, v0x558a888c5d90_0;  1 drivers
v0x558a888c92f0_0 .var "S_AXI_ACLK", 0 0;
v0x558a888c9390_0 .var "S_AXI_ARESETN", 0 0;
v0x558a888c9550_0 .net "TX", 0 0, v0x558a888c6df0_0;  1 drivers
v0x558a888c95f0_0 .var "TX_data", 7 0;
v0x558a888c9690_0 .var "rd_uart_en", 0 0;
v0x558a888c9780 .array "testMem", 0 511, 7 0;
o0x7fc7abe62918 .functor BUFZ 1, C4<z>; HiZ drive
v0x558a888c9840_0 .net "wr_uart_en", 0 0, o0x7fc7abe62918;  0 drivers
S_0x558a88865390 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 163, 3 163 0, S_0x558a88890d00;
 .timescale -9 -10;
v0x558a8889b2c0_0 .var/2s "i", 31 0;
S_0x558a888c4840 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 197, 3 197 0, S_0x558a88890d00;
 .timescale -9 -10;
v0x558a8889a9a0_0 .var/2s "i", 31 0;
S_0x558a888c4a80 .scope module, "UART" "UART" 3 135, 4 5 0, S_0x558a88890d00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Resetn";
    .port_info 2 /INPUT 1 "RX";
    .port_info 3 /INPUT 1 "rd_uart_en";
    .port_info 4 /INPUT 1 "Enable_rx";
    .port_info 5 /OUTPUT 8 "RX_data";
    .port_info 6 /OUTPUT 1 "Empty";
    .port_info 7 /INPUT 8 "TX_data";
    .port_info 8 /INPUT 1 "Enable_tx";
    .port_info 9 /INPUT 1 "wr_uart_en";
    .port_info 10 /OUTPUT 1 "Full";
    .port_info 11 /OUTPUT 1 "TX";
P_0x558a8889b940 .param/l "C_BAUDRATE" 0 4 7, +C4<00000000000000011100001000000000>;
P_0x558a8889b980 .param/l "C_SYSTEM_FREQ" 0 4 8, +C4<00000010111110101111000010000000>;
v0x558a888c7550_0 .net "Clk", 0 0, v0x558a888c8c30_0;  1 drivers
v0x558a888c7610_0 .net "Empty", 0 0, v0x558a888c5970_0;  alias, 1 drivers
v0x558a888c76d0_0 .net "Enable_rx", 0 0, v0x558a888c8e40_0;  1 drivers
v0x558a888c7770_0 .net "Enable_tx", 0 0, v0x558a888c8f30_0;  1 drivers
v0x558a888c7840_0 .net "Frame_error", 0 0, v0x558a888c5ae0_0;  1 drivers
v0x558a888c78e0_0 .var "Full", 0 0;
v0x558a888c7980_0 .net "Overrun", 0 0, v0x558a888c5ba0_0;  1 drivers
v0x558a888c7a50_0 .net "RX", 0 0, v0x558a888c9110_0;  1 drivers
v0x558a888c7b20_0 .net "RX_data", 7 0, v0x558a888c5d90_0;  alias, 1 drivers
v0x558a888c7c80_0 .net "Resetn", 0 0, v0x558a888c9390_0;  1 drivers
v0x558a888c7d20_0 .net "TX", 0 0, v0x558a888c6df0_0;  alias, 1 drivers
v0x558a888c7df0_0 .net "TX_data", 7 0, v0x558a888c95f0_0;  1 drivers
v0x558a888c7ec0_0 .net "baud_tick", 0 0, v0x558a888a1310_0;  1 drivers
v0x558a888c7f60_0 .net "rd_uart_en", 0 0, v0x558a888c9690_0;  1 drivers
v0x558a888c8030_0 .net "wr_uart_en", 0 0, o0x7fc7abe62918;  alias, 0 drivers
S_0x558a888c4ec0 .scope module, "UART_bridge" "bridge" 4 60, 5 3 0, S_0x558a888c4a80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Resetn";
    .port_info 2 /OUTPUT 1 "baud_tick";
P_0x558a8888e880 .param/l "COUNTER_MAX" 0 5 16, +C4<00000000000000000000000000011011>;
P_0x558a8888e8c0 .param/l "COUNTER_WIDTH" 0 5 18, +C4<00000000000000000000000000000101>;
P_0x558a8888e900 .param/l "C_BAUDRATE" 0 5 5, +C4<00000000000000011100001000000000>;
P_0x558a8888e940 .param/l "C_SYSTEM_FREQ" 0 5 6, +C4<00000101111101011110000100000000>;
v0x558a88899c50_0 .net "Clk", 0 0, v0x558a888c8c30_0;  alias, 1 drivers
v0x558a888a5480_0 .net "Resetn", 0 0, v0x558a888c9390_0;  alias, 1 drivers
v0x558a888a5550_0 .var "baud_counter", 4 0;
v0x558a888a1310_0 .var "baud_tick", 0 0;
E_0x558a88871800/0 .event negedge, v0x558a888a5480_0;
E_0x558a88871800/1 .event posedge, v0x558a88899c50_0;
E_0x558a88871800 .event/or E_0x558a88871800/0, E_0x558a88871800/1;
S_0x558a888c5440 .scope module, "UART_receive_controller" "UART_receive_controller" 4 69, 6 40 0, S_0x558a888c4a80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Resetn";
    .port_info 2 /INPUT 1 "Enable";
    .port_info 3 /INPUT 1 "Unload_data";
    .port_info 4 /INPUT 1 "baud_tick";
    .port_info 5 /OUTPUT 8 "RX_data";
    .port_info 6 /OUTPUT 1 "Empty";
    .port_info 7 /OUTPUT 1 "Overrun";
    .port_info 8 /OUTPUT 1 "Frame_error";
    .port_info 9 /INPUT 1 "UART_RX_I";
P_0x558a888a75a0 .param/l "COUNTER_MAX" 0 6 65, +C4<00000000000000000000000110110010>;
P_0x558a888a75e0 .param/l "COUNTER_WIDTH" 0 6 66, +C4<00000000000000000000000000001001>;
P_0x558a888a7620 .param/l "C_BAUDRATE" 0 6 42, +C4<00000000000000011100001000000000>;
P_0x558a888a7660 .param/l "C_SYSTEM_FREQ" 0 6 43, +C4<00000010111110101111000010000000>;
enum0x558a888204e0 .enum4 (2)
   "S_RXC_IDLE" 2'b00,
   "S_RXC_SYNC" 2'b01,
   "S_RXC_ASSEMBLE_DATA" 2'b10,
   "S_RXC_STOP_BIT" 2'b11
 ;
v0x558a888a13b0_0 .net "Clk", 0 0, v0x558a888c8c30_0;  alias, 1 drivers
v0x558a888c5970_0 .var "Empty", 0 0;
v0x558a888c5a10_0 .net "Enable", 0 0, v0x558a888c8e40_0;  alias, 1 drivers
v0x558a888c5ae0_0 .var "Frame_error", 0 0;
v0x558a888c5ba0_0 .var "Overrun", 0 0;
v0x558a888c5cb0_0 .var "RXC_state", 1 0;
v0x558a888c5d90_0 .var "RX_data", 7 0;
v0x558a888c5e70_0 .var "RX_data_in", 0 0;
v0x558a888c5f30_0 .net "Resetn", 0 0, v0x558a888c9390_0;  alias, 1 drivers
v0x558a888c5fd0_0 .net "UART_RX_I", 0 0, v0x558a888c9110_0;  alias, 1 drivers
v0x558a888c6070_0 .net "Unload_data", 0 0, v0x558a888c9690_0;  alias, 1 drivers
v0x558a888c6130_0 .net "baud_tick", 0 0, v0x558a888a1310_0;  alias, 1 drivers
v0x558a888c6200_0 .var "clock_count", 9 0;
v0x558a888c62c0_0 .var "data_buffer", 7 0;
v0x558a888c63a0_0 .var "data_count", 2 0;
v0x558a888c6480_0 .var "tick_count", 3 0;
S_0x558a888c6700 .scope module, "UART_transmit_controller" "UART_transmit_controller" 4 87, 7 1 0, S_0x558a888c4a80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Resetn";
    .port_info 2 /INPUT 1 "Enable";
    .port_info 3 /INPUT 8 "w_data";
    .port_info 4 /INPUT 1 "baud_tick";
    .port_info 5 /OUTPUT 1 "UART_TX_I";
enum0x558a88856840 .enum4 (2)
   "S_TX_IDLE" 2'b00,
   "S_TX_START_BIT" 2'b01,
   "S_TX_TRANSMIT_BITS" 2'b10,
   "S_TX_STOP_BIT" 2'b11
 ;
v0x558a888c6960_0 .net "Clk", 0 0, v0x558a888c8c30_0;  alias, 1 drivers
v0x558a888c6a70_0 .net "Enable", 0 0, v0x558a888c8f30_0;  alias, 1 drivers
v0x558a888c6b30_0 .net "Resetn", 0 0, v0x558a888c9390_0;  alias, 1 drivers
v0x558a888c6c20_0 .var "TX_data_out", 0 0;
v0x558a888c6cc0_0 .var "TX_state", 1 0;
v0x558a888c6df0_0 .var "UART_TX_I", 0 0;
v0x558a888c6eb0_0 .net "baud_tick", 0 0, v0x558a888a1310_0;  alias, 1 drivers
v0x558a888c6fa0_0 .var "clock_count", 9 0;
v0x558a888c7080_0 .var "data_count", 2 0;
v0x558a888c71f0_0 .var "data_shift_out", 7 0;
v0x558a888c72d0_0 .var "tick_count", 3 0;
v0x558a888c73b0_0 .net "w_data", 7 0, v0x558a888c95f0_0;  alias, 1 drivers
S_0x558a888c8150 .scope task, "read_word_uart" "read_word_uart" 3 114, 3 114 0, S_0x558a88890d00;
 .timescale -9 -10;
E_0x558a88873c00 .event posedge, v0x558a888c92f0_0;
TD_axi_tb.read_word_uart ;
    %load/vec4 v0x558a888c8d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c9690_0, 0;
    %vpi_call/w 3 117 "$display", "Read UART Data: %0d", v0x558a888c9200_0 {0 0 0};
    %pushi/vec4 4340, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x558a88873c00;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c9690_0, 0;
T_0.0 ;
    %end;
S_0x558a888c8320 .scope task, "recieve_word_from_uart" "recieve_word_from_uart" 3 100, 3 100 0, S_0x558a88890d00;
 .timescale -9 -10;
v0x558a888c8550_0 .var "tx_data", 7 0;
TD_axi_tb.recieve_word_from_uart ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c8f30_0, 0;
    %load/vec4 v0x558a888c8550_0;
    %assign/vec4 v0x558a888c95f0_0, 0;
    %wait E_0x558a88873c00;
    %end;
S_0x558a888c8650 .scope task, "transmit_word_to_uart" "transmit_word_to_uart" 3 84, 3 84 0, S_0x558a88890d00;
 .timescale -9 -10;
v0x558a888c8b30_0 .var "rx_data", 7 0;
TD_axi_tb.transmit_word_to_uart ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c9110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c8e40_0, 0;
    %pushi/vec4 4340, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x558a88873c00;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %fork t_1, S_0x558a888c8830;
    %jmp t_0;
    .scope S_0x558a888c8830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a888c8a30_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x558a888c8a30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x558a888c8b30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x558a888c9110_0, 0;
    %load/vec4 v0x558a888c8b30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x558a888c8b30_0, 0;
    %pushi/vec4 4340, 0, 32;
T_2.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.9, 5;
    %jmp/1 T_2.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x558a88873c00;
    %jmp T_2.8;
T_2.9 ;
    %pop/vec4 1;
    %load/vec4 v0x558a888c8a30_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x558a888c8a30_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
    .scope S_0x558a888c8650;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c9110_0, 0;
    %pushi/vec4 4340, 0, 32;
T_2.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.11, 5;
    %jmp/1 T_2.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x558a88873c00;
    %jmp T_2.10;
T_2.11 ;
    %pop/vec4 1;
    %end;
S_0x558a888c8830 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 89, 3 89 0, S_0x558a888c8650;
 .timescale -9 -10;
v0x558a888c8a30_0 .var/2s "i", 31 0;
    .scope S_0x558a888c4ec0;
T_3 ;
    %wait E_0x558a88871800;
    %load/vec4 v0x558a888a5480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558a888a5550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888a1310_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x558a888a5550_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x558a888a5550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888a1310_0, 0;
    %load/vec4 v0x558a888a5550_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888a1310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558a888a5550_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558a888c5440;
T_4 ;
    %wait E_0x558a88871800;
    %load/vec4 v0x558a888c5f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558a888c62c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558a888c5d90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558a888c6200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558a888c63a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c5ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c5ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c5970_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558a888c5cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c5e70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558a888c6480_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x558a888c5fd0_0;
    %assign/vec4 v0x558a888c5e70_0, 0;
    %load/vec4 v0x558a888c6070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c5970_0, 0;
T_4.2 ;
    %load/vec4 v0x558a888c5cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558a888c5cb0_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x558a888c5a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0x558a888c5e70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x558a888c5cb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558a888c6200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558a888c63a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c5ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c5ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558a888c6480_0, 0;
T_4.12 ;
T_4.10 ;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x558a888c6480_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a888c6130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558a888c5e70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558a888c6200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558a888c63a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558a888c62c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558a888c6480_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x558a888c5cb0_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x558a888c5e70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a888c6130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x558a888c6480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558a888c6480_0, 0;
T_4.16 ;
T_4.15 ;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x558a888c6480_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a888c6130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v0x558a888c5e70_0;
    %load/vec4 v0x558a888c62c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558a888c62c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558a888c6480_0, 0;
    %load/vec4 v0x558a888c63a0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x558a888c5cb0_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x558a888c63a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558a888c63a0_0, 0;
T_4.21 ;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0x558a888c6130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.22, 4;
    %load/vec4 v0x558a888c6480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558a888c6480_0, 0;
T_4.22 ;
T_4.19 ;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x558a888c6480_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a888c6130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558a888c5cb0_0, 0;
    %load/vec4 v0x558a888c5e70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c5ae0_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c5970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c5ae0_0, 0;
    %load/vec4 v0x558a888c5970_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.28, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.29, 8;
T_4.28 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_4.29, 8;
 ; End of false expr.
    %blend;
T_4.29;
    %assign/vec4 v0x558a888c5ba0_0, 0;
    %load/vec4 v0x558a888c62c0_0;
    %assign/vec4 v0x558a888c5d90_0, 0;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v0x558a888c6130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.30, 4;
    %load/vec4 v0x558a888c6480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558a888c6480_0, 0;
T_4.30 ;
T_4.25 ;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x558a888c6700;
T_5 ;
    %wait E_0x558a88871800;
    %load/vec4 v0x558a888c6b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558a888c6cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558a888c71f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c6df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558a888c72d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558a888c7080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c6c20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x558a888c6c20_0;
    %assign/vec4 v0x558a888c6df0_0, 0;
    %load/vec4 v0x558a888c6cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c6c20_0, 0;
    %load/vec4 v0x558a888c73b0_0;
    %assign/vec4 v0x558a888c71f0_0, 0;
    %load/vec4 v0x558a888c6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c6c20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x558a888c6cc0_0, 0;
T_5.7 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x558a888c72d0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a888c6eb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x558a888c71f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x558a888c6c20_0, 0;
    %load/vec4 v0x558a888c71f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x558a888c71f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558a888c7080_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558a888c6fa0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x558a888c6cc0_0, 0;
T_5.9 ;
    %load/vec4 v0x558a888c6eb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.11, 4;
    %load/vec4 v0x558a888c72d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558a888c72d0_0, 0;
T_5.11 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x558a888c72d0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a888c6eb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0x558a888c71f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x558a888c6c20_0, 0;
    %load/vec4 v0x558a888c71f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x558a888c71f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558a888c6fa0_0, 0;
    %load/vec4 v0x558a888c7080_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558a888c7080_0, 0;
    %load/vec4 v0x558a888c7080_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x558a888c6cc0_0, 0;
T_5.15 ;
T_5.13 ;
    %load/vec4 v0x558a888c6eb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v0x558a888c72d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558a888c72d0_0, 0;
T_5.17 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c6c20_0, 0;
    %load/vec4 v0x558a888c6fa0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x558a888c6fa0_0, 0;
    %load/vec4 v0x558a888c72d0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558a888c6eb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558a888c6cc0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558a888c6fa0_0, 0;
T_5.19 ;
    %load/vec4 v0x558a888c6eb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.21, 4;
    %load/vec4 v0x558a888c72d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558a888c72d0_0, 0;
T_5.21 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558a88890d00;
T_6 ;
    %vpi_call/w 3 9 "$display", "Running axi_tb.sv" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x558a88890d00;
T_7 ;
    %vpi_call/w 3 79 "$display", "BAUD IN CLOCKS %0d", P_0x558a888aa720 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x558a88890d00;
T_8 ;
    %fork t_3, S_0x558a88865390;
    %jmp t_2;
    .scope S_0x558a88865390;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a8889b2c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x558a8889b2c0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x558a8889b2c0_0;
    %pad/s 8;
    %ix/getv/s 4, v0x558a8889b2c0_0;
    %store/vec4a v0x558a888c9780, 4, 0;
    %load/vec4 v0x558a8889b2c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x558a8889b2c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x558a88890d00;
t_2 %join;
    %end;
    .thread T_8;
    .scope S_0x558a88890d00;
T_9 ;
    %vpi_call/w 3 173 "$dumpfile", "axi_tb" {0 0 0};
    %vpi_call/w 3 174 "$dumpvars" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x558a88890d00;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c92f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c92f0_0, 0;
    %delay 10, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x558a88890d00;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c8c30_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c8c30_0, 0;
    %delay 100, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x558a88890d00;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c9110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c8e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c9390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a888c9390_0, 0;
    %wait E_0x558a88873c00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a888c9390_0, 0;
    %end;
    .thread T_12;
    .scope S_0x558a88890d00;
T_13 ;
    %wait E_0x558a88873c00;
    %wait E_0x558a88873c00;
    %fork t_5, S_0x558a888c4840;
    %jmp t_4;
    .scope S_0x558a888c4840;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558a8889a9a0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x558a8889a9a0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x558a888c8b30_0, 0, 8;
    %fork TD_axi_tb.transmit_word_to_uart, S_0x558a888c8650;
    %join;
    %load/vec4 v0x558a8889a9a0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x558a8889a9a0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x558a88890d00;
t_4 %join;
    %end;
    .thread T_13;
    .scope S_0x558a88890d00;
T_14 ;
    %wait E_0x558a88873c00;
    %wait E_0x558a88873c00;
    %fork TD_axi_tb.read_word_uart, S_0x558a888c8150;
    %join;
    %wait E_0x558a88873c00;
    %jmp T_14;
    .thread T_14;
    .scope S_0x558a88890d00;
T_15 ;
    %wait E_0x558a88873c00;
    %wait E_0x558a88873c00;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x558a888c8550_0, 0, 8;
    %fork TD_axi_tb.recieve_word_from_uart, S_0x558a888c8320;
    %join;
    %jmp T_15;
    .thread T_15;
    .scope S_0x558a88890d00;
T_16 ;
    %pushi/vec4 100000000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x558a88873c00;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 226 "$display", "Testbench duration exhausted (10,000,000 clocks) " {0 0 0};
    %vpi_call/w 3 227 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "axi_tb.sv";
    "./../rtl/UART/UART.sv";
    "./../rtl/UART/UART_bridge.sv";
    "./../rtl/UART/RX_module/UART_receive_controller.sv";
    "./../rtl/UART/TX_module/UART_transmit_controller.sv";
