INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.srcs/sources_1/new/simple7Seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple7Seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-01U.HCCMAIN/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_0_Testing7SegDisplay/Testing7SegDisplay.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
