


                              IC Compiler II (TM)

             Version O-2018.06-SP1 for linux64 - Jul 17, 2018 -SLE

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Loading user preference file /home/ICer/.synopsys_icc2_gui/preferences.tcl
## General paths
set DESIGN_TOP            "cv32e40p_top"
cv32e40p_top
set DESIGN_NAME           "cv32e40p_top"
cv32e40p_top
set DESIGN_REF_PATH 	  /mnt/hgfs/saed14_pdk/stdcell_rvt
/mnt/hgfs/saed14_pdk/stdcell_rvt
set DB_PATH 	"$DESIGN_REF_PATH/db_ccs"
/mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs
set SSLIB "saed14rvt_ss0p6v125c.db"
saed14rvt_ss0p6v125c.db
set TTLIB "saed14rvt_tt0p8v25c.db"
saed14rvt_tt0p8v25c.db
set FFLIB "saed14rvt_ff0p88v25c.db"
saed14rvt_ff0p88v25c.db
## Paths to dft files
set SYN_PATH            "../../Synthesis"
../../Synthesis
set DFT_PATH            "../../DFT"
../../DFT
set GATE_NET_PATH       ${DFT_PATH}/netlists
../../DFT/netlists
set_app_var search_path  "$DESIGN_REF_PATH $DB_PATH $GATE_NET_PATH"
/mnt/hgfs/saed14_pdk/stdcell_rvt /mnt/hgfs/saed14_pdk/stdcell_rvt/db_ccs ../../DFT/netlists
set target_library $TTLIB
saed14rvt_tt0p8v25c.db
set link_library "* $SSLIB $TTLIB $FFLIB"
* saed14rvt_ss0p6v125c.db saed14rvt_tt0p8v25c.db saed14rvt_ff0p88v25c.db
## Paths to tech files
set TECH_FILE           "${DESIGN_REF_PATH}/saed14nm_1p9m_mw.tf"
/mnt/hgfs/saed14_pdk/stdcell_rvt/saed14nm_1p9m_mw.tf
set MAP_FILE            "${DESIGN_REF_PATH}/saed14nm_1p9m_layer.map"
/mnt/hgfs/saed14_pdk/stdcell_rvt/saed14nm_1p9m_layer.map
set TLUPLUS_MAX_FILE    "${DESIGN_REF_PATH}/saed14nm_1p9m_Cmax.tluplus"
/mnt/hgfs/saed14_pdk/stdcell_rvt/saed14nm_1p9m_Cmax.tluplus
set TLUPLUS_MIN_FILE    "${DESIGN_REF_PATH}/saed14nm_1p9m_Cmin.tluplus"
/mnt/hgfs/saed14_pdk/stdcell_rvt/saed14nm_1p9m_Cmin.tluplus
## Constraints for the design
set SDC_FILE $SYN_PATH/sdc/${DESIGN_NAME}.sdc
../../Synthesis/sdc/cv32e40p_top.sdc
set SDC_FILE_scan $DFT_PATH/sdc/${DESIGN_NAME}.sdc
../../DFT/sdc/cv32e40p_top.sdc
## Library creation
create_lib  $DESIGN_NAME -technology $TECH_FILE -ref_libs "./saed14rvt.ndm"
Warning: Pitch 0.074000 for layer M4 is less than sum(0.100000) of minSpacing(0.040000) and minWidth(0.060000).(saed14nm_1p9m_mw.tf line:727) (TECH-223)
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14nm_1p9m_mw.tf line:1356) (TECH-223)
Warning: saed14nm_1p9m_mw.tf line 779, 'cutNameTbl' on Layer 'VIA4' has cut name 'VIA4BAR1' with no matching ContactCode found. (TECH-252)
Warning: Layer 'M2' is missing the attribute 'maskEndMaxWidthThresholdTbl'. (saed14nm_1p9m_mw.tf line 618) (TECH-026)
Warning: Layer 'M2' is missing the attribute 'maskEndToEndKeepoutLengthTbl'. (saed14nm_1p9m_mw.tf line 618) (TECH-026)
Warning: Layer 'M2' is missing the attribute 'maskEndToSideKeepoutLengthTbl'. (saed14nm_1p9m_mw.tf line 618) (TECH-026)
Warning: Layer 'M2' is missing the attribute 'maskEndToEndMinSpacingTbl'. (saed14nm_1p9m_mw.tf line 618) (TECH-026)
Warning: Layer 'M2' is missing the attribute 'maskEndToSideMinSpacingTbl'. (saed14nm_1p9m_mw.tf line 618) (TECH-026)
Warning: The value of the pitch attribute of layer M4 is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14nm_1p9m_mw.tf line 727) (TECH-050)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14nm_1p9m_mw.tf line 1356) (TECH-050)
Information: ContactCode 'VIA12SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1667) (TECH-084)
Information: ContactCode 'VIA12BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1685) (TECH-084)
Information: ContactCode 'VIA12BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1704) (TECH-084)
Information: ContactCode 'VIA12LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1723) (TECH-084)
Information: ContactCode 'VIA12SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1742) (TECH-084)
Information: ContactCode 'VIA12BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1761) (TECH-084)
Information: ContactCode 'VIA12BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1780) (TECH-084)
Information: ContactCode 'VIA12LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1799) (TECH-084)
Information: ContactCode 'VIA1_32SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1818) (TECH-084)
Information: ContactCode 'VIA1_32BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1837) (TECH-084)
Information: ContactCode 'VIA1_32BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1856) (TECH-084)
Information: ContactCode 'VIA1_32LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1875) (TECH-084)
Information: ContactCode 'VIA1_32SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1894) (TECH-084)
Information: ContactCode 'VIA1_32BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1913) (TECH-084)
Information: ContactCode 'VIA1_32BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1932) (TECH-084)
Information: ContactCode 'VIA1_32LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1951) (TECH-084)
Information: ContactCode 'VIA12_3SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1970) (TECH-084)
Information: ContactCode 'VIA12_3BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 1989) (TECH-084)
Information: ContactCode 'VIA12_3BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2008) (TECH-084)
Information: ContactCode 'VIA12_3LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2027) (TECH-084)
Information: ContactCode 'VIA12_3SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2046) (TECH-084)
Information: ContactCode 'VIA12_3BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2065) (TECH-084)
Information: ContactCode 'VIA12_3BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2084) (TECH-084)
Information: ContactCode 'VIA12_3LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2103) (TECH-084)
Information: ContactCode 'VIA1_32_3SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2122) (TECH-084)
Information: ContactCode 'VIA1_32_3BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2141) (TECH-084)
Information: ContactCode 'VIA1_32_3BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2160) (TECH-084)
Information: ContactCode 'VIA1_32_3LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2179) (TECH-084)
Information: ContactCode 'VIA1_32_3SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2198) (TECH-084)
Information: ContactCode 'VIA1_32_3BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2217) (TECH-084)
Information: ContactCode 'VIA1_32_3BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2236) (TECH-084)
Information: ContactCode 'VIA1_32_3LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.04. (line 2255) (TECH-084)
Information: ContactCode 'VIA23SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2275) (TECH-084)
Information: ContactCode 'VIA23BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2295) (TECH-084)
Information: ContactCode 'VIA23BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2314) (TECH-084)
Information: ContactCode 'VIA23LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2333) (TECH-084)
Information: ContactCode 'VIA23SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2352) (TECH-084)
Information: ContactCode 'VIA23BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2371) (TECH-084)
Information: ContactCode 'VIA23BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2390) (TECH-084)
Information: ContactCode 'VIA23LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2409) (TECH-084)
Information: ContactCode 'VIA2_33SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2428) (TECH-084)
Information: ContactCode 'VIA2_33BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2447) (TECH-084)
Information: ContactCode 'VIA2_33BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2466) (TECH-084)
Information: ContactCode 'VIA2_33LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2485) (TECH-084)
Information: ContactCode 'VIA2_33SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2504) (TECH-084)
Information: ContactCode 'VIA2_33BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2523) (TECH-084)
Information: ContactCode 'VIA2_33BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2542) (TECH-084)
Information: ContactCode 'VIA2_33LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2561) (TECH-084)
Information: ContactCode 'VIA23_3SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2580) (TECH-084)
Information: ContactCode 'VIA23_3BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2599) (TECH-084)
Information: ContactCode 'VIA23_3BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2618) (TECH-084)
Information: ContactCode 'VIA23_3LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2637) (TECH-084)
Information: ContactCode 'VIA23_3SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2656) (TECH-084)
Information: ContactCode 'VIA23_3BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2675) (TECH-084)
Information: ContactCode 'VIA23_3BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2694) (TECH-084)
Information: ContactCode 'VIA23_3LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2712) (TECH-084)
Information: ContactCode 'VIA2_33_3SQ_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2731) (TECH-084)
Information: ContactCode 'VIA2_33_3BAR1_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2750) (TECH-084)
Information: ContactCode 'VIA2_33_3BAR2_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2769) (TECH-084)
Information: ContactCode 'VIA2_33_3LG_C' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2788) (TECH-084)
Information: ContactCode 'VIA2_33_3SQ' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2807) (TECH-084)
Information: ContactCode 'VIA2_33_3BAR1' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2826) (TECH-084)
Information: ContactCode 'VIA2_33_3BAR2' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2845) (TECH-084)
Information: ContactCode 'VIA2_33_3LG' has a minimum cut spacing 0.026 that is less than the cut layer minimum spacing 0.05. (line 2864) (TECH-084)
Information: Loading technology file '/mnt/hgfs/saed14_pdk/stdcell_rvt/saed14nm_1p9m_mw.tf' (FILE-007)
Information: db files specified in link_library already covered by full NDM reference libraries, the auto reference library creation will be disabled. (LIB-097)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "cv32e40p_top'. (NDM-102)
{cv32e40p_top}
## Reading the netlist
read_verilog  $GATE_NET_PATH/${DESIGN_NAME}.v -top $DESIGN_TOP
Information: Reading Verilog into new design 'cv32e40p_top' in library 'cv32e40p_top'. (VR-012)
Loading verilog file '/mnt/hgfs/GP/DFT/netlists/cv32e40p_top.v'
Information: Renamed scalar net '*Logic1*' to '*Logic1*1' in design 'cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2'. (VR-002)
Information: Renamed scalar net '*Logic1*' to '*Logic1*1' in design 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0'. (VR-002)
Information: Renamed scalar net '*Logic1*' to '*Logic1*1' in design 'cv32e40p_aligner'. (VR-002)
Information: Renamed scalar net '*Logic1*' to '*Logic1*1' in design 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0'. (VR-002)
Information: Renamed scalar net '*Logic0*' to '*Logic0*1' in design 'cv32e40p_top'. (VR-002)
Number of modules read: 73
Top level ports: 389
Total ports in all modules: 11818
Total nets in all modules: 40304
Total instances in all modules: 27866
Elapsed = 00:00:00.38, CPU = 00:00:00.35
1
current_design $DESIGN_TOP
{cv32e40p_top:cv32e40p_top.design}
############ Read Parasitics Parameters ############
read_parasitic_tech -tlup $TLUPLUS_MAX_FILE -layermap $MAP_FILE -name tlup_max
1
read_parasitic_tech -tlup $TLUPLUS_MIN_FILE -layermap $MAP_FILE -name tlup_min
1
############### MCMM #####################################################
remove_corners -all
Using libraries: cv32e40p_top saed14rvt
Linking block cv32e40p_top:cv32e40p_top.design
Information: User units loaded from library 'saed14rvt' (LNK-040)
Design 'cv32e40p_top' was successfully linked.
1
remove_modes -all
1
remove_scenarios -all
1
############ Modes ############
create_mode func
1
create_mode scan
1
############ corners ############
# We must specify temperature and voltage to use the library
create_corner fast_Cmax
1
create_corner fast_Cmin
1
create_corner slow_Cmax 
1
create_corner slow_Cmin
1
set_process_label "ff"  -corners {fast_Cmax fast_Cmin}
1
set_temperature 25      -corners {fast_Cmax fast_Cmin}
1
set_voltage 0.88        -corners {fast_Cmax fast_Cmin}
1
set_process_label "ss"  -corners {slow_Cmax slow_Cmin}
1
set_temperature 125     -corners {slow_Cmax slow_Cmin}
1
set_voltage 0.6         -corners {slow_Cmax slow_Cmin}
1
#scenarios
create_scenario -mode func -corner fast_Cmax -name func_fast_Cmax
Created scenario func_fast_Cmax for mode func and corner fast_Cmax
All analysis types are activated.
{func_fast_Cmax}
create_scenario -mode func -corner fast_Cmin -name func_fast_Cmin
Created scenario func_fast_Cmin for mode func and corner fast_Cmin
All analysis types are activated.
{func_fast_Cmin}
create_scenario -mode func -corner slow_Cmax -name func_slow_Cmax
Created scenario func_slow_Cmax for mode func and corner slow_Cmax
All analysis types are activated.
{func_slow_Cmax}
create_scenario -mode func -corner slow_Cmin -name func_slow_Cmin
Created scenario func_slow_Cmin for mode func and corner slow_Cmin
All analysis types are activated.
{func_slow_Cmin}
create_scenario -mode scan -corner fast_Cmax -name scan_fast_Cmax
Created scenario scan_fast_Cmax for mode scan and corner fast_Cmax
All analysis types are activated.
{scan_fast_Cmax}
create_scenario -mode scan -corner fast_Cmin -name scan_fast_Cmin
Created scenario scan_fast_Cmin for mode scan and corner fast_Cmin
All analysis types are activated.
{scan_fast_Cmin}
create_scenario -mode scan -corner slow_Cmax -name scan_slow_Cmax
Created scenario scan_slow_Cmax for mode scan and corner slow_Cmax
All analysis types are activated.
{scan_slow_Cmax}
create_scenario -mode scan -corner slow_Cmin -name scan_slow_Cmin
Created scenario scan_slow_Cmin for mode scan and corner slow_Cmin
All analysis types are activated.
{scan_slow_Cmin}
#-------------------------------------------------------------------------
set_parasitic_parameters -early_spec tlup_min -late_spec tlup_min -early_temperature 25 -late_temperature 25 -corners {fast_Cmin}
1
set_parasitic_parameters -early_spec tlup_max -late_spec tlup_max -early_temperature 25 -late_temperature 25 -corners {fast_Cmax}
1
set_parasitic_parameters -early_spec tlup_min -late_spec tlup_min -early_temperature 125 -late_temperature 125 -corners {slow_Cmin}
1
set_parasitic_parameters -early_spec tlup_max -late_spec tlup_max -early_temperature 125 -late_temperature 125 -corners {slow_Cmax}
1
##############################################
foreach scenario {func_fast_Cmax func_fast_Cmin func_slow_Cmax func_slow_Cmin} {
    current_scenario $scenario 
    set_propagated_clock [get_clocks ] 
    read_sdc -e $SDC_FILE
} 
Warning: No clock objects matched '*' (SEL-004)
Error: Nothing matched for collection (SEL-005)
Error: Nothing matched for object_list (SEL-005)
Information: Loading SDC version 2.1 file '/mnt/hgfs/GP/Synthesis/sdc/cv32e40p_top.sdc' (FILE-007)
###################################################################
# Created by write_sdc on Thu Jun 26 14:22:56 2025
###################################################################
set sdc_version 2.1
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
set_max_fanout 15 [current_design]
Warning: The 'set_max_fanout' command is not supported in this program.  The command will be ignored. (CSTR-011)
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports clk_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports rst_ni]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports pulp_clock_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports scan_cg_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports debug_req_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports fetch_enable_i]
set_load -pin_load 0.5 [get_ports instr_req_o]
set_load -pin_load 0.5 [get_ports {instr_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[0]}]
set_load -pin_load 0.5 [get_ports data_req_o]
set_load -pin_load 0.5 [get_ports data_we_o]
set_load -pin_load 0.5 [get_ports {data_be_o[3]}]
set_load -pin_load 0.5 [get_ports {data_be_o[2]}]
set_load -pin_load 0.5 [get_ports {data_be_o[1]}]
set_load -pin_load 0.5 [get_ports {data_be_o[0]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[0]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[31]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[30]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[29]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[28]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[27]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[26]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[25]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[24]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[23]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[22]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[21]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[20]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[19]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[18]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[17]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[16]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[15]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[14]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[13]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[12]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[11]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[10]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[9]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[8]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[7]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[6]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[5]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[4]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[3]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[2]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[1]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[0]}]
set_load -pin_load 0.5 [get_ports irq_ack_o]
set_load -pin_load 0.5 [get_ports {irq_id_o[4]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[3]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[2]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[1]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[0]}]
set_load -pin_load 0.5 [get_ports debug_havereset_o]
set_load -pin_load 0.5 [get_ports debug_running_o]
set_load -pin_load 0.5 [get_ports debug_halted_o]
set_load -pin_load 0.5 [get_ports core_sleep_o]
create_clock [get_ports clk_i]  -period 5  -waveform {0 2.5}
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[31]}]
Begin building search trees for block cv32e40p_top:cv32e40p_top.design
Done building search trees for block cv32e40p_top:cv32e40p_top.design (time 0s)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[30]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[29]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[28]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[27]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[26]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[25]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[24]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[23]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[22]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[21]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[20]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[19]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[18]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[17]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[16]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[15]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[14]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[13]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[12]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[11]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[10]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[9]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[8]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[7]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[6]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[5]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[4]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[3]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[2]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[1]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports instr_gnt_i]
set_input_delay -clock clk_i  0.5  [get_ports instr_rvalid_i]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports data_gnt_i]
set_input_delay -clock clk_i  0.5  [get_ports data_rvalid_i]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports debug_req_i]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports rst_ni]
set_input_delay -clock clk_i  0.5  [get_ports pulp_clock_en_i]
set_input_delay -clock clk_i  0.5  [get_ports scan_cg_en_i]
set_input_delay -clock clk_i  0.5  [get_ports fetch_enable_i]
set_output_delay -clock clk_i  3  [get_ports irq_ack_o]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[0]}]
set_output_delay -clock clk_i  3  [get_ports instr_req_o]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[31]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[30]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[29]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[28]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[27]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[26]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[25]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[24]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[23]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[22]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[21]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[20]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[19]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[18]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[17]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[16]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[15]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[14]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[13]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[12]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[11]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[10]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[9]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[8]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[7]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[6]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[5]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[0]}]
set_output_delay -clock clk_i  3  [get_ports data_req_o]
set_output_delay -clock clk_i  3  [get_ports data_we_o]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[0]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[31]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[30]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[29]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[28]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[27]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[26]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[25]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[24]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[23]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[22]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[21]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[20]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[19]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[18]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[17]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[16]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[15]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[14]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[13]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[12]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[11]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[10]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[9]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[8]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[7]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[6]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[5]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[0]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[31]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[30]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[29]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[28]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[27]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[26]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[25]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[24]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[23]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[22]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[21]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[20]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[19]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[18]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[17]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[16]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[15]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[14]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[13]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[12]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[11]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[10]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[9]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[8]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[7]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[6]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[5]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[0]}]
set_output_delay -clock clk_i  3  [get_ports debug_havereset_o]
set_output_delay -clock clk_i  3  [get_ports debug_running_o]
set_output_delay -clock clk_i  3  [get_ports debug_halted_o]
set_output_delay -clock clk_i  1.25  [get_ports core_sleep_o]
Information: Loading SDC version 2.1 file '/mnt/hgfs/GP/Synthesis/sdc/cv32e40p_top.sdc' (FILE-007)
###################################################################
# Created by write_sdc on Thu Jun 26 14:22:56 2025
###################################################################
set sdc_version 2.1
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
set_max_fanout 15 [current_design]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports clk_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports rst_ni]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports pulp_clock_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports scan_cg_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports debug_req_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports fetch_enable_i]
set_load -pin_load 0.5 [get_ports instr_req_o]
set_load -pin_load 0.5 [get_ports {instr_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[0]}]
set_load -pin_load 0.5 [get_ports data_req_o]
set_load -pin_load 0.5 [get_ports data_we_o]
set_load -pin_load 0.5 [get_ports {data_be_o[3]}]
set_load -pin_load 0.5 [get_ports {data_be_o[2]}]
set_load -pin_load 0.5 [get_ports {data_be_o[1]}]
set_load -pin_load 0.5 [get_ports {data_be_o[0]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[0]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[31]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[30]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[29]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[28]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[27]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[26]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[25]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[24]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[23]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[22]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[21]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[20]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[19]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[18]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[17]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[16]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[15]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[14]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[13]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[12]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[11]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[10]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[9]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[8]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[7]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[6]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[5]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[4]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[3]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[2]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[1]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[0]}]
set_load -pin_load 0.5 [get_ports irq_ack_o]
set_load -pin_load 0.5 [get_ports {irq_id_o[4]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[3]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[2]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[1]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[0]}]
set_load -pin_load 0.5 [get_ports debug_havereset_o]
set_load -pin_load 0.5 [get_ports debug_running_o]
set_load -pin_load 0.5 [get_ports debug_halted_o]
set_load -pin_load 0.5 [get_ports core_sleep_o]
create_clock [get_ports clk_i]  -period 5  -waveform {0 2.5}
Warning: Redefining clock 'clk_i'.  
 Previously defined at: /mnt/hgfs/GP/Synthesis/sdc/cv32e40p_top.sdc, line 389 (UIC-034)
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[31]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[30]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[29]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[28]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[27]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[26]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[25]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[24]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[23]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[22]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[21]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[20]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[19]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[18]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[17]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[16]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[15]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[14]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[13]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[12]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[11]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[10]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[9]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[8]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[7]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[6]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[5]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[4]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[3]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[2]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[1]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports instr_gnt_i]
set_input_delay -clock clk_i  0.5  [get_ports instr_rvalid_i]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports data_gnt_i]
set_input_delay -clock clk_i  0.5  [get_ports data_rvalid_i]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports debug_req_i]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports rst_ni]
set_input_delay -clock clk_i  0.5  [get_ports pulp_clock_en_i]
set_input_delay -clock clk_i  0.5  [get_ports scan_cg_en_i]
set_input_delay -clock clk_i  0.5  [get_ports fetch_enable_i]
set_output_delay -clock clk_i  3  [get_ports irq_ack_o]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[0]}]
set_output_delay -clock clk_i  3  [get_ports instr_req_o]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[31]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[30]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[29]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[28]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[27]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[26]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[25]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[24]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[23]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[22]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[21]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[20]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[19]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[18]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[17]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[16]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[15]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[14]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[13]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[12]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[11]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[10]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[9]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[8]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[7]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[6]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[5]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[0]}]
set_output_delay -clock clk_i  3  [get_ports data_req_o]
set_output_delay -clock clk_i  3  [get_ports data_we_o]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[0]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[31]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[30]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[29]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[28]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[27]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[26]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[25]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[24]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[23]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[22]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[21]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[20]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[19]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[18]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[17]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[16]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[15]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[14]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[13]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[12]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[11]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[10]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[9]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[8]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[7]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[6]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[5]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[0]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[31]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[30]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[29]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[28]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[27]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[26]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[25]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[24]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[23]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[22]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[21]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[20]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[19]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[18]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[17]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[16]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[15]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[14]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[13]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[12]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[11]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[10]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[9]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[8]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[7]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[6]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[5]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[0]}]
set_output_delay -clock clk_i  3  [get_ports debug_havereset_o]
set_output_delay -clock clk_i  3  [get_ports debug_running_o]
set_output_delay -clock clk_i  3  [get_ports debug_halted_o]
set_output_delay -clock clk_i  1.25  [get_ports core_sleep_o]
Information: Loading SDC version 2.1 file '/mnt/hgfs/GP/Synthesis/sdc/cv32e40p_top.sdc' (FILE-007)
###################################################################
# Created by write_sdc on Thu Jun 26 14:22:56 2025
###################################################################
set sdc_version 2.1
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
set_max_fanout 15 [current_design]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports clk_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports rst_ni]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports pulp_clock_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports scan_cg_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports debug_req_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports fetch_enable_i]
set_load -pin_load 0.5 [get_ports instr_req_o]
set_load -pin_load 0.5 [get_ports {instr_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[0]}]
set_load -pin_load 0.5 [get_ports data_req_o]
set_load -pin_load 0.5 [get_ports data_we_o]
set_load -pin_load 0.5 [get_ports {data_be_o[3]}]
set_load -pin_load 0.5 [get_ports {data_be_o[2]}]
set_load -pin_load 0.5 [get_ports {data_be_o[1]}]
set_load -pin_load 0.5 [get_ports {data_be_o[0]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[0]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[31]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[30]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[29]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[28]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[27]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[26]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[25]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[24]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[23]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[22]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[21]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[20]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[19]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[18]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[17]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[16]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[15]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[14]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[13]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[12]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[11]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[10]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[9]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[8]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[7]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[6]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[5]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[4]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[3]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[2]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[1]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[0]}]
set_load -pin_load 0.5 [get_ports irq_ack_o]
set_load -pin_load 0.5 [get_ports {irq_id_o[4]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[3]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[2]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[1]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[0]}]
set_load -pin_load 0.5 [get_ports debug_havereset_o]
set_load -pin_load 0.5 [get_ports debug_running_o]
set_load -pin_load 0.5 [get_ports debug_halted_o]
set_load -pin_load 0.5 [get_ports core_sleep_o]
create_clock [get_ports clk_i]  -period 5  -waveform {0 2.5}
Warning: Redefining clock 'clk_i'.  
 Previously defined at: /mnt/hgfs/GP/Synthesis/sdc/cv32e40p_top.sdc, line 389 (UIC-034)
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[31]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[30]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[29]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[28]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[27]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[26]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[25]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[24]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[23]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[22]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[21]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[20]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[19]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[18]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[17]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[16]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[15]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[14]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[13]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[12]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[11]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[10]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[9]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[8]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[7]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[6]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[5]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[4]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[3]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[2]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[1]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports instr_gnt_i]
set_input_delay -clock clk_i  0.5  [get_ports instr_rvalid_i]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports data_gnt_i]
set_input_delay -clock clk_i  0.5  [get_ports data_rvalid_i]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports debug_req_i]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports rst_ni]
set_input_delay -clock clk_i  0.5  [get_ports pulp_clock_en_i]
set_input_delay -clock clk_i  0.5  [get_ports scan_cg_en_i]
set_input_delay -clock clk_i  0.5  [get_ports fetch_enable_i]
set_output_delay -clock clk_i  3  [get_ports irq_ack_o]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[0]}]
set_output_delay -clock clk_i  3  [get_ports instr_req_o]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[31]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[30]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[29]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[28]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[27]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[26]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[25]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[24]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[23]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[22]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[21]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[20]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[19]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[18]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[17]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[16]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[15]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[14]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[13]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[12]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[11]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[10]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[9]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[8]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[7]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[6]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[5]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[0]}]
set_output_delay -clock clk_i  3  [get_ports data_req_o]
set_output_delay -clock clk_i  3  [get_ports data_we_o]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[0]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[31]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[30]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[29]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[28]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[27]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[26]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[25]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[24]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[23]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[22]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[21]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[20]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[19]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[18]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[17]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[16]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[15]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[14]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[13]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[12]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[11]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[10]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[9]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[8]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[7]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[6]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[5]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[0]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[31]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[30]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[29]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[28]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[27]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[26]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[25]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[24]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[23]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[22]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[21]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[20]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[19]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[18]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[17]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[16]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[15]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[14]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[13]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[12]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[11]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[10]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[9]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[8]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[7]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[6]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[5]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[0]}]
set_output_delay -clock clk_i  3  [get_ports debug_havereset_o]
set_output_delay -clock clk_i  3  [get_ports debug_running_o]
set_output_delay -clock clk_i  3  [get_ports debug_halted_o]
set_output_delay -clock clk_i  1.25  [get_ports core_sleep_o]
Information: Loading SDC version 2.1 file '/mnt/hgfs/GP/Synthesis/sdc/cv32e40p_top.sdc' (FILE-007)
###################################################################
# Created by write_sdc on Thu Jun 26 14:22:56 2025
###################################################################
set sdc_version 2.1
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
set_max_fanout 15 [current_design]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports clk_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports rst_ni]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports pulp_clock_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports scan_cg_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports debug_req_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports fetch_enable_i]
set_load -pin_load 0.5 [get_ports instr_req_o]
set_load -pin_load 0.5 [get_ports {instr_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[0]}]
set_load -pin_load 0.5 [get_ports data_req_o]
set_load -pin_load 0.5 [get_ports data_we_o]
set_load -pin_load 0.5 [get_ports {data_be_o[3]}]
set_load -pin_load 0.5 [get_ports {data_be_o[2]}]
set_load -pin_load 0.5 [get_ports {data_be_o[1]}]
set_load -pin_load 0.5 [get_ports {data_be_o[0]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[0]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[31]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[30]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[29]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[28]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[27]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[26]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[25]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[24]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[23]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[22]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[21]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[20]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[19]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[18]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[17]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[16]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[15]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[14]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[13]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[12]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[11]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[10]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[9]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[8]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[7]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[6]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[5]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[4]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[3]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[2]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[1]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[0]}]
set_load -pin_load 0.5 [get_ports irq_ack_o]
set_load -pin_load 0.5 [get_ports {irq_id_o[4]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[3]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[2]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[1]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[0]}]
set_load -pin_load 0.5 [get_ports debug_havereset_o]
set_load -pin_load 0.5 [get_ports debug_running_o]
set_load -pin_load 0.5 [get_ports debug_halted_o]
set_load -pin_load 0.5 [get_ports core_sleep_o]
create_clock [get_ports clk_i]  -period 5  -waveform {0 2.5}
Warning: Redefining clock 'clk_i'.  
 Previously defined at: /mnt/hgfs/GP/Synthesis/sdc/cv32e40p_top.sdc, line 389 (UIC-034)
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[31]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[30]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[29]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[28]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[27]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[26]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[25]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[24]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[23]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[22]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[21]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[20]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[19]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[18]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[17]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[16]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[15]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[14]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[13]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[12]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[11]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[10]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[9]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[8]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[7]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[6]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[5]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[4]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[3]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[2]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[1]}]
set_input_delay -clock clk_i  2.5  [get_ports {irq_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports instr_gnt_i]
set_input_delay -clock clk_i  0.5  [get_ports instr_rvalid_i]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {instr_rdata_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports data_gnt_i]
set_input_delay -clock clk_i  0.5  [get_ports data_rvalid_i]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {data_rdata_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports debug_req_i]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {boot_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {mtvec_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_halt_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {hart_id_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[31]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[30]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[29]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[28]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[27]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[26]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[25]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[24]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[23]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[22]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[21]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[20]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[19]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[18]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[17]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[16]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[15]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[14]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[13]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[12]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[11]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[10]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[9]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[8]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[7]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[6]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[5]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[4]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[3]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[2]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[1]}]
set_input_delay -clock clk_i  0.5  [get_ports {dm_exception_addr_i[0]}]
set_input_delay -clock clk_i  0.5  [get_ports rst_ni]
set_input_delay -clock clk_i  0.5  [get_ports pulp_clock_en_i]
set_input_delay -clock clk_i  0.5  [get_ports scan_cg_en_i]
set_input_delay -clock clk_i  0.5  [get_ports fetch_enable_i]
set_output_delay -clock clk_i  3  [get_ports irq_ack_o]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {irq_id_o[0]}]
set_output_delay -clock clk_i  3  [get_ports instr_req_o]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[31]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[30]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[29]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[28]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[27]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[26]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[25]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[24]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[23]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[22]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[21]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[20]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[19]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[18]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[17]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[16]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[15]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[14]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[13]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[12]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[11]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[10]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[9]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[8]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[7]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[6]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[5]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {instr_addr_o[0]}]
set_output_delay -clock clk_i  3  [get_ports data_req_o]
set_output_delay -clock clk_i  3  [get_ports data_we_o]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {data_be_o[0]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[31]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[30]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[29]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[28]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[27]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[26]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[25]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[24]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[23]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[22]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[21]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[20]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[19]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[18]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[17]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[16]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[15]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[14]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[13]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[12]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[11]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[10]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[9]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[8]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[7]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[6]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[5]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {data_addr_o[0]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[31]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[30]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[29]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[28]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[27]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[26]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[25]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[24]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[23]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[22]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[21]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[20]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[19]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[18]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[17]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[16]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[15]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[14]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[13]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[12]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[11]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[10]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[9]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[8]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[7]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[6]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[5]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[4]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[3]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[2]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[1]}]
set_output_delay -clock clk_i  3  [get_ports {data_wdata_o[0]}]
set_output_delay -clock clk_i  3  [get_ports debug_havereset_o]
set_output_delay -clock clk_i  3  [get_ports debug_running_o]
set_output_delay -clock clk_i  3  [get_ports debug_halted_o]
set_output_delay -clock clk_i  1.25  [get_ports core_sleep_o]
foreach scenario {scan_fast_Cmax scan_fast_Cmin scan_slow_Cmax scan_slow_Cmin} {
    current_scenario $scenario 
    set_propagated_clock [get_clocks ] 
    read_sdc -e $SDC_FILE_scan
} 
Warning: No clock objects matched '*' (SEL-004)
Error: Nothing matched for collection (SEL-005)
Error: Nothing matched for object_list (SEL-005)
Information: Loading SDC version 2.1 file '/mnt/hgfs/GP/DFT/sdc/cv32e40p_top.sdc' (FILE-007)
###################################################################
# Created by write_sdc on Fri Jun 27 00:33:40 2025
###################################################################
set sdc_version 2.1
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
set_max_fanout 15 [current_design]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports pulp_clock_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports scan_cg_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports debug_req_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports fetch_enable_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[0]}]
set_load -pin_load 0.5 [get_ports instr_req_o]
set_load -pin_load 0.5 [get_ports {instr_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[0]}]
set_load -pin_load 0.5 [get_ports data_req_o]
set_load -pin_load 0.5 [get_ports data_we_o]
set_load -pin_load 0.5 [get_ports {data_be_o[3]}]
set_load -pin_load 0.5 [get_ports {data_be_o[2]}]
set_load -pin_load 0.5 [get_ports {data_be_o[1]}]
set_load -pin_load 0.5 [get_ports {data_be_o[0]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[0]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[31]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[30]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[29]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[28]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[27]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[26]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[25]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[24]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[23]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[22]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[21]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[20]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[19]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[18]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[17]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[16]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[15]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[14]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[13]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[12]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[11]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[10]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[9]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[8]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[7]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[6]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[5]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[4]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[3]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[2]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[1]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[0]}]
set_load -pin_load 0.5 [get_ports irq_ack_o]
set_load -pin_load 0.5 [get_ports {irq_id_o[4]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[3]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[2]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[1]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[0]}]
set_load -pin_load 0.5 [get_ports debug_havereset_o]
set_load -pin_load 0.5 [get_ports debug_running_o]
set_load -pin_load 0.5 [get_ports debug_halted_o]
set_load -pin_load 0.5 [get_ports core_sleep_o]
set_load -pin_load 0.5 [get_ports {SO[4]}]
set_load -pin_load 0.5 [get_ports {SO[3]}]
set_load -pin_load 0.5 [get_ports {SO[2]}]
set_load -pin_load 0.5 [get_ports {SO[1]}]
set_load -pin_load 0.5 [get_ports {SO[0]}]
create_clock [get_ports clk_i]  -period 100  -waveform {0 50}
set_input_delay -clock clk_i  50  [get_ports {irq_i[31]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[30]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[29]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[28]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[27]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[26]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[25]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[24]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[23]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[22]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[21]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[20]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[19]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[18]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[17]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[16]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[15]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[14]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[13]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[12]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[11]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[10]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[9]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[8]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[7]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[6]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[5]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[4]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[3]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[2]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[1]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[0]}]
set_input_delay -clock clk_i  80  [get_ports instr_gnt_i]
set_input_delay -clock clk_i  80  [get_ports instr_rvalid_i]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[31]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[30]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[29]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[28]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[27]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[26]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[25]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[24]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[23]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[22]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[21]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[20]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[19]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[18]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[17]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[16]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[15]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[14]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[13]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[12]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[11]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[10]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[9]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[8]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[7]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[6]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[5]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[4]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[3]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[2]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[1]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[0]}]
set_input_delay -clock clk_i  80  [get_ports data_gnt_i]
set_input_delay -clock clk_i  80  [get_ports data_rvalid_i]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[31]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[30]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[29]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[28]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[27]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[26]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[25]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[24]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[23]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[22]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[21]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[20]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[19]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[18]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[17]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[16]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[15]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[14]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[13]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[12]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[11]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[10]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[9]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[8]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[7]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[6]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[5]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[4]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[3]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[2]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[1]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[0]}]
set_input_delay -clock clk_i  10  [get_ports debug_req_i]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports rst_ni]
set_input_delay -clock clk_i  10  [get_ports pulp_clock_en_i]
set_input_delay -clock clk_i  10  [get_ports scan_cg_en_i]
set_input_delay -clock clk_i  10  [get_ports fetch_enable_i]
set_input_delay -clock clk_i  30  [get_ports {SI[4]}]
set_input_delay -clock clk_i  30  [get_ports {SI[3]}]
set_input_delay -clock clk_i  30  [get_ports {SI[2]}]
set_input_delay -clock clk_i  30  [get_ports {SI[1]}]
set_input_delay -clock clk_i  30  [get_ports {SI[0]}]
set_output_delay -clock clk_i  25  [get_ports irq_ack_o]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[4]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[3]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[2]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[1]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[0]}]
set_output_delay -clock clk_i  60  [get_ports instr_req_o]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[31]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[30]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[29]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[28]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[27]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[26]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[25]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[24]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[23]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[22]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[21]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[20]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[19]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[18]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[17]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[16]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[15]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[14]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[13]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[12]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[11]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[10]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[9]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[8]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[7]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[6]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[5]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[4]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[0]}]
set_output_delay -clock clk_i  60  [get_ports data_req_o]
set_output_delay -clock clk_i  60  [get_ports data_we_o]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[0]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[31]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[30]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[29]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[28]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[27]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[26]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[25]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[24]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[23]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[22]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[21]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[20]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[19]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[18]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[17]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[16]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[15]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[14]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[13]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[12]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[11]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[10]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[9]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[8]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[7]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[6]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[5]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[4]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[0]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[31]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[30]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[29]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[28]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[27]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[26]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[25]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[24]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[23]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[22]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[21]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[20]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[19]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[18]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[17]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[16]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[15]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[14]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[13]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[12]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[11]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[10]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[9]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[8]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[7]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[6]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[5]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[4]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[0]}]
set_output_delay -clock clk_i  60  [get_ports debug_havereset_o]
set_output_delay -clock clk_i  60  [get_ports debug_running_o]
set_output_delay -clock clk_i  60  [get_ports debug_halted_o]
set_output_delay -clock clk_i  25  [get_ports core_sleep_o]
set_output_delay -clock clk_i  30  [get_ports {SO[4]}]
set_output_delay -clock clk_i  30  [get_ports {SO[3]}]
set_output_delay -clock clk_i  30  [get_ports {SO[2]}]
set_output_delay -clock clk_i  30  [get_ports {SO[1]}]
set_output_delay -clock clk_i  30  [get_ports {SO[0]}]
Information: Loading SDC version 2.1 file '/mnt/hgfs/GP/DFT/sdc/cv32e40p_top.sdc' (FILE-007)
###################################################################
# Created by write_sdc on Fri Jun 27 00:33:40 2025
###################################################################
set sdc_version 2.1
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
set_max_fanout 15 [current_design]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports pulp_clock_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports scan_cg_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports debug_req_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports fetch_enable_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[0]}]
set_load -pin_load 0.5 [get_ports instr_req_o]
set_load -pin_load 0.5 [get_ports {instr_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[0]}]
set_load -pin_load 0.5 [get_ports data_req_o]
set_load -pin_load 0.5 [get_ports data_we_o]
set_load -pin_load 0.5 [get_ports {data_be_o[3]}]
set_load -pin_load 0.5 [get_ports {data_be_o[2]}]
set_load -pin_load 0.5 [get_ports {data_be_o[1]}]
set_load -pin_load 0.5 [get_ports {data_be_o[0]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[0]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[31]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[30]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[29]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[28]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[27]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[26]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[25]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[24]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[23]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[22]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[21]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[20]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[19]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[18]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[17]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[16]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[15]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[14]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[13]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[12]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[11]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[10]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[9]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[8]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[7]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[6]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[5]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[4]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[3]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[2]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[1]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[0]}]
set_load -pin_load 0.5 [get_ports irq_ack_o]
set_load -pin_load 0.5 [get_ports {irq_id_o[4]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[3]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[2]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[1]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[0]}]
set_load -pin_load 0.5 [get_ports debug_havereset_o]
set_load -pin_load 0.5 [get_ports debug_running_o]
set_load -pin_load 0.5 [get_ports debug_halted_o]
set_load -pin_load 0.5 [get_ports core_sleep_o]
set_load -pin_load 0.5 [get_ports {SO[4]}]
set_load -pin_load 0.5 [get_ports {SO[3]}]
set_load -pin_load 0.5 [get_ports {SO[2]}]
set_load -pin_load 0.5 [get_ports {SO[1]}]
set_load -pin_load 0.5 [get_ports {SO[0]}]
create_clock [get_ports clk_i]  -period 100  -waveform {0 50}
Warning: Redefining clock 'clk_i'.  
 Previously defined at: /mnt/hgfs/GP/DFT/sdc/cv32e40p_top.sdc, line 397 (UIC-034)
set_input_delay -clock clk_i  50  [get_ports {irq_i[31]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[30]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[29]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[28]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[27]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[26]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[25]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[24]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[23]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[22]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[21]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[20]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[19]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[18]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[17]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[16]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[15]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[14]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[13]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[12]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[11]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[10]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[9]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[8]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[7]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[6]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[5]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[4]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[3]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[2]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[1]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[0]}]
set_input_delay -clock clk_i  80  [get_ports instr_gnt_i]
set_input_delay -clock clk_i  80  [get_ports instr_rvalid_i]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[31]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[30]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[29]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[28]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[27]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[26]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[25]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[24]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[23]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[22]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[21]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[20]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[19]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[18]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[17]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[16]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[15]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[14]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[13]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[12]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[11]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[10]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[9]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[8]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[7]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[6]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[5]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[4]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[3]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[2]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[1]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[0]}]
set_input_delay -clock clk_i  80  [get_ports data_gnt_i]
set_input_delay -clock clk_i  80  [get_ports data_rvalid_i]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[31]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[30]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[29]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[28]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[27]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[26]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[25]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[24]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[23]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[22]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[21]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[20]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[19]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[18]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[17]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[16]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[15]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[14]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[13]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[12]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[11]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[10]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[9]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[8]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[7]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[6]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[5]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[4]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[3]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[2]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[1]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[0]}]
set_input_delay -clock clk_i  10  [get_ports debug_req_i]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports rst_ni]
set_input_delay -clock clk_i  10  [get_ports pulp_clock_en_i]
set_input_delay -clock clk_i  10  [get_ports scan_cg_en_i]
set_input_delay -clock clk_i  10  [get_ports fetch_enable_i]
set_input_delay -clock clk_i  30  [get_ports {SI[4]}]
set_input_delay -clock clk_i  30  [get_ports {SI[3]}]
set_input_delay -clock clk_i  30  [get_ports {SI[2]}]
set_input_delay -clock clk_i  30  [get_ports {SI[1]}]
set_input_delay -clock clk_i  30  [get_ports {SI[0]}]
set_output_delay -clock clk_i  25  [get_ports irq_ack_o]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[4]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[3]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[2]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[1]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[0]}]
set_output_delay -clock clk_i  60  [get_ports instr_req_o]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[31]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[30]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[29]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[28]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[27]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[26]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[25]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[24]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[23]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[22]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[21]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[20]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[19]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[18]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[17]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[16]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[15]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[14]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[13]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[12]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[11]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[10]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[9]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[8]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[7]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[6]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[5]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[4]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[0]}]
set_output_delay -clock clk_i  60  [get_ports data_req_o]
set_output_delay -clock clk_i  60  [get_ports data_we_o]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[0]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[31]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[30]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[29]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[28]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[27]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[26]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[25]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[24]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[23]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[22]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[21]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[20]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[19]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[18]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[17]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[16]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[15]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[14]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[13]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[12]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[11]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[10]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[9]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[8]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[7]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[6]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[5]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[4]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[0]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[31]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[30]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[29]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[28]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[27]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[26]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[25]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[24]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[23]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[22]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[21]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[20]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[19]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[18]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[17]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[16]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[15]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[14]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[13]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[12]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[11]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[10]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[9]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[8]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[7]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[6]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[5]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[4]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[0]}]
set_output_delay -clock clk_i  60  [get_ports debug_havereset_o]
set_output_delay -clock clk_i  60  [get_ports debug_running_o]
set_output_delay -clock clk_i  60  [get_ports debug_halted_o]
set_output_delay -clock clk_i  25  [get_ports core_sleep_o]
set_output_delay -clock clk_i  30  [get_ports {SO[4]}]
set_output_delay -clock clk_i  30  [get_ports {SO[3]}]
set_output_delay -clock clk_i  30  [get_ports {SO[2]}]
set_output_delay -clock clk_i  30  [get_ports {SO[1]}]
set_output_delay -clock clk_i  30  [get_ports {SO[0]}]
Information: Loading SDC version 2.1 file '/mnt/hgfs/GP/DFT/sdc/cv32e40p_top.sdc' (FILE-007)
###################################################################
# Created by write_sdc on Fri Jun 27 00:33:40 2025
###################################################################
set sdc_version 2.1
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
set_max_fanout 15 [current_design]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports pulp_clock_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports scan_cg_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports debug_req_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports fetch_enable_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[0]}]
set_load -pin_load 0.5 [get_ports instr_req_o]
set_load -pin_load 0.5 [get_ports {instr_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[0]}]
set_load -pin_load 0.5 [get_ports data_req_o]
set_load -pin_load 0.5 [get_ports data_we_o]
set_load -pin_load 0.5 [get_ports {data_be_o[3]}]
set_load -pin_load 0.5 [get_ports {data_be_o[2]}]
set_load -pin_load 0.5 [get_ports {data_be_o[1]}]
set_load -pin_load 0.5 [get_ports {data_be_o[0]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[0]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[31]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[30]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[29]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[28]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[27]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[26]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[25]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[24]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[23]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[22]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[21]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[20]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[19]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[18]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[17]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[16]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[15]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[14]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[13]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[12]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[11]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[10]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[9]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[8]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[7]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[6]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[5]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[4]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[3]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[2]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[1]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[0]}]
set_load -pin_load 0.5 [get_ports irq_ack_o]
set_load -pin_load 0.5 [get_ports {irq_id_o[4]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[3]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[2]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[1]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[0]}]
set_load -pin_load 0.5 [get_ports debug_havereset_o]
set_load -pin_load 0.5 [get_ports debug_running_o]
set_load -pin_load 0.5 [get_ports debug_halted_o]
set_load -pin_load 0.5 [get_ports core_sleep_o]
set_load -pin_load 0.5 [get_ports {SO[4]}]
set_load -pin_load 0.5 [get_ports {SO[3]}]
set_load -pin_load 0.5 [get_ports {SO[2]}]
set_load -pin_load 0.5 [get_ports {SO[1]}]
set_load -pin_load 0.5 [get_ports {SO[0]}]
create_clock [get_ports clk_i]  -period 100  -waveform {0 50}
Warning: Redefining clock 'clk_i'.  
 Previously defined at: /mnt/hgfs/GP/DFT/sdc/cv32e40p_top.sdc, line 397 (UIC-034)
set_input_delay -clock clk_i  50  [get_ports {irq_i[31]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[30]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[29]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[28]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[27]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[26]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[25]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[24]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[23]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[22]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[21]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[20]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[19]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[18]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[17]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[16]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[15]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[14]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[13]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[12]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[11]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[10]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[9]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[8]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[7]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[6]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[5]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[4]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[3]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[2]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[1]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[0]}]
set_input_delay -clock clk_i  80  [get_ports instr_gnt_i]
set_input_delay -clock clk_i  80  [get_ports instr_rvalid_i]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[31]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[30]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[29]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[28]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[27]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[26]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[25]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[24]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[23]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[22]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[21]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[20]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[19]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[18]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[17]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[16]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[15]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[14]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[13]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[12]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[11]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[10]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[9]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[8]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[7]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[6]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[5]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[4]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[3]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[2]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[1]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[0]}]
set_input_delay -clock clk_i  80  [get_ports data_gnt_i]
set_input_delay -clock clk_i  80  [get_ports data_rvalid_i]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[31]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[30]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[29]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[28]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[27]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[26]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[25]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[24]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[23]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[22]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[21]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[20]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[19]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[18]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[17]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[16]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[15]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[14]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[13]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[12]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[11]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[10]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[9]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[8]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[7]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[6]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[5]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[4]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[3]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[2]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[1]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[0]}]
set_input_delay -clock clk_i  10  [get_ports debug_req_i]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports rst_ni]
set_input_delay -clock clk_i  10  [get_ports pulp_clock_en_i]
set_input_delay -clock clk_i  10  [get_ports scan_cg_en_i]
set_input_delay -clock clk_i  10  [get_ports fetch_enable_i]
set_input_delay -clock clk_i  30  [get_ports {SI[4]}]
set_input_delay -clock clk_i  30  [get_ports {SI[3]}]
set_input_delay -clock clk_i  30  [get_ports {SI[2]}]
set_input_delay -clock clk_i  30  [get_ports {SI[1]}]
set_input_delay -clock clk_i  30  [get_ports {SI[0]}]
set_output_delay -clock clk_i  25  [get_ports irq_ack_o]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[4]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[3]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[2]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[1]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[0]}]
set_output_delay -clock clk_i  60  [get_ports instr_req_o]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[31]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[30]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[29]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[28]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[27]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[26]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[25]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[24]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[23]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[22]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[21]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[20]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[19]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[18]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[17]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[16]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[15]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[14]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[13]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[12]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[11]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[10]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[9]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[8]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[7]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[6]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[5]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[4]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[0]}]
set_output_delay -clock clk_i  60  [get_ports data_req_o]
set_output_delay -clock clk_i  60  [get_ports data_we_o]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[0]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[31]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[30]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[29]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[28]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[27]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[26]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[25]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[24]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[23]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[22]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[21]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[20]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[19]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[18]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[17]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[16]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[15]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[14]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[13]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[12]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[11]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[10]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[9]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[8]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[7]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[6]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[5]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[4]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[0]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[31]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[30]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[29]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[28]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[27]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[26]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[25]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[24]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[23]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[22]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[21]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[20]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[19]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[18]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[17]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[16]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[15]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[14]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[13]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[12]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[11]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[10]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[9]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[8]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[7]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[6]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[5]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[4]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[0]}]
set_output_delay -clock clk_i  60  [get_ports debug_havereset_o]
set_output_delay -clock clk_i  60  [get_ports debug_running_o]
set_output_delay -clock clk_i  60  [get_ports debug_halted_o]
set_output_delay -clock clk_i  25  [get_ports core_sleep_o]
set_output_delay -clock clk_i  30  [get_ports {SO[4]}]
set_output_delay -clock clk_i  30  [get_ports {SO[3]}]
set_output_delay -clock clk_i  30  [get_ports {SO[2]}]
set_output_delay -clock clk_i  30  [get_ports {SO[1]}]
set_output_delay -clock clk_i  30  [get_ports {SO[0]}]
Information: Loading SDC version 2.1 file '/mnt/hgfs/GP/DFT/sdc/cv32e40p_top.sdc' (FILE-007)
###################################################################
# Created by write_sdc on Fri Jun 27 00:33:40 2025
###################################################################
set sdc_version 2.1
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
set_max_fanout 15 [current_design]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports pulp_clock_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports scan_cg_en_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {boot_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {mtvec_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_halt_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {hart_id_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {dm_exception_addr_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports instr_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {instr_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_gnt_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports data_rvalid_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {data_rdata_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[31]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[30]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[29]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[28]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[27]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[26]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[25]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[24]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[23]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[22]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[21]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[20]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[19]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[18]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[17]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[16]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[15]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[14]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[13]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[12]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[11]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[10]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[9]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[8]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[7]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[6]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[5]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {irq_i[0]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports debug_req_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports fetch_enable_i]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[4]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[3]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[2]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[1]}]
set_driving_cell -lib_cell SAEDRVT14_BUF_1 -pin X [get_ports {SI[0]}]
set_load -pin_load 0.5 [get_ports instr_req_o]
set_load -pin_load 0.5 [get_ports {instr_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {instr_addr_o[0]}]
set_load -pin_load 0.5 [get_ports data_req_o]
set_load -pin_load 0.5 [get_ports data_we_o]
set_load -pin_load 0.5 [get_ports {data_be_o[3]}]
set_load -pin_load 0.5 [get_ports {data_be_o[2]}]
set_load -pin_load 0.5 [get_ports {data_be_o[1]}]
set_load -pin_load 0.5 [get_ports {data_be_o[0]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[31]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[30]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[29]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[28]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[27]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[26]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[25]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[24]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[23]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[22]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[21]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[20]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[19]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[18]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[17]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[16]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[15]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[14]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[13]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[12]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[11]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[10]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[9]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[8]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[7]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[6]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[5]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[4]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[3]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[2]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[1]}]
set_load -pin_load 0.5 [get_ports {data_addr_o[0]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[31]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[30]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[29]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[28]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[27]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[26]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[25]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[24]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[23]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[22]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[21]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[20]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[19]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[18]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[17]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[16]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[15]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[14]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[13]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[12]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[11]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[10]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[9]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[8]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[7]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[6]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[5]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[4]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[3]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[2]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[1]}]
set_load -pin_load 0.5 [get_ports {data_wdata_o[0]}]
set_load -pin_load 0.5 [get_ports irq_ack_o]
set_load -pin_load 0.5 [get_ports {irq_id_o[4]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[3]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[2]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[1]}]
set_load -pin_load 0.5 [get_ports {irq_id_o[0]}]
set_load -pin_load 0.5 [get_ports debug_havereset_o]
set_load -pin_load 0.5 [get_ports debug_running_o]
set_load -pin_load 0.5 [get_ports debug_halted_o]
set_load -pin_load 0.5 [get_ports core_sleep_o]
set_load -pin_load 0.5 [get_ports {SO[4]}]
set_load -pin_load 0.5 [get_ports {SO[3]}]
set_load -pin_load 0.5 [get_ports {SO[2]}]
set_load -pin_load 0.5 [get_ports {SO[1]}]
set_load -pin_load 0.5 [get_ports {SO[0]}]
create_clock [get_ports clk_i]  -period 100  -waveform {0 50}
Warning: Redefining clock 'clk_i'.  
 Previously defined at: /mnt/hgfs/GP/DFT/sdc/cv32e40p_top.sdc, line 397 (UIC-034)
set_input_delay -clock clk_i  50  [get_ports {irq_i[31]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[30]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[29]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[28]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[27]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[26]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[25]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[24]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[23]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[22]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[21]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[20]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[19]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[18]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[17]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[16]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[15]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[14]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[13]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[12]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[11]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[10]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[9]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[8]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[7]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[6]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[5]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[4]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[3]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[2]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[1]}]
set_input_delay -clock clk_i  50  [get_ports {irq_i[0]}]
set_input_delay -clock clk_i  80  [get_ports instr_gnt_i]
set_input_delay -clock clk_i  80  [get_ports instr_rvalid_i]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[31]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[30]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[29]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[28]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[27]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[26]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[25]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[24]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[23]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[22]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[21]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[20]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[19]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[18]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[17]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[16]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[15]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[14]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[13]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[12]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[11]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[10]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[9]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[8]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[7]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[6]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[5]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[4]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[3]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[2]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[1]}]
set_input_delay -clock clk_i  80  [get_ports {instr_rdata_i[0]}]
set_input_delay -clock clk_i  80  [get_ports data_gnt_i]
set_input_delay -clock clk_i  80  [get_ports data_rvalid_i]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[31]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[30]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[29]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[28]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[27]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[26]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[25]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[24]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[23]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[22]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[21]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[20]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[19]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[18]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[17]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[16]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[15]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[14]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[13]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[12]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[11]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[10]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[9]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[8]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[7]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[6]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[5]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[4]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[3]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[2]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[1]}]
set_input_delay -clock clk_i  80  [get_ports {data_rdata_i[0]}]
set_input_delay -clock clk_i  10  [get_ports debug_req_i]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {boot_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {mtvec_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {dm_halt_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {hart_id_i[0]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[31]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[30]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[29]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[28]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[27]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[26]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[25]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[24]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[23]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[22]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[21]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[20]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[19]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[18]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[17]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[16]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[15]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[14]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[13]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[12]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[11]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[10]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[9]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[8]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[7]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[6]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[5]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[4]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[3]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[2]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[1]}]
set_input_delay -clock clk_i  10  [get_ports {dm_exception_addr_i[0]}]
set_input_delay -clock clk_i  10  [get_ports rst_ni]
set_input_delay -clock clk_i  10  [get_ports pulp_clock_en_i]
set_input_delay -clock clk_i  10  [get_ports scan_cg_en_i]
set_input_delay -clock clk_i  10  [get_ports fetch_enable_i]
set_input_delay -clock clk_i  30  [get_ports {SI[4]}]
set_input_delay -clock clk_i  30  [get_ports {SI[3]}]
set_input_delay -clock clk_i  30  [get_ports {SI[2]}]
set_input_delay -clock clk_i  30  [get_ports {SI[1]}]
set_input_delay -clock clk_i  30  [get_ports {SI[0]}]
set_output_delay -clock clk_i  25  [get_ports irq_ack_o]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[4]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[3]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[2]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[1]}]
set_output_delay -clock clk_i  25  [get_ports {irq_id_o[0]}]
set_output_delay -clock clk_i  60  [get_ports instr_req_o]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[31]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[30]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[29]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[28]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[27]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[26]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[25]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[24]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[23]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[22]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[21]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[20]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[19]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[18]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[17]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[16]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[15]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[14]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[13]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[12]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[11]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[10]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[9]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[8]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[7]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[6]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[5]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[4]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {instr_addr_o[0]}]
set_output_delay -clock clk_i  60  [get_ports data_req_o]
set_output_delay -clock clk_i  60  [get_ports data_we_o]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {data_be_o[0]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[31]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[30]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[29]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[28]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[27]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[26]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[25]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[24]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[23]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[22]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[21]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[20]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[19]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[18]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[17]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[16]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[15]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[14]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[13]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[12]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[11]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[10]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[9]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[8]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[7]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[6]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[5]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[4]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {data_addr_o[0]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[31]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[30]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[29]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[28]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[27]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[26]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[25]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[24]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[23]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[22]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[21]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[20]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[19]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[18]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[17]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[16]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[15]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[14]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[13]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[12]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[11]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[10]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[9]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[8]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[7]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[6]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[5]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[4]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[3]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[2]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[1]}]
set_output_delay -clock clk_i  60  [get_ports {data_wdata_o[0]}]
set_output_delay -clock clk_i  60  [get_ports debug_havereset_o]
set_output_delay -clock clk_i  60  [get_ports debug_running_o]
set_output_delay -clock clk_i  60  [get_ports debug_halted_o]
set_output_delay -clock clk_i  25  [get_ports core_sleep_o]
set_output_delay -clock clk_i  30  [get_ports {SO[4]}]
set_output_delay -clock clk_i  30  [get_ports {SO[3]}]
set_output_delay -clock clk_i  30  [get_ports {SO[2]}]
set_output_delay -clock clk_i  30  [get_ports {SO[1]}]
set_output_delay -clock clk_i  30  [get_ports {SO[0]}]
#current scenario
current_scenario func_slow_Cmax
{func_slow_Cmax}
set_scenario_status -leakage_power false -dynamic_power false [get_scenarios ]
Scenario func_fast_Cmax (mode func corner fast_Cmax) is active for setup/hold/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_fast_Cmin (mode func corner fast_Cmin) is active for setup/hold/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_slow_Cmax (mode func corner slow_Cmax) is active for setup/hold/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_slow_Cmin (mode func corner slow_Cmin) is active for setup/hold/max_transition/max_capacitance/min_capacitance analysis.
Scenario scan_fast_Cmax (mode scan corner fast_Cmax) is active for setup/hold/max_transition/max_capacitance/min_capacitance analysis.
Scenario scan_fast_Cmin (mode scan corner fast_Cmin) is active for setup/hold/max_transition/max_capacitance/min_capacitance analysis.
Scenario scan_slow_Cmax (mode scan corner slow_Cmax) is active for setup/hold/max_transition/max_capacitance/min_capacitance analysis.
Scenario scan_slow_Cmin (mode scan corner slow_Cmin) is active for setup/hold/max_transition/max_capacitance/min_capacitance analysis.
1
report_scenarios
****************************************
Report : scenario
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Sun Jun 29 17:55:56 2025
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
-------------------------------------------------------------------------------------------------------------------------------
func_fast_Cmax *
                func            fast_Cmax       true    true   true  false    false    true      true     true     false false
func_fast_Cmin *
                func            fast_Cmin       true    true   true  false    false    true      true     true     false false
func_slow_Cmax *
                func            slow_Cmax       true    true   true  false    false    true      true     true     false false
func_slow_Cmin *
                func            slow_Cmin       true    true   true  false    false    true      true     true     false false
scan_fast_Cmax *
                scan            fast_Cmax       true    true   true  false    false    true      true     true     false false
scan_fast_Cmin *
                scan            fast_Cmin       true    true   true  false    false    true      true     true     false false
scan_slow_Cmax *
                scan            slow_Cmax       true    true   true  false    false    true      true     true     false false
scan_slow_Cmin *
                scan            slow_Cmin       true    true   true  false    false    true      true     true     false false

1
save_block -as ${DESIGN_NAME}_init
Information: Saving 'cv32e40p_top:cv32e40p_top.design' to 'cv32e40p_top:cv32e40p_top_init.design'. (DES-028)
1
1
icc2_shell> wri
write_aif                     write_clock_trunks            write_floorplan               write_matching_types          write_routes                  write_taps                    
write_app_var                 write_def                     write_frame_options           write_name_map                write_rp_groups               write_tech_file               
write_blackbox_timing_script  write_default_pg_pattern      write_gds                     write_net_estimation_rules    write_saif                    write_verilog                 
write_budgets                 write_dff_trace_filters       write_io_constraints          write_oasis                   write_sanity_check_point      write_virtual_pad_file        
write_busplans                write_drc_error_data          write_lef                     write_parasitics              write_script                  
write_cell_expansion          write_ems_rules               write_lib_package             write_pin_constraints         write_sdc                     
write_checksum                write_feasibility_constraints write_macro_relative_location write_pt_checksum             write_shadow_eco              
icc2_shell> write_script 
1
icc2_shell> repo
report_3d_chip_placement                      report_corners                                report_mv_design                              report_reference                              
report_abstracts                              report_crpr                                   report_mv_lib_cells                           report_references                             
report_activity                               report_delay_calculation                      report_mv_path                                report_regular_multisource_clock_tree_options 
report_annotated_check                        report_density_gradient_options               report_name_rules                             report_routing_corridors                      
report_annotated_delay                        report_design                                 report_names                                  report_routing_guides                         
report_annotated_power                        report_design_mismatch                        report_net                                    report_routing_rules                          
report_annotated_transition                   report_design_rules                           report_net_buses                              report_rp_groups                              
report_antenna_rules                          report_dff_connections                        report_net_estimation_rules                   report_sadp_track_rule                        
report_aocvm                                  report_disable_timing                         report_net_fanout                             report_scan_chains                            
report_app_options                            report_dont_touch                             report_net_weight_effort                      report_scenarios                              
report_app_var                                report_eco_bus_buffer_patterns                report_nets                                   report_shaping_options                        
report_attachments                            report_eco_physical_changes                   report_noise                                  report_shields                                
report_attribute                              report_eco_placement_net_weight               report_ocvm                                   report_si_calculation                         
report_attributes                             report_edit_groups                            report_parasitic_parameters                   report_signal_em                              
report_auto_floorplan_constraints             report_editability                            report_parasitics                             report_signal_io_constraints                  
report_block_pin_constraints                  report_ems_database                           report_path_group                             report_site_defs                              
report_block_shaping                          report_ems_rules                              report_path_groups                            report_size_only                              
report_block_to_top_map                       report_exceptions                             report_pg_mask_constraints                    report_skew_macros                            
report_boundary_cell_rules                    report_extraction_options                     report_pg_patterns                            report_stage                                  
report_bounds                                 report_feedthroughs                           report_pg_regions                             report_starrc_in_design                       
report_budget                                 report_floorplan_rules                        report_pg_strategies                          report_supernet_exceptions                    
report_buffer_trees                           report_frame_properties                       report_pg_strategy_via_rules                  report_supply_net                             
report_bundle_pin_constraints                 report_freeze_ports                           report_pg_via_master_rules                    report_supply_nets                            
report_bundles                                report_global_timing                          report_pin_blockages                          report_supply_ports                           
report_busplan_constraints                    report_grids                                  report_pin_buses                              report_supply_sets                            
report_busplans                               report_groups                                 report_pin_guides                             report_switching_activity                     
report_case_analysis                          report_hierarchy                              report_pin_name_synonym                       report_taps                                   
report_cell                                   report_host_options                           report_pin_placement                          report_target_library_subset                  
report_cell_buses                             report_ideal_network                          report_placement                              report_tech_diff                              
report_cell_em                                report_ignored_layers                         report_placement_spacing_rules                report_threshold_voltage_group                
report_cell_modes                             report_incomplete_upf                         report_pop_up_object_options                  report_threshold_voltage_groups               
report_cell_pin_access                        report_individual_pin_constraints             report_port                                   report_timing                                 
report_cells                                  report_io_guides                              report_port_buses                             report_timing_derate                          
report_check_design_strategy                  report_io_rings                               report_port_protection_diodes                 report_topological_constraints                
report_clock                                  report_isolate_ports                          report_ports                                  report_topology_edges                         
report_clock_balance_groups                   report_keepout_margins                        report_power                                  report_topology_nodes                         
report_clock_balance_points                   report_latch_loop_groups                      report_power_calculation                      report_track_constraints                      
report_clock_cell_spacings                    report_lib                                    report_power_clock_scaling                    report_tracks                                 
report_clock_gating                           report_lib_cells                              report_power_derate                           report_transitive_fanin                       
report_clock_gating_check                     report_lib_pins                               report_power_domain                           report_transitive_fanout                      
report_clock_gating_checks                    report_lib_timing_arcs                        report_power_domains                          report_unbound                                
report_clock_power                            report_macro_constraints                      report_power_groups                           report_units                                  
report_clock_qor                              report_macro_relative_location                report_power_io_constraints                   report_user_units                             
report_clock_routing_rules                    report_matching_types                         report_power_scopes                           report_utilization                            
report_clock_settings                         report_mibs                                   report_power_switch_patterns                  report_versions                               
report_clock_skew_groups                      report_min_pulse_width                        report_power_switch_placement_patterns        report_via_defs                               
report_clock_timing                           report_mismatch_configs                       report_pr_rules                               report_via_ladder_candidates                  
report_clock_tree_options                     report_missing_via_check_options              report_programmable_spare_cell_mapping_rule   report_via_ladder_constraints                 
report_clock_tree_reference_subset            report_modes                                  report_pst                                    report_via_ladder_rules                       
report_clock_trunk_endpoints                  report_msg                                    report_pt_options                             report_via_ladders                            
report_clock_trunk_qor                        report_multi_input_switching_coefficient      report_push_down_object_options               report_via_mapping                            
report_clocks                                 report_multibit                               report_pvt                                    report_via_matrixes                           
report_congestion                             report_multisource_clock_sink_groups          report_qor                                    report_via_regions                            
report_constraint                             report_multisource_clock_subtree_constraints  report_qor_snapshot                           report_via_rules                              
report_constraint_groups                      report_multisource_clock_subtree_options      report_rail_result                            report_virtual_pads                           
report_constraint_mapping_file                report_multisource_clock_tap_options          report_rdl_routes                             report_voltage_area_rules                     
report_constraints                            report_mv_cells                               report_ref_libs                               report_voltage_areas                          
icc2_shell> report_pvt 
****************************************
Report : pvt
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Sun Jun 29 17:57:05 2025
****************************************

--------------------------------------------------------------------------------
Information: Corner fast_Cmax: no PVT mismatches. (PVT-032)
--------------------------------------------------------------------------------



--------------------------------------------------------------------------------
Information: Corner fast_Cmin: no PVT mismatches. (PVT-032)
--------------------------------------------------------------------------------



--------------------------------------------------------------------------------
Information: Corner slow_Cmax: no PVT mismatches. (PVT-032)
--------------------------------------------------------------------------------



--------------------------------------------------------------------------------
Information: Corner slow_Cmin: no PVT mismatches. (PVT-032)
--------------------------------------------------------------------------------



1
icc2_shell> repo
report_3d_chip_placement                      report_corners                                report_mv_design                              report_reference                              
report_abstracts                              report_crpr                                   report_mv_lib_cells                           report_references                             
report_activity                               report_delay_calculation                      report_mv_path                                report_regular_multisource_clock_tree_options 
report_annotated_check                        report_density_gradient_options               report_name_rules                             report_routing_corridors                      
report_annotated_delay                        report_design                                 report_names                                  report_routing_guides                         
report_annotated_power                        report_design_mismatch                        report_net                                    report_routing_rules                          
report_annotated_transition                   report_design_rules                           report_net_buses                              report_rp_groups                              
report_antenna_rules                          report_dff_connections                        report_net_estimation_rules                   report_sadp_track_rule                        
report_aocvm                                  report_disable_timing                         report_net_fanout                             report_scan_chains                            
report_app_options                            report_dont_touch                             report_net_weight_effort                      report_scenarios                              
report_app_var                                report_eco_bus_buffer_patterns                report_nets                                   report_shaping_options                        
report_attachments                            report_eco_physical_changes                   report_noise                                  report_shields                                
report_attribute                              report_eco_placement_net_weight               report_ocvm                                   report_si_calculation                         
report_attributes                             report_edit_groups                            report_parasitic_parameters                   report_signal_em                              
report_auto_floorplan_constraints             report_editability                            report_parasitics                             report_signal_io_constraints                  
report_block_pin_constraints                  report_ems_database                           report_path_group                             report_site_defs                              
report_block_shaping                          report_ems_rules                              report_path_groups                            report_size_only                              
report_block_to_top_map                       report_exceptions                             report_pg_mask_constraints                    report_skew_macros                            
report_boundary_cell_rules                    report_extraction_options                     report_pg_patterns                            report_stage                                  
report_bounds                                 report_feedthroughs                           report_pg_regions                             report_starrc_in_design                       
report_budget                                 report_floorplan_rules                        report_pg_strategies                          report_supernet_exceptions                    
report_buffer_trees                           report_frame_properties                       report_pg_strategy_via_rules                  report_supply_net                             
report_bundle_pin_constraints                 report_freeze_ports                           report_pg_via_master_rules                    report_supply_nets                            
report_bundles                                report_global_timing                          report_pin_blockages                          report_supply_ports                           
report_busplan_constraints                    report_grids                                  report_pin_buses                              report_supply_sets                            
report_busplans                               report_groups                                 report_pin_guides                             report_switching_activity                     
report_case_analysis                          report_hierarchy                              report_pin_name_synonym                       report_taps                                   
report_cell                                   report_host_options                           report_pin_placement                          report_target_library_subset                  
report_cell_buses                             report_ideal_network                          report_placement                              report_tech_diff                              
report_cell_em                                report_ignored_layers                         report_placement_spacing_rules                report_threshold_voltage_group                
report_cell_modes                             report_incomplete_upf                         report_pop_up_object_options                  report_threshold_voltage_groups               
report_cell_pin_access                        report_individual_pin_constraints             report_port                                   report_timing                                 
report_cells                                  report_io_guides                              report_port_buses                             report_timing_derate                          
report_check_design_strategy                  report_io_rings                               report_port_protection_diodes                 report_topological_constraints                
report_clock                                  report_isolate_ports                          report_ports                                  report_topology_edges                         
report_clock_balance_groups                   report_keepout_margins                        report_power                                  report_topology_nodes                         
report_clock_balance_points                   report_latch_loop_groups                      report_power_calculation                      report_track_constraints                      
report_clock_cell_spacings                    report_lib                                    report_power_clock_scaling                    report_tracks                                 
report_clock_gating                           report_lib_cells                              report_power_derate                           report_transitive_fanin                       
report_clock_gating_check                     report_lib_pins                               report_power_domain                           report_transitive_fanout                      
report_clock_gating_checks                    report_lib_timing_arcs                        report_power_domains                          report_unbound                                
report_clock_power                            report_macro_constraints                      report_power_groups                           report_units                                  
report_clock_qor                              report_macro_relative_location                report_power_io_constraints                   report_user_units                             
report_clock_routing_rules                    report_matching_types                         report_power_scopes                           report_utilization                            
report_clock_settings                         report_mibs                                   report_power_switch_patterns                  report_versions                               
report_clock_skew_groups                      report_min_pulse_width                        report_power_switch_placement_patterns        report_via_defs                               
report_clock_timing                           report_mismatch_configs                       report_pr_rules                               report_via_ladder_candidates                  
report_clock_tree_options                     report_missing_via_check_options              report_programmable_spare_cell_mapping_rule   report_via_ladder_constraints                 
report_clock_tree_reference_subset            report_modes                                  report_pst                                    report_via_ladder_rules                       
report_clock_trunk_endpoints                  report_msg                                    report_pt_options                             report_via_ladders                            
report_clock_trunk_qor                        report_multi_input_switching_coefficient      report_push_down_object_options               report_via_mapping                            
report_clocks                                 report_multibit                               report_pvt                                    report_via_matrixes                           
report_congestion                             report_multisource_clock_sink_groups          report_qor                                    report_via_regions                            
report_constraint                             report_multisource_clock_subtree_constraints  report_qor_snapshot                           report_via_rules                              
report_constraint_groups                      report_multisource_clock_subtree_options      report_rail_result                            report_virtual_pads                           
report_constraint_mapping_file                report_multisource_clock_tap_options          report_rdl_routes                             report_voltage_area_rules                     
report_constraints                            report_mv_cells                               report_ref_libs                               report_voltage_areas                          
icc2_shell> report_con
report_congestion              report_constraint              report_constraint_groups       report_constraint_mapping_file report_constraints             
icc2_shell> report_con[Krners 
****************************************
Report : corner
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Sun Jun 29 17:57:11 2025
****************************************

--------------------------------------------------------------------------------
Corner fast_Cmax
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func_fast_Cmax      func            true    true   true  false     false     true      true     true     false    false
scan_fast_Cmax      scan            true    true   true  false     false     true      true     true     false    false


Top-Level PVT Settings:
  early process label             ff
  early process number            1
  early voltage                   0.88
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 70
  early temperature               25.00
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 69

  late process label              ff
  late process number             1
  late voltage                    0.88
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 70
  late temperature                25.00
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 69




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner fast_Cmin
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func_fast_Cmin      func            true    true   true  false     false     true      true     true     false    false
scan_fast_Cmin      scan            true    true   true  false     false     true      true     true     false    false


Top-Level PVT Settings:
  early process label             ff
  early process number            1
  early voltage                   0.88
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 70
  early temperature               25.00
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 69

  late process label              ff
  late process number             1
  late voltage                    0.88
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 70
  late temperature                25.00
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 69




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner slow_Cmax
--------------------------------------------------------------------------------

Current: true  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func_slow_Cmax      func            true    true   true  false     false     true      true     true     false    false
scan_slow_Cmax      scan            true    true   true  false     false     true      true     true     false    false


Top-Level PVT Settings:
  early process label             ss
  early process number            1
  early voltage                   0.60
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 74
  early temperature               125.00
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 73

  late process label              ss
  late process number             1
  late voltage                    0.60
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 74
  late temperature                125.00
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 73




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


--------------------------------------------------------------------------------
Corner slow_Cmin
--------------------------------------------------------------------------------

Current: false  Default: false  Empty: false

Scenarios associated with this corner:

                                                         Leakage   Dynamic
Scenario            Mode            Active  Setup  Hold  Power     Power     Max_tran  Max_cap  Min_cap  Cell_em  Signal_em
-------------------------------------------------------------------------------------------------------------------------
func_slow_Cmin      func            true    true   true  false     false     true      true     true     false    false
scan_slow_Cmin      scan            true    true   true  false     false     true      true     true     false    false


Top-Level PVT Settings:
  early process label             ss
  early process number            1
  early voltage                   0.60
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 74
  early temperature               125.00
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 73

  late process label              ss
  late process number             1
  late voltage                    0.60
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 74
  late temperature                125.00
    source                        hierarchical setting
    file/line                     /mnt/hgfs/GP/PnR/ndm/design_init.tcl, line 73




0 objects with explicit PVT settings.


Top-level cell timing derates:
 data_cell derate early:   rise: 1.00    fall: 1.00  
 clk_cell derate early:   rise: 1.00    fall: 1.00  
 cell_check derate early:   rise: 1.00    fall: 1.00  
 data_cell derate  late:   rise: 1.00    fall: 1.00  
 clk_cell derate  late:   rise: 1.00    fall: 1.00  
 cell_check derate  late:   rise: 1.00    fall: 1.00  

Global net timing derates:
 net_data, early:   rise: 1.00    fall: 1.00  
 net_data, late:   rise: 1.00    fall: 1.00  
 net_clock, early:   rise: 1.00    fall: 1.00  
 net_clock, late:   rise: 1.00    fall: 1.00  


1
icc2_shell> quit
Maximum memory usage for this session: 272.69 MB
CPU usage for this session:     16 seconds (  0.00 hours)
Elapsed time for this session:    117 seconds (  0.03 hours)
Thank you for using IC Compiler II.
