<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='534' type='bool llvm::SIMachineFunctionInfo::haveFreeLanesForSGPRSpill(const llvm::MachineFunction &amp; MF, unsigned int NumLane) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='84' u='c' c='_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='256' ll='261' type='bool llvm::SIMachineFunctionInfo::haveFreeLanesForSGPRSpill(const llvm::MachineFunction &amp; MF, unsigned int NumNeed) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='252'>/// \p returns true if \p NumLanes slots are available in VGPRs already used for
/// SGPR spilling.
//
// FIXME: This only works after processFunctionBeforeFrameFinalized</doc>
