{
  "Top": "nlms_module_1tap",
  "RtlTop": "nlms_module_1tap",
  "RtlPrefix": "",
  "RtlSubPrefix": "nlms_module_1tap_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-3",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "main_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<std::complex<ap_fixed<16, 16, AP_RND_ZERO, AP_SAT, 0> >, 0, 0, 0>, 0>&",
      "srcSize": "80",
      "hwRefs": [{
          "type": "interface",
          "interface": "main_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "aux_in": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<std::complex<ap_fixed<16, 16, AP_RND_ZERO, AP_SAT, 0> >, 0, 0, 0>, 0>&",
      "srcSize": "80",
      "hwRefs": [{
          "type": "interface",
          "interface": "aux_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<hls::axis<std::complex<ap_fixed<16, 16, AP_RND_ZERO, AP_SAT, 0> >, 0, 0, 0>, 0>&",
      "srcSize": "80"
    },
    "mu": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_ufixed<32, 0, AP_TRN, AP_SAT, 0>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "mu",
          "name": "mu",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top nlms_module_1tap -name nlms_module_1tap"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "nlms_module_1tap"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "86",
    "Latency": "86"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "nlms_module_1tap",
    "Version": "1.0",
    "DisplayName": "Nlms_module_1tap",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_nlms_module_1tap_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/nlms.cpp"],
    "Vhdl": [
      "impl\/vhdl\/nlms_module_1tap_add_175s_175ns_175_2_1.vhd",
      "impl\/vhdl\/nlms_module_1tap_lms_aux_reg_M_real_V.vhd",
      "impl\/vhdl\/nlms_module_1tap_mac_muladd_16s_16s_32ns_32_4_1.vhd",
      "impl\/vhdl\/nlms_module_1tap_mac_muladd_16s_16s_32s_32_4_1.vhd",
      "impl\/vhdl\/nlms_module_1tap_mul_63ns_32ns_95_3_1.vhd",
      "impl\/vhdl\/nlms_module_1tap_mul_64s_16s_79_3_1.vhd",
      "impl\/vhdl\/nlms_module_1tap_mul_64s_16s_80_3_1.vhd",
      "impl\/vhdl\/nlms_module_1tap_mul_95ns_80s_175_3_1.vhd",
      "impl\/vhdl\/nlms_module_1tap_mul_95ns_81s_175_3_1.vhd",
      "impl\/vhdl\/nlms_module_1tap_mul_mul_16s_16s_32_4_1.vhd",
      "impl\/vhdl\/nlms_module_1tap_regslice_both.vhd",
      "impl\/vhdl\/nlms_module_1tap_udiv_65s_64ns_64_69_1.vhd",
      "impl\/vhdl\/nlms_module_1tap.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/nlms_module_1tap_add_175s_175ns_175_2_1.v",
      "impl\/verilog\/nlms_module_1tap_lms_aux_reg_M_real_V.dat",
      "impl\/verilog\/nlms_module_1tap_lms_aux_reg_M_real_V.v",
      "impl\/verilog\/nlms_module_1tap_mac_muladd_16s_16s_32ns_32_4_1.v",
      "impl\/verilog\/nlms_module_1tap_mac_muladd_16s_16s_32s_32_4_1.v",
      "impl\/verilog\/nlms_module_1tap_mul_63ns_32ns_95_3_1.v",
      "impl\/verilog\/nlms_module_1tap_mul_64s_16s_79_3_1.v",
      "impl\/verilog\/nlms_module_1tap_mul_64s_16s_80_3_1.v",
      "impl\/verilog\/nlms_module_1tap_mul_95ns_80s_175_3_1.v",
      "impl\/verilog\/nlms_module_1tap_mul_95ns_81s_175_3_1.v",
      "impl\/verilog\/nlms_module_1tap_mul_mul_16s_16s_32_4_1.v",
      "impl\/verilog\/nlms_module_1tap_regslice_both.v",
      "impl\/verilog\/nlms_module_1tap_udiv_65s_64ns_64_69_1.v",
      "impl\/verilog\/nlms_module_1tap.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/nlms_module_1tap.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "main_in:aux_in:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "main_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "main_in_",
      "ports": [
        "main_in_TDATA",
        "main_in_TKEEP",
        "main_in_TLAST",
        "main_in_TREADY",
        "main_in_TSTRB",
        "main_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "main_in"
        }]
    },
    "aux_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "aux_in_",
      "ports": [
        "aux_in_TDATA",
        "aux_in_TKEEP",
        "aux_in_TLAST",
        "aux_in_TREADY",
        "aux_in_TSTRB",
        "aux_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "aux_in"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TKEEP",
        "output_r_TLAST",
        "output_r_TREADY",
        "output_r_TSTRB",
        "output_r_TVALID"
      ]
    },
    "mu": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"mu": "DATA"},
      "ports": ["mu"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mu"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "main_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "main_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "main_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "main_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "main_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "main_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "aux_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "aux_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "aux_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "aux_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "aux_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "aux_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "output_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "output_r_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "mu": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "nlms_module_1tap"},
    "Info": {"nlms_module_1tap": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"nlms_module_1tap": {
        "Latency": {
          "LatencyBest": "86",
          "LatencyAvg": "86",
          "LatencyWorst": "86",
          "PipelineII": "86",
          "PipelineDepth": "87",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.911"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "68",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "30",
          "FF": "13499",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "10057",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "18",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-12 08:38:00 PST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
