$date
	Mon Oct 30 05:31:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_negative_edge_detector $end
$var wire 1 ! neg_edge_detected $end
$var reg 1 " clk $end
$scope module uut $end
$var wire 1 # clk $end
$var reg 1 $ clk_delayed $end
$var reg 1 % neg_edge_detected $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
0#
0"
x!
$end
#5
1"
1#
#10
0"
0#
#15
1"
1#
#25
0"
0#
#30
