0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/jungu/Assign 7/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALUopcodes.v,1745502742,verilog,,,,,,,,,,,,
C:/Users/jungu/Assign 7/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/opcodes.v,1745462070,verilog,,,,,,,,,,,,
C:/Users/jungu/Assign 7_cache/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALUopcodes.v,1745502742,verilog,,,,,,,,,,,,
C:/Users/jungu/Assign 7_cache/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/opcodes.v,1745462070,verilog,,,,,,,,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sim_1/imports/Lab06_verilog_files/cpu_TB.v,1750849678,verilog,,,,cpu_TB,,,../../../../Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files;../../../../Assign 7.srcs/sources_1/imports/Lab06_verilog_files,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sim_1/new/cpu_io_TB.v,1750860331,verilog,,,,cpu_io_TB,,,../../../../Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files;../../../../Assign 7.srcs/sources_1/imports/Lab06_verilog_files,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALU.v,1745915006,verilog,,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/RF.v,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALUopcodes.v,ALU,,,../../../../Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files;../../../../Assign 7.srcs/sources_1/imports/Lab06_verilog_files,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALUopcodes.v,1745502742,verilog,,,,,,,,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/RF.v,1744370751,verilog,,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v,,RF,,,../../../../Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files;../../../../Assign 7.srcs/sources_1/imports/Lab06_verilog_files,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v,1746547154,verilog,,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/opcodes.v;C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/ALUopcodes.v,control_unit,,,../../../../Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files;../../../../Assign 7.srcs/sources_1/imports/Lab06_verilog_files,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/cpu.v,1750849498,verilog,,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cpu_io.v,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/opcodes.v,cpu,,,../../../../Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files;../../../../Assign 7.srcs/sources_1/imports/Lab06_verilog_files,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v,1750856672,verilog,,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/new/datastall_unit.v,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/opcodes.v,datapath,,,../../../../Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files;../../../../Assign 7.srcs/sources_1/imports/Lab06_verilog_files,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/memory.v,1750403720,verilog,,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/test_skeleton_synth/uart_transmitter_synthesis.v,,Memory,,,../../../../Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files;../../../../Assign 7.srcs/sources_1/imports/Lab06_verilog_files,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/opcodes.v,1745462070,verilog,,,,,,,,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/new/datastall_unit.v,1747082455,verilog,,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/memory.v,,datastall_unit,,,../../../../Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files;../../../../Assign 7.srcs/sources_1/imports/Lab06_verilog_files,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/test_skeleton_synth/uart_transmitter_synthesis.v,1750818225,verilog,,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sim_1/new/cpu_io_TB.v,,uart_transmitter,,,../../../../Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files;../../../../Assign 7.srcs/sources_1/imports/Lab06_verilog_files,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cache.v,1750403632,verilog,,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/control_unit.v,,cache,,,../../../../Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files;../../../../Assign 7.srcs/sources_1/imports/Lab06_verilog_files,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cpu_io.v,1750898814,verilog,,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cpu_top.v,,cpu_io,,,../../../../Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files;../../../../Assign 7.srcs/sources_1/imports/Lab06_verilog_files,,,,,
C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/new/cpu_top.v,1750860170,verilog,,C:/Users/jungu/Desktop/AiSys/AiSys_cpu/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files/datapath.v,,cpu_top,,,../../../../Assign 7.srcs/sim_1/imports/cpu/Assign 7.srcs/sources_1/imports/Lab06_verilog_files;../../../../Assign 7.srcs/sources_1/imports/Lab06_verilog_files,,,,,
