{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708055462837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708055462838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 22:51:02 2024 " "Processing started: Thu Feb 15 22:51:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708055462838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708055462838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1-fpAdd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1-fpAdd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708055462838 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708055463821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_4to2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_4to2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_4to2-struct " "Found design unit 1: encoder_4to2-struct" {  } { { "encoder_4to2.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/encoder_4to2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464841 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_4to2 " "Found entity 1: encoder_4to2" {  } { { "encoder_4to2.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/encoder_4to2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055464841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_countern_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_countern_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jk_countern_sync-struct " "Found design unit 1: jk_countern_sync-struct" {  } { { "jk_countern_sync.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/jk_countern_sync.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464853 ""} { "Info" "ISGN_ENTITY_NAME" "1 jk_countern_sync " "Found entity 1: jk_countern_sync" {  } { { "jk_countern_sync.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/jk_countern_sync.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055464853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jk_flipflop-struct " "Found design unit 1: jk_flipflop-struct" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/jk_flipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464867 ""} { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/jk_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055464867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file small_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small_ALU-struct " "Found design unit 1: small_ALU-struct" {  } { { "small_ALU.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/small_ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464881 ""} { "Info" "ISGN_ENTITY_NAME" "1 small_ALU " "Found entity 1: small_ALU" {  } { { "small_ALU.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/small_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055464881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to4-struct " "Found design unit 1: mux_2to4-struct" {  } { { "mux_2to4.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/mux_2to4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464895 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to4 " "Found entity 1: mux_2to4" {  } { { "mux_2to4.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/mux_2to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055464895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_registern-struct " "Found design unit 1: d_registern-struct" {  } { { "d_registern.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/d_registern.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464910 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_registern " "Found entity 1: d_registern" {  } { { "d_registern.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/d_registern.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055464910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_register1-struct " "Found design unit 1: d_register1-struct" {  } { { "d_register1.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/d_register1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464924 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_register1 " "Found entity 1: d_register1" {  } { { "d_register1.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/d_register1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055464924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-struct " "Found design unit 1: d_latch-struct" {  } { { "d_latch.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/d_latch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464939 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/d_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055464939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-struct " "Found design unit 1: d_flipflop-struct" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/d_flipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464951 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/d_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055464951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1to2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1to2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1to2-struct " "Found design unit 1: mux_1to2-struct" {  } { { "mux_1to2.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/mux_1to2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464965 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1to2 " "Found entity 1: mux_1to2" {  } { { "mux_1to2.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/mux_1to2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055464965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1to2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1to2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1to2n-struct " "Found design unit 1: mux_1to2n-struct" {  } { { "mux_1to2n.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/mux_1to2n.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464978 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1to2n " "Found entity 1: mux_1to2n" {  } { { "mux_1to2n.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/mux_1to2n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055464978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-struct " "Found design unit 1: half_adder-struct" {  } { { "half_adder.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/half_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464993 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055464993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055464993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementor2sn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementor2sn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complementor2sn-struct " "Found design unit 1: complementor2sn-struct" {  } { { "complementor2sn.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/complementor2sn.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465009 ""} { "Info" "ISGN_ENTITY_NAME" "1 complementor2sn " "Found entity 1: complementor2sn" {  } { { "complementor2sn.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/complementor2sn.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055465009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-struct " "Found design unit 1: full_adder-struct" {  } { { "full_adder.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465025 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055465025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4-struct " "Found design unit 1: cla4-struct" {  } { { "cla4.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/cla4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465040 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/cla4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055465040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file big_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIG_ALU-struct " "Found design unit 1: BIG_ALU-struct" {  } { { "BIG_ALU.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/BIG_ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465054 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIG_ALU " "Found entity 1: BIG_ALU" {  } { { "BIG_ALU.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/BIG_ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055465054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1-fpadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1-fpadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1-fpAdd " "Found entity 1: lab1-fpAdd" {  } { { "lab1-fpAdd.bdf" "" { Schematic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/lab1-fpAdd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055465065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpAdd_Controller-struct " "Found design unit 1: fpAdd_Controller-struct" {  } { { "fpAdd_Controller.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/fpAdd_Controller.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465076 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpAdd_Controller " "Found entity 1: fpAdd_Controller" {  } { { "fpAdd_Controller.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/fpAdd_Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055465076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounding_hardware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rounding_hardware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rounding_hardware-struct " "Found design unit 1: rounding_hardware-struct" {  } { { "rounding_hardware.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/rounding_hardware.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465089 ""} { "Info" "ISGN_ENTITY_NAME" "1 rounding_hardware " "Found entity 1: rounding_hardware" {  } { { "rounding_hardware.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/rounding_hardware.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055465089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_FSM-struct " "Found design unit 1: Control_FSM-struct" {  } { { "Control_FSM.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Control_FSM.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "Control_FSM.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Control_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055465102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-struct " "Found design unit 1: Controller-struct" {  } { { "Controller.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465115 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055465115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3to8-struct " "Found design unit 1: decoder_3to8-struct" {  } { { "decoder_3to8.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/decoder_3to8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465129 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/decoder_3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708055465129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708055465129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control_FSM " "Elaborating entity \"Control_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708055465198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop d_flipflop:\\ff:0:ffi A:struct " "Elaborating entity \"d_flipflop\" using architecture \"A:struct\" for hierarchy \"d_flipflop:\\ff:0:ffi\"" {  } { { "Control_FSM.vhd" "\\ff:0:ffi" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Control_FSM.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708055465221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_latch d_flipflop:\\ff:0:ffi\|d_latch:master A:struct " "Elaborating entity \"d_latch\" using architecture \"A:struct\" for hierarchy \"d_flipflop:\\ff:0:ffi\|d_latch:master\"" {  } { { "d_flipflop.vhd" "master" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/d_flipflop.vhd" 13 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708055465228 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1708055465990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1708055466364 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055466364 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708055466468 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708055466468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708055466468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708055466468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708055466519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 22:51:06 2024 " "Processing ended: Thu Feb 15 22:51:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708055466519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708055466519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708055466519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708055466519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708055468269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708055468270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 22:51:07 2024 " "Processing started: Thu Feb 15 22:51:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708055468270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708055468270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1-fpAdd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1-fpAdd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708055468270 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708055468645 ""}
{ "Info" "0" "" "Project  = lab1" {  } {  } 0 0 "Project  = lab1" 0 0 "Fitter" 0 0 1708055468645 ""}
{ "Info" "0" "" "Revision = lab1-fpAdd" {  } {  } 0 0 "Revision = lab1-fpAdd" 0 0 "Fitter" 0 0 1708055468645 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1708055468726 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab1-fpAdd EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab1-fpAdd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708055468741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708055468793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708055468794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708055468794 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708055468971 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708055468984 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708055469515 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708055469515 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708055469515 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708055469515 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708055469515 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708055469515 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708055469515 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708055469515 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1708055469515 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708055469515 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708055469517 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708055469517 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708055469517 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708055469517 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1708055469517 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1708055469517 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708055469518 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[0\] " "Pin Q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[0] } } } { "Control_FSM.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Control_FSM.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708055471073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[1\] " "Pin Q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[1] } } } { "Control_FSM.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Control_FSM.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708055471073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[2\] " "Pin Q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q[2] } } } { "Control_FSM.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Control_FSM.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708055471073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_not\[0\] " "Pin Q_not\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_not[0] } } } { "Control_FSM.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Control_FSM.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_not[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708055471073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_not\[1\] " "Pin Q_not\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_not[1] } } } { "Control_FSM.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Control_FSM.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_not[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708055471073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_not\[2\] " "Pin Q_not\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Q_not[2] } } } { "Control_FSM.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Control_FSM.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_not[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708055471073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_not " "Pin Reset_not not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset_not } } } { "Control_FSM.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Control_FSM.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_not } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708055471073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk } } } { "Control_FSM.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Control_FSM.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708055471073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in0 " "Pin in0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in0 } } } { "Control_FSM.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Control_FSM.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708055471073 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1 " "Pin in1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in1 } } } { "Control_FSM.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/Control_FSM.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1708055471073 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1708055471073 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1-fpAdd.sdc " "Synopsys Design Constraints File file not found: 'lab1-fpAdd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708055471373 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708055471374 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1708055471374 ""}
{ "Warning" "WSTA_SCC_LOOP" "43 " "Found combinational loop of 43 nodes" { { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|slave\|int_Q_not~0\|datad " "Node \"\\ff:0:ffi\|slave\|int_Q_not~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|slave\|int_Q_not~0\|combout " "Node \"\\ff:0:ffi\|slave\|int_Q_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~0\|datad " "Node \"\\ff:1:ffi\|master\|int_and_D~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~0\|combout " "Node \"\\ff:1:ffi\|master\|int_and_D~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~1\|datad " "Node \"\\ff:1:ffi\|master\|int_and_D~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~1\|combout " "Node \"\\ff:1:ffi\|master\|int_and_D~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~1\|datac " "Node \"\\ff:1:ffi\|master\|int_and_D~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|slave\|int_and_D\|datad " "Node \"\\ff:1:ffi\|slave\|int_and_D\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|slave\|int_and_D\|combout " "Node \"\\ff:1:ffi\|slave\|int_and_D\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~2\|datab " "Node \"\\ff:0:ffi\|master\|int_and_D~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~2\|combout " "Node \"\\ff:0:ffi\|master\|int_and_D~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~3\|datad " "Node \"\\ff:0:ffi\|master\|int_and_D~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~3\|combout " "Node \"\\ff:0:ffi\|master\|int_and_D~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|slave\|int_Q_not~0\|datac " "Node \"\\ff:0:ffi\|slave\|int_Q_not~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~0\|datac " "Node \"\\ff:0:ffi\|master\|int_and_D~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~0\|combout " "Node \"\\ff:0:ffi\|master\|int_and_D~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~3\|datac " "Node \"\\ff:0:ffi\|master\|int_and_D~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~2\|datac " "Node \"\\ff:0:ffi\|master\|int_and_D~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~1\|datac " "Node \"\\ff:0:ffi\|master\|int_and_D~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~1\|combout " "Node \"\\ff:0:ffi\|master\|int_and_D~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~2\|datad " "Node \"\\ff:0:ffi\|master\|int_and_D~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|slave\|int_and_D\|datad " "Node \"\\ff:0:ffi\|slave\|int_and_D\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|slave\|int_and_D\|combout " "Node \"\\ff:0:ffi\|slave\|int_and_D\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|slave\|int_and_D\|datac " "Node \"\\ff:0:ffi\|slave\|int_and_D\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~1\|datab " "Node \"\\ff:0:ffi\|master\|int_and_D~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~0\|dataa " "Node \"\\ff:1:ffi\|master\|int_and_D~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|slave\|int_and_D\|datac " "Node \"\\ff:1:ffi\|slave\|int_and_D\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~0\|datac " "Node \"\\ff:1:ffi\|master\|int_and_D~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~1\|datab " "Node \"\\ff:2:ffi\|master\|int_and_D~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~1\|combout " "Node \"\\ff:2:ffi\|master\|int_and_D~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~0\|datad " "Node \"\\ff:2:ffi\|master\|int_and_D~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~0\|combout " "Node \"\\ff:2:ffi\|master\|int_and_D~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~1\|dataa " "Node \"\\ff:2:ffi\|master\|int_and_D~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|slave\|int_Q_not~0\|datac " "Node \"\\ff:2:ffi\|slave\|int_Q_not~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|slave\|int_Q_not~0\|combout " "Node \"\\ff:2:ffi\|slave\|int_Q_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~0\|datab " "Node \"\\ff:1:ffi\|master\|int_and_D~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|slave\|int_and_D\|datad " "Node \"\\ff:2:ffi\|slave\|int_and_D\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|slave\|int_and_D\|combout " "Node \"\\ff:2:ffi\|slave\|int_and_D\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|slave\|int_and_D\|datac " "Node \"\\ff:2:ffi\|slave\|int_and_D\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~0\|datac " "Node \"\\ff:2:ffi\|master\|int_and_D~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|slave\|int_Q_not~0\|datad " "Node \"\\ff:2:ffi\|slave\|int_Q_not~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~0\|dataa " "Node \"\\ff:0:ffi\|master\|int_and_D~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~1\|datad " "Node \"\\ff:2:ffi\|master\|int_and_D~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055471376 ""}  } { { "d_latch.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/d_latch.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1708055471376 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1708055471403 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1708055471404 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1708055471404 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1708055471405 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708055471407 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708055471408 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708055471408 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708055471409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708055471410 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708055471410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708055471410 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708055471411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708055471411 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1708055471412 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708055471412 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 4 6 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 4 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1708055471415 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1708055471415 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708055471415 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708055471416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708055471416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708055471416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708055471416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708055471416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708055471416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708055471416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1708055471416 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1708055471416 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708055471416 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708055471432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708055477886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708055478035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708055478042 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708055481290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708055481290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708055481694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y61 X10_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73" {  } { { "loc" "" { Generic "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y61 to location X10_Y73"} 0 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1708055485026 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708055485026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708055485397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1708055485400 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1708055485400 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708055485400 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1708055485418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708055485488 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708055485992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708055486075 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708055486644 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708055487056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/output_files/lab1-fpAdd.fit.smsg " "Generated suppressed messages file C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/output_files/lab1-fpAdd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708055488529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708055488920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 22:51:28 2024 " "Processing ended: Thu Feb 15 22:51:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708055488920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708055488920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708055488920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708055488920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708055508234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708055508235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 22:51:48 2024 " "Processing started: Thu Feb 15 22:51:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708055508235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708055508235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1-fpAdd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1-fpAdd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708055508236 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708055511506 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708055511651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708055513018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 22:51:53 2024 " "Processing ended: Thu Feb 15 22:51:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708055513018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708055513018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708055513018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708055513018 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708055513637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708055515111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708055515113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 22:51:54 2024 " "Processing started: Thu Feb 15 22:51:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708055515113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708055515113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab1 -c lab1-fpAdd " "Command: quartus_sta lab1 -c lab1-fpAdd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708055515113 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1708055515650 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708055515979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1708055515979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1708055516053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1708055516053 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1-fpAdd.sdc " "Synopsys Design Constraints File file not found: 'lab1-fpAdd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1708055516357 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1708055516357 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1708055516358 ""}
{ "Warning" "WSTA_SCC_LOOP" "43 " "Found combinational loop of 43 nodes" { { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|slave\|int_Q_not~0\|datab " "Node \"\\ff:0:ffi\|slave\|int_Q_not~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|slave\|int_Q_not~0\|combout " "Node \"\\ff:0:ffi\|slave\|int_Q_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~1\|dataa " "Node \"\\ff:2:ffi\|master\|int_and_D~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~1\|combout " "Node \"\\ff:2:ffi\|master\|int_and_D~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|slave\|int_Q_not~0\|dataa " "Node \"\\ff:2:ffi\|slave\|int_Q_not~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|slave\|int_Q_not~0\|combout " "Node \"\\ff:2:ffi\|slave\|int_Q_not~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~0\|datab " "Node \"\\ff:1:ffi\|master\|int_and_D~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~0\|combout " "Node \"\\ff:1:ffi\|master\|int_and_D~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~1\|dataa " "Node \"\\ff:1:ffi\|master\|int_and_D~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~1\|combout " "Node \"\\ff:1:ffi\|master\|int_and_D~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~1\|datab " "Node \"\\ff:1:ffi\|master\|int_and_D~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|slave\|int_and_D\|datab " "Node \"\\ff:1:ffi\|slave\|int_and_D\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|slave\|int_and_D\|combout " "Node \"\\ff:1:ffi\|slave\|int_and_D\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~1\|datac " "Node \"\\ff:2:ffi\|master\|int_and_D~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~0\|datac " "Node \"\\ff:1:ffi\|master\|int_and_D~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|slave\|int_and_D\|datac " "Node \"\\ff:1:ffi\|slave\|int_and_D\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~2\|datac " "Node \"\\ff:0:ffi\|master\|int_and_D~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~2\|combout " "Node \"\\ff:0:ffi\|master\|int_and_D~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~3\|datad " "Node \"\\ff:0:ffi\|master\|int_and_D~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~3\|combout " "Node \"\\ff:0:ffi\|master\|int_and_D~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~0\|datab " "Node \"\\ff:0:ffi\|master\|int_and_D~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~0\|combout " "Node \"\\ff:0:ffi\|master\|int_and_D~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~3\|datab " "Node \"\\ff:0:ffi\|master\|int_and_D~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~1\|datab " "Node \"\\ff:0:ffi\|master\|int_and_D~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~1\|combout " "Node \"\\ff:0:ffi\|master\|int_and_D~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~2\|dataa " "Node \"\\ff:0:ffi\|master\|int_and_D~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~2\|datab " "Node \"\\ff:0:ffi\|master\|int_and_D~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|slave\|int_and_D\|datab " "Node \"\\ff:0:ffi\|slave\|int_and_D\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|slave\|int_and_D\|combout " "Node \"\\ff:0:ffi\|slave\|int_and_D\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|slave\|int_Q_not~0\|dataa " "Node \"\\ff:0:ffi\|slave\|int_Q_not~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~1\|datad " "Node \"\\ff:0:ffi\|master\|int_and_D~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|slave\|int_and_D\|dataa " "Node \"\\ff:0:ffi\|slave\|int_and_D\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~0\|dataa " "Node \"\\ff:1:ffi\|master\|int_and_D~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~0\|dataa " "Node \"\\ff:2:ffi\|master\|int_and_D~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~0\|combout " "Node \"\\ff:2:ffi\|master\|int_and_D~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~1\|datad " "Node \"\\ff:2:ffi\|master\|int_and_D~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|slave\|int_and_D\|dataa " "Node \"\\ff:2:ffi\|slave\|int_and_D\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|slave\|int_and_D\|combout " "Node \"\\ff:2:ffi\|slave\|int_and_D\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:0:ffi\|master\|int_and_D~0\|datad " "Node \"\\ff:0:ffi\|master\|int_and_D~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|master\|int_and_D~0\|datab " "Node \"\\ff:2:ffi\|master\|int_and_D~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|slave\|int_and_D\|datab " "Node \"\\ff:2:ffi\|slave\|int_and_D\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:2:ffi\|slave\|int_Q_not~0\|datab " "Node \"\\ff:2:ffi\|slave\|int_Q_not~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""} { "Warning" "WSTA_SCC_NODE" "\\ff:1:ffi\|master\|int_and_D~0\|datad " "Node \"\\ff:1:ffi\|master\|int_and_D~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708055516359 ""}  } { { "d_latch.vhd" "" { Text "C:/Users/Fufs/Nextcloud/Documents/uOttawa/3000/CEG3156/Labs/Lab 1/d_latch.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1708055516359 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1708055516381 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1708055516381 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1708055516382 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1708055516383 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1708055516407 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1708055516416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055516417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055516445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055516456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055516467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055516477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055516486 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1708055516511 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1708055516531 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1708055517366 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1708055517422 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1708055517422 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1708055517444 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1708055517444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055517444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055517466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055517479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055517492 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055517504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055517517 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1708055517543 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1708055517670 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1708055517670 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1708055517693 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1708055517693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055517705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055517717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055517728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055517740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1708055517750 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1708055518092 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1708055518093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708055518182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 22:51:58 2024 " "Processing ended: Thu Feb 15 22:51:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708055518182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708055518182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708055518182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708055518182 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 100 s " "Quartus II Full Compilation was successful. 0 errors, 100 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708055518866 ""}
