0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sim_1/imports/project_1/psx_clk_test.v,1528054370,verilog,,,,psx_clk_test,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1534767416,verilog,,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/Car_display.v,,clk_wiz_0,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1534767415,verilog,,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/psx_controller_clk_gen.v,1534534056,verilog,,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/psx_controller_module.v,,psx_controller_clk_gen,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/psx_controller_module.v,1534696016,verilog,,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sim_1/new/psx_controller_module_test.v,,psx_controller_module,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/testbench.v,1534767960,verilog,,,,testbench,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/tiff_writer.v,1528054370,verilog,,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/vga.v,,tiff_writer,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/verilog_macro_bus.vh,1534515958,verilog,,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga_timing.v,1534768868,verilog,,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/testbench.v,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/verilog_macro_bus.vh,vga_timing,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.sim/sim_1/behav/xsim/glbl.v,1528054370,verilog,,,,glbl,,,,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sim_1/new/psx_controller_module_test.v,1534697234,verilog,,,,psx_controller_module_test,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/Car_display.v,1534852501,verilog,,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/cardata.v,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/verilog_macro_bus.vh,Car_display,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/Controller_status_decode.v,1534697378,verilog,,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/psx_controller_clk_gen.v,,Controller_status_decode,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/cardata.v,1534851739,verilog,,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/tiff_writer.v,,cardata,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.srcs/sources_1/new/vga.v,1534851731,verilog,,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/vga_timing.v,C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/new/verilog_macro_bus.vh,vga,,,../../../../../src/sources_1/ip/clk_wiz_0;../../../../../src/sources_1/new,,,,,
