# Reading C:/altera/12.0/modelsim_ase/tcl/vsim/pref.tcl 
# do SDR_REV_A_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\12.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Repositories/Pulsar_SDR/UART {C:/Repositories/Pulsar_SDR/UART/TX_UART.v}
# Model Technology ModelSim ALTERA vlog 10.0d Compiler 2012.01 Jan 18 2012
# -- Compiling module TX_UART
# ** Error: C:/Repositories/Pulsar_SDR/UART/TX_UART.v(55): Undefined variable: state.
# ** Error: C:/Repositories/Pulsar_SDR/UART/TX_UART.v(55): Undefined variable: IDLE.
# ** Error: C:/Repositories/Pulsar_SDR/UART/TX_UART.v(60): 'IDLE' already declared in this scope.
# ** Error: C:/Repositories/Pulsar_SDR/UART/TX_UART.v(67): 'state' already declared in this scope (TX_UART).
# ** Error: c:/altera/12.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./SDR_REV_A_run_msim_rtl_verilog.do line 8
# c:/altera/12.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Repositories/Pulsar_SDR/UART {C:/Repositories/Pulsar_SDR/UART/TX_UART.v}"
#  
