/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 232 176)
	(text "Counter" (rect 5 0 62 20)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 137 31 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "up_down_not" (rect 0 0 100 20)(font "Intel Clear" (font_size 8)))
		(text "up_down_not" (rect 21 27 121 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "clear" (rect 0 0 34 20)(font "Intel Clear" (font_size 8)))
		(text "clear" (rect 21 43 55 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "clock" (rect 0 0 36 20)(font "Intel Clear" (font_size 8)))
		(text "clock" (rect 21 59 57 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "enable" (rect 0 0 48 20)(font "Intel Clear" (font_size 8)))
		(text "enable" (rect 21 75 69 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 216 32)
		(output)
		(text "out0" (rect 0 0 34 20)(font "Intel Clear" (font_size 8)))
		(text "out0" (rect 161 27 195 47)(font "Intel Clear" (font_size 8)))
		(line (pt 216 32)(pt 200 32))
	)
	(port
		(pt 216 48)
		(output)
		(text "out1" (rect 0 0 34 20)(font "Intel Clear" (font_size 8)))
		(text "out1" (rect 161 43 195 63)(font "Intel Clear" (font_size 8)))
		(line (pt 216 48)(pt 200 48))
	)
	(port
		(pt 216 64)
		(output)
		(text "out2" (rect 0 0 34 20)(font "Intel Clear" (font_size 8)))
		(text "out2" (rect 161 59 195 79)(font "Intel Clear" (font_size 8)))
		(line (pt 216 64)(pt 200 64))
	)
	(port
		(pt 216 80)
		(output)
		(text "out3" (rect 0 0 34 20)(font "Intel Clear" (font_size 8)))
		(text "out3" (rect 161 75 195 95)(font "Intel Clear" (font_size 8)))
		(line (pt 216 80)(pt 200 80))
	)
	(port
		(pt 216 96)
		(output)
		(text "full" (rect 0 0 23 20)(font "Intel Clear" (font_size 8)))
		(text "full" (rect 172 91 195 111)(font "Intel Clear" (font_size 8)))
		(line (pt 216 96)(pt 200 96))
	)
	(port
		(pt 216 112)
		(output)
		(text "not_zero" (rect 0 0 63 20)(font "Intel Clear" (font_size 8)))
		(text "not_zero" (rect 132 107 195 127)(font "Intel Clear" (font_size 8)))
		(line (pt 216 112)(pt 200 112))
	)
	(drawing
		(rectangle (rect 16 16 200 144))
	)
)
