#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jul  2 19:44:21 2025
# Process ID         : 18968
# Current directory  : F:/AES_External/AES_External
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent10268 F:\AES_External\AES_External\AES.xpr
# Log file           : F:/AES_External/AES_External/vivado.log
# Journal file       : F:/AES_External/AES_External\vivado.jou
# Running On         : DESKTOP-1AGVPSV
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 5500U with Radeon Graphics         
# CPU Frequency      : 2096 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16456 MB
# Swap memory        : 7817 MB
# Total Virtual      : 24273 MB
# Available Virtual  : 4634 MB
#-----------------------------------------------------------
start_gui
open_project F:/AES_External/AES_External/AES.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Vivado/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'F:/AES_External/AES_External/AES.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1319.062 ; gain = 190.766
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AES_Final_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/AES_External/AES_External/AES.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_Final_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/AES_External/AES_External/AES.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AES_Final_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/AES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Final
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/add_round_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_round_key
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/aes_top_decryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_top_decryption
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/aes_top_encryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_top_encryption
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/freq_scaling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_scaling
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/g_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_function
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/inverse_mix_columns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_mix_columns
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/inverse_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/inverse_shift_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_shift_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/inverse_sub_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverse_sub_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/mix_columns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mix_columns
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/shift_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/sub_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_bytes
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/AES_External/AES_External/AES.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Final_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/AES_External/AES_External/AES.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AES_Final_tb_behav xil_defaultlib.AES_Final_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AES_Final_tb_behav xil_defaultlib.AES_Final_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.freq_scaling
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.g_function
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.sub_bytes
Compiling module xil_defaultlib.shift_rows
Compiling module xil_defaultlib.mix_columns
Compiling module xil_defaultlib.add_round_key
Compiling module xil_defaultlib.aes_top_encryption
Compiling module xil_defaultlib.inverse_mix_columns
Compiling module xil_defaultlib.inverse_shift_rows
Compiling module xil_defaultlib.inverse_sbox
Compiling module xil_defaultlib.inverse_sub_bytes
Compiling module xil_defaultlib.aes_top_decryption
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.AES_Final
Compiling module xil_defaultlib.AES_Final_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AES_Final_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/AES_External/AES_External/AES.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_Final_tb_behav -key {Behavioral:sim_1:Functional:AES_Final_tb} -tclbatch {AES_Final_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AES_Final_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Round 0 Output: 193de3bea0f4e22b9ac68d2ae9f84808
Round 1 Output: a49c7ff2689f352b6b5bea43026a5049
Round 2 Output: aa8f5f0361dde3ef82d24ad26832469a
Round 3 Output: 486c4eee671d9d0d4de3b138d65f58e7
Round 4 Output: e0927fe8c86363c0d9b1355085b8be01
Round 5 Output: f1006f55c1924cef7cc88b325db5d50c
Round 6 Output: 260e2e173d41b77de86472a9fdd28b25
Round 7 Output: 5a4142b11949dc1fa3e019657a8c040c
Round 8 Output: ea835cf00445332d655d98ad8596b0c5
Round 9 Output: eb40f21e592e38848ba113e71bc342d2
Round 10 Output: 3925841d02dc09fbdc118597196a0b32
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.051 ; gain = 12.945
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_Final_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1370.051 ; gain = 24.266
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sim_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sources_1\new\AES.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sources_1\new\AES.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sources_1\new\AES.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'AES_Final_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'F:/AES_External/AES_External/AES.sim/sim_1/synth/func/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sim_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sources_1\new\AES.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sim_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sim_1\new\tb.v:]
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tffg1156-1
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sim_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sources_1\new\AES.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sim_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sim_1\new\tb.v:]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Common 17-180] Spawn failed: No error
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1615.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 848 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1615.055 ; gain = 245.004
INFO: [Common 17-344] 'open_run' was cancelled
1
    while executing
"catch {open_run $synth_run -name $netlist} open_err"
    (procedure "xcs_write_design_netlist" line 50)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 61)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 29)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type functional -run_dir F:/AES_External/AES_External/AES.sim/sim_1/synth/func/xsim ..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.055 ; gain = 245.004
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sim_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sources_1\new\AES.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sim_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "F:/AES_External/AES_External/AES.sim/sim_1/behav/xsim/simulate.log"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sim_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sources_1\new\AES.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sim_1\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\AES_External\AES_External\AES.srcs\sim_1\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "F:/AES_External/AES_External/AES.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul  2 19:58:40 2025...
