Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Mar 20 00:24:32 2025
| Host         : DESKTOP-N3AMQDS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1613 |          398 |
| Yes          | No                    | No                     |             504 |          140 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1079 |          181 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                     Enable Signal                    |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  iClk_IBUF_BUFG |                                                      |                                           |                1 |              2 |         2.00 |
|  iClk_IBUF_BUFG | UART_RX_INST/FSM_sequential_rFSM_Current_reg[2]_0[0] | iRst_IBUF                                 |                2 |              7 |         3.50 |
|  iClk_IBUF_BUFG | rStartAdd                                            | iRst_IBUF                                 |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG | UART_RX_INST/wRxData_Next                            | iRst_IBUF                                 |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG | UART_TX_INST/wTxData_Next                            | iRst_IBUF                                 |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG | UART_TX_INST/FSM_sequential_rFSM_reg[1]_1            | UART_TX_INST/FSM_sequential_rFSM_reg[1]_2 |                6 |              9 |         1.50 |
|  iClk_IBUF_BUFG | rCnt                                                 | iRst_IBUF                                 |                4 |             15 |         3.75 |
|  iClk_IBUF_BUFG | UART_TX_INST/FSM_sequential_rFSM_reg[1]_1            |                                           |              140 |            504 |         3.60 |
|  iClk_IBUF_BUFG | UART_RX_INST/rRxCnt_reg[6][0]                        | iRst_IBUF                                 |               81 |            512 |         6.32 |
|  iClk_IBUF_BUFG | UART_RX_INST/E[0]                                    | iRst_IBUF                                 |               82 |            512 |         6.24 |
|  iClk_IBUF_BUFG |                                                      | iRst_IBUF                                 |              398 |           1613 |         4.05 |
+-----------------+------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


