vendor_name = ModelSim
source_file = 1, C:/verilogDesign/equal/test.v
source_file = 1, C:/verilogDesign/equal/Waveform.vwf
source_file = 1, C:/verilogDesign/equal/db/test.cbx.xml
design_name = test
instance = comp, \C[0]~input , C[0]~input, test, 1
instance = comp, \F~output , F~output, test, 1
instance = comp, \B[2]~input , B[2]~input, test, 1
instance = comp, \B[0]~input , B[0]~input, test, 1
instance = comp, \A[0]~input , A[0]~input, test, 1
instance = comp, \C[1]~input , C[1]~input, test, 1
instance = comp, \A[1]~input , A[1]~input, test, 1
instance = comp, \B[1]~input , B[1]~input, test, 1
instance = comp, \F~0 , F~0, test, 1
instance = comp, \F~1 , F~1, test, 1
instance = comp, \A[2]~input , A[2]~input, test, 1
instance = comp, \C[2]~input , C[2]~input, test, 1
instance = comp, \F~2 , F~2, test, 1
