// Seed: 4282662678
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6
);
  logic [7:0] id_8;
  assign id_5 = 1;
  assign module_1.type_34 = 0;
  assign id_8[(1)] = 1 - id_1;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    input uwire id_3,
    output tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    output wand id_8,
    output supply0 id_9,
    output supply1 id_10,
    input uwire id_11,
    input wand id_12,
    input wor id_13,
    input tri0 id_14,
    input wand id_15,
    input wire id_16,
    input uwire id_17,
    input tri0 id_18,
    output wand id_19,
    input tri id_20,
    input tri0 id_21,
    input wire id_22,
    input supply0 id_23,
    input uwire id_24,
    input wand id_25,
    input supply0 id_26
);
  id_28 :
  assert property (@(posedge 1) 1)
  else;
  integer id_29, id_30, id_31;
  assign id_31 = id_13;
  wire id_32;
  wire id_33;
  module_0 modCall_1 (
      id_6,
      id_22,
      id_7,
      id_15,
      id_31,
      id_10,
      id_24
  );
endmodule
