INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/imports/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/x7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity x7seg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
ERROR: [VRFC 10-1412] syntax error near end [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:62]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
ERROR: [VRFC 10-1412] syntax error near end [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:62]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
ERROR: [VRFC 10-486] character '0' is not in type std_logic_vector_93 [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:60]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:41]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
ERROR: [VRFC 10-1412] syntax error near ) [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:40]
ERROR: [VRFC 10-1412] syntax error near component [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:49]
ERROR: [VRFC 10-2101] index constraint cannot apply to non array type std_logic [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:57]
ERROR: [VRFC 10-91] add4 is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:61]
ERROR: [VRFC 10-91] s_and is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:62]
ERROR: [VRFC 10-91] s_or is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:63]
ERROR: [VRFC 10-91] s_xor is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:64]
ERROR: [VRFC 10-1412] syntax error near "00000" [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:71]
ERROR: [VRFC 10-724] found '2' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:66]
ERROR: [VRFC 10-116] signal assignments not allowed in entity statement part [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:66]
ERROR: [VRFC 10-91] x7seg is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:73]
ERROR: [VRFC 10-116] signal assignments not allowed in entity statement part [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:74]
ERROR: [VRFC 10-116] signal assignments not allowed in entity statement part [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:75]
ERROR: [VRFC 10-1012] mismatch on label ; expected calc [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:77]
ERROR: [VRFC 10-1504] unit calc ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:34]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
ERROR: [VRFC 10-2101] index constraint cannot apply to non array type std_logic [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:57]
ERROR: [VRFC 10-91] s_add is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:61]
ERROR: [VRFC 10-283] actual of formal out port sum cannot be an expression [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:61]
ERROR: [VRFC 10-91] s_and is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:62]
ERROR: [VRFC 10-91] s_or is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:63]
ERROR: [VRFC 10-91] s_xor is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:64]
ERROR: [VRFC 10-1412] syntax error near "00000" [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:71]
ERROR: [VRFC 10-724] found '2' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:66]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:43]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
ERROR: [VRFC 10-2101] index constraint cannot apply to non array type std_logic [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:57]
ERROR: [VRFC 10-91] s_add is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:61]
ERROR: [VRFC 10-283] actual of formal out port sum cannot be an expression [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:61]
ERROR: [VRFC 10-91] s_and is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:62]
ERROR: [VRFC 10-91] s_or is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:63]
ERROR: [VRFC 10-91] s_xor is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:64]
ERROR: [VRFC 10-724] found '2' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:66]
ERROR: [VRFC 10-91] s_add is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:67]
ERROR: [VRFC 10-91] s_and is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:68]
ERROR: [VRFC 10-91] s_or is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:69]
ERROR: [VRFC 10-91] s_xor is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:70]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:43]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
ERROR: [VRFC 10-2101] index constraint cannot apply to non array type std_logic [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:57]
ERROR: [VRFC 10-91] s_add is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:61]
ERROR: [VRFC 10-283] actual of formal out port sum cannot be an expression [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:61]
ERROR: [VRFC 10-91] s_and is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:62]
ERROR: [VRFC 10-91] s_or is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:63]
ERROR: [VRFC 10-91] s_xor is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:64]
ERROR: [VRFC 10-724] found '2' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:66]
ERROR: [VRFC 10-91] s_add is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:67]
ERROR: [VRFC 10-91] s_and is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:68]
ERROR: [VRFC 10-91] s_or is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:69]
ERROR: [VRFC 10-91] s_xor is not declared [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:70]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:43]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
ERROR: [VRFC 10-724] found '2' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:66]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd:43]
INFO: [VRFC 10-240] VHDL file /home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/texierl/Documents/AEO/TP2/TP2.srcs/sources_1/new/calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity calc
