m255
K4
z2
Z0 !s12c _opt1
Z1 !s99 nomlopt
R0
R1
!s12c _opt2
R1
R0
R1
R0
R1
!s12c _opt
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dC:/Users/diego/College/2025/E155/lab3/FPGA/radiant_project/lab3_dw
T_opt
!s110 1757996710
Von9VDMZBjR^ZLIn3JMY@H3
04 17 4 work keypad_decoder_tb fast 0
=1-a8934a98430d-68c8e6a5-b7-24b0
R1
Z3 !s12f OEM25U2 
Z4 !s12b OEM100
Z5 !s124 OEM100
Z6 !s135 nogc
Z7 o-quiet -auto_acc_if_foreign -work work +acc
Z8 tCvgOpt 0
n@_opt
Z9 OL;O;2024.2;79
R2
T_opt1
!s110 1757975147
V1YS]MU[@1<FL84V@Y4NA:2
04 15 4 work keypad_input_tb fast 0
=4-a8934a98430d-68c8926b-109-15fc
R1
!s12f OEM25U3 
R4
R5
R6
R7
R8
n@_opt1
R9
T_opt2
!s110 1757974550
VJS]fhiLa<bH=YVHDg<^c`2
04 12 4 work keypad_input fast 0
=1-a8934a98430d-68c89016-175-3f00
R1
R3
R4
R5
R6
R7
R8
n@_opt2
R9
R2
vclock_divider
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv
Z10 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
!s110 1757996485
!i10b 1
!s100 G`4MTjDYniLYGUZ=UcoHF2
I=g4B<hcJG:3?l[7b5<ALJ3
S1
R2
w1757893204
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv
!i122 8
L0 6 22
Z11 VDg1SIo80bB@j0V0VzS_@n1
Z12 OL;L;2024.2;79
r1
!s85 0
31
!s108 1757996485.000000
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/clock_divider.sv|
!i113 0
Z13 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
vkeypad_decoder
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv
R10
!s110 1757974174
!i10b 1
!s100 =Id^d[EEON2eiY?B==Xc<2
IZVRN20^UC>3POPZS;PW1S3
S1
R2
w1757989464
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv
!i122 22
L0 6 30
R11
R12
r1
!s85 0
31
!s108 1757974174.000000
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_decoder.sv|
!i113 0
R13
R8
vkeypad_decoder_tb
2C:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_decoder_tb.sv
R10
!s110 1757996682
!i10b 1
!s100 YKmT]=<eg:FT]TBR6BIEm1
I1zjC1=YnD52YR>dWFfEAI0
S1
R2
w1757996619
8C:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_decoder_tb.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_decoder_tb.sv
!i122 19
L0 5 44
R11
R12
r1
!s85 0
31
!s108 1757996682.000000
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_decoder_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_decoder_tb.sv|
!i113 0
R13
R8
vkeypad_input
Z14 2C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv
R10
Z15 DXx4 work 5 state 0 22 CLX?7iH0@N22fNJUEjMS40
DXx4 work 20 keypad_input_sv_unit 0 22 QDdT0iDoSE@@<[XZ<<^5N0
Z16 !s110 1757974532
R11
r1
!s85 0
!i10b 1
!s100 bh_kQR3KS9cnnV7ITGIZR0
I6mTig>2I4TLmVD];>:_fW3
!s105 keypad_input_sv_unit
S1
R2
Z17 w1757974395
Z18 8C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv
Z19 FC:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv
!i122 30
L0 10 36
R12
31
Z20 !s108 1757974532.000000
Z21 !s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv|
Z22 !s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_input.sv|
!i113 0
R13
R8
Xkeypad_input_sv_unit
R14
R10
R15
R16
VQDdT0iDoSE@@<[XZ<<^5N0
r1
!s85 0
!i10b 1
!s100 3@jPjSl`zd6CaDPWkFdzb1
IQDdT0iDoSE@@<[XZ<<^5N0
!i103 1
S1
R2
R17
R18
R19
!i122 30
L0 8 0
R12
31
R20
R21
R22
!i113 0
R13
R8
vkeypad_input_tb
2C:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_input_tb.sv
R10
!s110 1757975136
!i10b 1
!s100 A1SVJ:?[20I7ac5[:0mkN3
I;`EY^6ImNlC2_RibLVFJT0
S1
R2
w1757975024
8C:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_input_tb.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_input_tb.sv
!i122 31
L0 5 55
R11
R12
r1
!s85 0
31
!s108 1757975136.000000
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_input_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/sim/keypad_input_tb.sv|
!i113 0
R13
R8
vkeypad_reader
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv
R10
Z23 !s110 1757974175
!i10b 1
!s100 I;NX_:T2VhB4D7ze:P=hc2
IhM<dFSz1754UTldRWPAAb1
S1
R2
w1757992871
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv
!i122 24
L0 5 46
R11
R12
r1
!s85 0
31
Z24 !s108 1757974175.000000
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/keypad_reader.sv|
!i113 0
R13
R8
vlab3_dw
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
R10
!s110 1757996531
!i10b 1
!s100 1Ge>[@;gCzJo[P;L5ejZ40
IBTIRYSjZP]:KPCzg_Am7n3
S1
R2
w1757990507
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv
!i122 12
L0 5 56
R11
R12
r1
!s85 0
31
!s108 1757996531.000000
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/lab3_dw.sv|
!i113 0
R13
R8
vnext_state_logic
Z25 2C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv
R10
R15
DXx4 work 24 next_state_logic_sv_unit 0 22 ]lYiA;O5`m5cmO>[Mh`K32
Z26 !s110 1757974450
R11
r1
!s85 0
!i10b 1
!s100 HO[4Sll8nNDcU6hTclNmK2
IND`In1:0hN=okg4WjRJoP0
!s105 next_state_logic_sv_unit
S1
R2
Z27 w1757974421
Z28 8C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv
Z29 FC:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv
!i122 29
L0 9 102
R12
31
Z30 !s108 1757974450.000000
Z31 !s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv|
Z32 !s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/next_state_logic.sv|
!i113 0
R13
R8
Xnext_state_logic_sv_unit
R25
R10
R15
R26
V]lYiA;O5`m5cmO>[Mh`K32
r1
!s85 0
!i10b 1
!s100 2Nd0]g>L2mMm]AMk`nYG42
I]lYiA;O5`m5cmO>[Mh`K32
!i103 1
S1
R2
R27
R28
R29
!i122 29
L0 7 0
R12
31
R30
R31
R32
!i113 0
R13
R8
vseven_seg_controller
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
R10
!s110 1757996561
!i10b 1
!s100 GV1IT?`f`>dS3a_ebC1=Y2
ID8ohTa[5ij`L7SL0<:B_O1
S1
R2
w1757990281
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv
!i122 14
L0 5 19
R11
R12
r1
!s85 0
31
!s108 1757996561.000000
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_controller.sv|
!i113 0
R13
R8
vseven_seg_decoder
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv
R10
!s110 1757996570
!i10b 1
!s100 ;cK0APdKL9X2ihgP_5;i=1
IbY>2^3dd;_B;ZnhQ4?NVW1
S1
R2
w1757810352
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv
!i122 15
L0 5 31
R11
R12
r1
!s85 0
31
!s108 1757996570.000000
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/seven_seg_decoder.sv|
!i113 0
R13
R8
Xstate
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv
R10
R23
!i10b 1
!s100 EE91W57=hE]?QN7=ke6D30
ICLX?7iH0@N22fNJUEjMS40
S1
R2
w1757992716
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv
!i122 26
L0 5 0
VCLX?7iH0@N22fNJUEjMS40
R12
r1
!s85 0
31
R24
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/state.sv|
!i113 0
R13
R8
vsynchronizer
2C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv
R10
!s110 1757996588
!i10b 1
!s100 Do3B0hfF>bQj0QT?YF>202
If^RnY@F>GRm:ZXn1jGXof3
S1
R2
w1757990470
8C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv
FC:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv
!i122 17
L0 6 18
R11
R12
r1
!s85 0
31
!s108 1757996588.000000
!s107 C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv|
!s90 -reportprogress|300|-work|work|C:/Users/diego/College/2025/E155/lab3/FPGA/src/synchronizer.sv|
!i113 0
R13
R8
