Running: C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/hlocal/Pr1/tb_registro_siso_isim_beh.exe -prj C:/hlocal/Pr1/tb_registro_siso_beh.prj work.tb_registro_siso 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/hlocal/Pr1/divisor.vhd" into library work
Parsing VHDL file "C:/hlocal/Pr1/registro_siso.vhd" into library work
Parsing VHDL file "C:/hlocal/Pr1/tb_registro_siso.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package numeric_std
Compiling architecture rtl of entity divisor [divisor_default]
Compiling architecture behavioral of entity registro_siso [registro_siso_default]
Compiling architecture beh of entity tb_registro_siso
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/hlocal/Pr1/tb_registro_siso_isim_beh.exe
Fuse Memory Usage: 36692 KB
Fuse CPU Usage: 311 ms
