---
title: "B*-Floorplan & FM-Partition"
collection: EDA-related
type: "EDA-related"
permalink: /selected_projects/btree
venue: "Physical Design for Nanometer Ics (Prof. Yao-Wen Chang)"
date: 2020-04
location: "National Taiwan University, Taiwan"
---

<!-- [More information here]() -->
Implemented a circuit floorplanner based on B*-Tree and fast-SA algorithm with fixed-outline constraint and a circuit
partitioner based on FM algorithm.



