Paper Code: ETEE-355 L T/P C
Paper: Switching Theory and Logic Design Lab 0 2 1
List of Experiments:
1. Realize all gates using NAND & NOR gates
2. Realize Half Adder, Full Adder, Half subtracter, Full subtracter
3. Realize a BCD adder
4. Realize a Serial Adder
5. Realize a four bit ALU
6. Realize Master-Save J K Flip-Flop, using NAND/NOR gates
7. Realize Universal Shift Register
8. Realize Self-Starting, Self Correcting Ring Counter
9. Realize Multiplexer and De-Multiplexer
10. Realize Carry Look ahead Adder / Priority Encoder
11. Simulation of PAL and PLA
12. Simulation Mealy and Moore State machines
