and r0, r1, r2, lsl #31 
and r0, r1, r0, ror #1 
rsb r3, r0, r2 
mov r2, r3 
mvn r1, r2 
