{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648569293089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648569293089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 11:54:52 2022 " "Processing started: Tue Mar 29 11:54:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648569293089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1648569293089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1648569293090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1648569293474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1648569293474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648569300392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648569300392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648569300395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648569300395 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(98) " "Verilog HDL warning at ALU.v(98): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1648569300397 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(99) " "Verilog HDL warning at ALU.v(99): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1648569300398 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(15) " "Verilog HDL information at ALU.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1648569300398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648569300398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648569300398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648569300401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648569300401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 2 2 " "Found 2 design units, including 2 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648569300404 ""} { "Info" "ISGN_ENTITY_NAME" "2 Chip " "Found entity 2: Chip" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648569300404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648569300404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648569300408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648569300408 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BEQ ControlUnit.v(13) " "Verilog HDL Procedural Assignment error at ControlUnit.v(13): object \"BEQ\" on left-hand side of assignment must have a variable data type" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1648569300409 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "BEQ ControlUnit.v(13) " "Verilog HDL error at ControlUnit.v(13): value cannot be assigned to input \"BEQ\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 13 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1648569300409 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BLT ControlUnit.v(14) " "Verilog HDL Procedural Assignment error at ControlUnit.v(14): object \"BLT\" on left-hand side of assignment must have a variable data type" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1648569300409 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "BLT ControlUnit.v(14) " "Verilog HDL error at ControlUnit.v(14): value cannot be assigned to input \"BLT\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 14 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1648569300409 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BEQ ControlUnit.v(63) " "Verilog HDL Procedural Assignment error at ControlUnit.v(63): object \"BEQ\" on left-hand side of assignment must have a variable data type" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 63 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "BEQ ControlUnit.v(63) " "Verilog HDL error at ControlUnit.v(63): value cannot be assigned to input \"BEQ\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 63 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BLT ControlUnit.v(64) " "Verilog HDL Procedural Assignment error at ControlUnit.v(64): object \"BLT\" on left-hand side of assignment must have a variable data type" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 64 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "BLT ControlUnit.v(64) " "Verilog HDL error at ControlUnit.v(64): value cannot be assigned to input \"BLT\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 64 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BEQ ControlUnit.v(106) " "Verilog HDL Procedural Assignment error at ControlUnit.v(106): object \"BEQ\" on left-hand side of assignment must have a variable data type" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 106 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "BEQ ControlUnit.v(106) " "Verilog HDL error at ControlUnit.v(106): value cannot be assigned to input \"BEQ\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 106 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BLT ControlUnit.v(107) " "Verilog HDL Procedural Assignment error at ControlUnit.v(107): object \"BLT\" on left-hand side of assignment must have a variable data type" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 107 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "BLT ControlUnit.v(107) " "Verilog HDL error at ControlUnit.v(107): value cannot be assigned to input \"BLT\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 107 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BEQ ControlUnit.v(117) " "Verilog HDL Procedural Assignment error at ControlUnit.v(117): object \"BEQ\" on left-hand side of assignment must have a variable data type" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 117 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "BEQ ControlUnit.v(117) " "Verilog HDL error at ControlUnit.v(117): value cannot be assigned to input \"BEQ\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 117 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BLT ControlUnit.v(118) " "Verilog HDL Procedural Assignment error at ControlUnit.v(118): object \"BLT\" on left-hand side of assignment must have a variable data type" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 118 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "BLT ControlUnit.v(118) " "Verilog HDL error at ControlUnit.v(118): value cannot be assigned to input \"BLT\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 118 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BEQ ControlUnit.v(149) " "Verilog HDL Procedural Assignment error at ControlUnit.v(149): object \"BEQ\" on left-hand side of assignment must have a variable data type" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 149 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "BEQ ControlUnit.v(149) " "Verilog HDL error at ControlUnit.v(149): value cannot be assigned to input \"BEQ\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 149 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BLT ControlUnit.v(150) " "Verilog HDL Procedural Assignment error at ControlUnit.v(150): object \"BLT\" on left-hand side of assignment must have a variable data type" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 150 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "BLT ControlUnit.v(150) " "Verilog HDL error at ControlUnit.v(150): value cannot be assigned to input \"BLT\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 150 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Design Software" 0 -1 1648569300410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1648569300426 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 20 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648569300432 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 29 11:55:00 2022 " "Processing ended: Tue Mar 29 11:55:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648569300432 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648569300432 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648569300432 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1648569300432 ""}
