-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Fri Oct 14 13:29:34 2022
-- Host        : xcosswbld17 running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ project_1_usp_rf_data_converter_0_i_0_sim_netlist.vhdl
-- Design      : project_1_usp_rf_data_converter_0_i_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu28dr-ffvg1517-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_address_decoder is
  port (
    counter_en_reg_reg : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[0]\ : out STD_LOGIC;
    s_axi_wready_i : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready_i : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ : out STD_LOGIC;
    dac1_drp_we : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[16]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ : out STD_LOGIC;
    adc3_drp_we : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[14]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[16]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_2\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[14]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_2\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC;
    adc2_drp_we : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_4\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_5\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_6\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_7\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_8\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_9\ : out STD_LOGIC;
    \adc0_sample_rate_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus2ip_addr_reg_reg[11]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[11]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_5\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[16]_7\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[14]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[11]_1\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_6\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_7\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_8\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[15]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    master_reset_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    master_reset_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[13]\ : out STD_LOGIC;
    axi_read_req_r_reg : out STD_LOGIC;
    axi_read_req_r_reg_0 : out STD_LOGIC;
    bank13_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc2_reset : out STD_LOGIC;
    adc2_restart : out STD_LOGIC;
    bank11_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc1_reset : out STD_LOGIC;
    adc1_restart : out STD_LOGIC;
    bank15_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank9_write : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bank3_write : out STD_LOGIC_VECTOR ( 10 downto 0 );
    bank1_write : out STD_LOGIC_VECTOR ( 10 downto 0 );
    bank0_write : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[14]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    adc3_restart : out STD_LOGIC;
    adc0_restart : out STD_LOGIC;
    dac1_restart : out STD_LOGIC;
    dac0_restart : out STD_LOGIC;
    master_reset : out STD_LOGIC;
    adc3_reset : out STD_LOGIC;
    adc0_reset : out STD_LOGIC;
    dac1_reset : out STD_LOGIC;
    dac0_reset : out STD_LOGIC;
    cs_ce_ld_enable_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    counter_en_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icount_out_reg[11]\ : in STD_LOGIC;
    \icount_out_reg[11]_0\ : in STD_LOGIC;
    IP2Bus_RdAck : in STD_LOGIC;
    \icount_out_reg[12]\ : in STD_LOGIC;
    \icount_out_reg[11]_1\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_access_cs_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_access_cs_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_access_cs_reg[0]_3\ : in STD_LOGIC;
    axi_RdAck_r_reg : in STD_LOGIC_VECTOR ( 14 downto 0 );
    axi_timeout_en_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    axi_avalid_reg : in STD_LOGIC;
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]_4\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC;
    access_type_reg : in STD_LOGIC;
    dac0_drp_rdy : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_5\ : in STD_LOGIC;
    access_type_reg_0 : in STD_LOGIC;
    user_drp_drdy : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_3\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_5\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]_6\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_6\ : in STD_LOGIC;
    adc0_drp_rdy : in STD_LOGIC;
    access_type_reg_1 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]_7\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_7\ : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    \FSM_sequential_access_cs[2]_i_7_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_8\ : in STD_LOGIC;
    access_type_reg_3 : in STD_LOGIC;
    s_axi_wready_reg_i_2_0 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_9\ : in STD_LOGIC;
    access_type_reg_4 : in STD_LOGIC;
    s_axi_wready_reg_i_2_1 : in STD_LOGIC;
    \IP2Bus_Data_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[2]_0\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_3_0\ : in STD_LOGIC;
    adc32_irq_en : in STD_LOGIC;
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC;
    adc33_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_5_0\ : in STD_LOGIC;
    \adc3_sim_level_reg[0]\ : in STD_LOGIC;
    axi_RdAck_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_1 : in STD_LOGIC;
    \IP2Bus_Data_reg[0]\ : in STD_LOGIC;
    adc30_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_15_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_13_0\ : in STD_LOGIC;
    adc31_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_15_1\ : in STD_LOGIC;
    \IP2Bus_Data_reg[4]\ : in STD_LOGIC;
    adc2_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_cmn_irq_en : in STD_LOGIC;
    adc3_cmn_irq_en_reg : in STD_LOGIC;
    \IP2Bus_Data[15]_i_24_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc30_overvol_irq : in STD_LOGIC;
    \adc3_slice0_irq_en_reg[2]\ : in STD_LOGIC;
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data_reg[14]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[31]\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_5_0\ : in STD_LOGIC;
    \IP2Bus_Data_reg[15]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[15]_0\ : in STD_LOGIC;
    adc3_do_mon : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \IP2Bus_Data_reg[8]\ : in STD_LOGIC;
    \IP2Bus_Data[11]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[19]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[30]\ : in STD_LOGIC;
    axi_read_req_r_reg_2 : in STD_LOGIC;
    \IP2Bus_Data_reg[3]_0\ : in STD_LOGIC;
    adc1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[11]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc20_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_18_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_18_1\ : in STD_LOGIC;
    adc21_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_14_0\ : in STD_LOGIC;
    adc23_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_16_0\ : in STD_LOGIC;
    adc22_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_25_0\ : in STD_LOGIC;
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_22_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_19_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_16_0\ : in STD_LOGIC;
    adc1_cmn_irq_en : in STD_LOGIC;
    adc11_irq_en : in STD_LOGIC;
    adc10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_29_0\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_40_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_40_1\ : in STD_LOGIC;
    adc12_irq_en : in STD_LOGIC;
    adc13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_16_1\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_5_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_5_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc00_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data_reg[0]_0\ : in STD_LOGIC;
    adc0_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dac1_do_mon : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \IP2Bus_Data[9]_i_5_0\ : in STD_LOGIC;
    \IP2Bus_Data[10]_i_5_0\ : in STD_LOGIC;
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[15]_i_5_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \adc3_slice1_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_4_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data_reg[2]_1\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dac12_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_21_0\ : in STD_LOGIC;
    \IP2Bus_Data_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_24_0\ : in STD_LOGIC;
    dac10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_20_0\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_9_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data_reg[1]\ : in STD_LOGIC;
    dac11_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_9_1\ : in STD_LOGIC;
    dac1_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_6_0\ : in STD_LOGIC;
    \IP2Bus_Data[11]_i_5_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac1_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[9]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[10]\ : in STD_LOGIC;
    dac0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[13]\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_read_req_r_reg_3 : in STD_LOGIC;
    axi_read_req_r_reg_4 : in STD_LOGIC;
    \IP2Bus_Data[16]_i_16_0\ : in STD_LOGIC;
    \IP2Bus_Data[12]_i_25_0\ : in STD_LOGIC;
    axi_read_req_tog_reg : in STD_LOGIC;
    \IP2Bus_Data[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac00_irq_en : in STD_LOGIC;
    dac01_irq_en : in STD_LOGIC;
    dac02_irq_en : in STD_LOGIC;
    \IP2Bus_Data[11]_i_5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dac0_cmn_irq_en : in STD_LOGIC;
    dac03_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_22_0\ : in STD_LOGIC;
    \IP2Bus_Data[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[1]_i_10_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_10_1\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_22_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_57_0\ : in STD_LOGIC;
    dac0_powerup_state_irq : in STD_LOGIC;
    irq_enables : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \IP2Bus_Data[31]_i_3_4\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_2_0\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_2_0\ : in STD_LOGIC;
    \IP2Bus_Data_reg[5]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[6]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[7]\ : in STD_LOGIC;
    axi_timeout_en_reg_0 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2_0\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_7_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_7_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \adc3_multi_band_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_12_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[31]_i_7_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_7_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    adc2_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_59_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[2]_i_16_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[2]_i_19_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[2]_i_28_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_9_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc3_cmn_en_reg[0]\ : in STD_LOGIC;
    \adc3_fifo_disable_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_48_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[2]_i_49_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac0_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_29_0\ : in STD_LOGIC;
    \IP2Bus_Data[9]_i_30_0\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_29_1\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_23_0\ : in STD_LOGIC;
    adc3_restart_reg : in STD_LOGIC;
    \adc3_start_stage_reg[0]\ : in STD_LOGIC;
    adc3_reset_reg : in STD_LOGIC;
    \IP2Bus_Data[0]_i_14_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[3]_i_5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_4_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_4_1\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_10_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_14_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_28_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_11_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_32_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_data_adc0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_16_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_21_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_21_1\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_21_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[3]_i_23_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_23_1\ : in STD_LOGIC;
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_63_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_overvol_irq : in STD_LOGIC;
    axi_read_req_r_reg_5 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_48_0\ : in STD_LOGIC;
    adc20_overvol_irq : in STD_LOGIC;
    adc10_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_26_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc01_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_5_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[15]_i_5_3\ : in STD_LOGIC;
    dac10_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_11_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_29_2\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_43_0\ : in STD_LOGIC;
    axi_read_req_r_reg_6 : in STD_LOGIC;
    axi_read_req_r_reg_7 : in STD_LOGIC;
    adc3_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_25_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[1]_i_15_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_22_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc3_slice2_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_39_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc1_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_27_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[1]_i_29_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_29_1\ : in STD_LOGIC;
    adc00_disable_cal_freeze_input : in STD_LOGIC;
    \IP2Bus_Data[4]_i_18_0\ : in STD_LOGIC;
    axi_read_req_r_reg_8 : in STD_LOGIC;
    \IP2Bus_Data[12]_i_25_1\ : in STD_LOGIC;
    adc00_disable_cal_freeze_input_reg : in STD_LOGIC;
    \IP2Bus_Data[12]_i_25_2\ : in STD_LOGIC;
    dac1_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_12_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[0]_i_28_1\ : in STD_LOGIC;
    \IP2Bus_Data[11]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_32_1\ : in STD_LOGIC;
    axi_read_req_r_reg_9 : in STD_LOGIC;
    axi_read_req_r_reg_10 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_16_1\ : in STD_LOGIC;
    adc0_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_23_1\ : in STD_LOGIC;
    \dac1_end_stage_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_28_0\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_25_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_overvol_irq : in STD_LOGIC;
    adc33_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \adc3_slice3_irq_en_reg[2]\ : in STD_LOGIC;
    axi_read_req_r_reg_11 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_59_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_overvol_irq : in STD_LOGIC;
    adc13_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_27_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_17_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc03_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_11_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_30_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_45_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_12_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac03_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc23_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac00_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_24_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[14]_i_34_0\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_60_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc21_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_60_1\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_39_0\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_39_0\ : in STD_LOGIC;
    adc21_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_40_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_44_0\ : in STD_LOGIC;
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_26_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_46_0\ : in STD_LOGIC;
    adc11_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_26_2\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_43_0\ : in STD_LOGIC;
    dac12_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_13_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac01_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc31_overvol_irq : in STD_LOGIC;
    adc01_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac11_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_11_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    signal_lost : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[1]_i_43_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[8]_0\ : in STD_LOGIC;
    \IP2Bus_Data[13]_i_17_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_6_1\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_6_2\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_3_0\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_5_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_18_0\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[31]_i_28_1\ : in STD_LOGIC;
    axi_read_req_r : in STD_LOGIC;
    axi_read_req_tog : in STD_LOGIC;
    \IP2Bus_Data[0]_i_17_0\ : in STD_LOGIC;
    adc00_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_14_0\ : in STD_LOGIC;
    adc01_irq_en : in STD_LOGIC;
    adc0_powerup_state_irq : in STD_LOGIC;
    adc0_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_10_0\ : in STD_LOGIC;
    adc03_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_10_0\ : in STD_LOGIC;
    adc02_irq_en : in STD_LOGIC;
    axi_read_req_r_0 : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_21_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_overvol_irq : in STD_LOGIC;
    \adc3_sample_rate_reg[0]\ : in STD_LOGIC;
    \adc3_ref_clk_freq_reg[0]\ : in STD_LOGIC;
    axi_read_req_r_reg_12 : in STD_LOGIC;
    axi_read_req_r_reg_13 : in STD_LOGIC;
    axi_read_req_r_reg_14 : in STD_LOGIC;
    axi_read_req_r_reg_15 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_33_0\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_42_0\ : in STD_LOGIC;
    s_axi_wready_reg_i_2_2 : in STD_LOGIC;
    s_axi_wready_reg_i_2_3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_address_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_address_decoder is
  signal Bus2IP_RdCE : STD_LOGIC;
  signal Bus2IP_WrCE : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_access_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_access_cs_reg[1]\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_60_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_65_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_66_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_67_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_59_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_60_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_61_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_62_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_65_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_66_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_67_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_68_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_70_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_71_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_72_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_74_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_75_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_76_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_77_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_80_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_81_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_82_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_85_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_88_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_91_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_92_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_93_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_94_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_95_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_96_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_97_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_98_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_59_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_60_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_61_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_62_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_60_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_61_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_62_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_65_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_66_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_67_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_68_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_69_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_70_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_71_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_72_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_73_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_59_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_60_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_61_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_62_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_66_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_67_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_68_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_69_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_70_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_71_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_72_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_73_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_74_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_75_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_76_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_78_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_79_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_80_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_81_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_82_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_83_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_9_n_0\ : STD_LOGIC;
  signal IP2Bus_WrAck : STD_LOGIC;
  signal IP2Bus_WrAck0 : STD_LOGIC;
  signal adc00_irq_en_i_2_n_0 : STD_LOGIC;
  signal adc30_irq_en_i_2_n_0 : STD_LOGIC;
  signal adc_disable : STD_LOGIC;
  signal axi_RdAck_r_i_3_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_4_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_5_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_6_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_8_n_0 : STD_LOGIC;
  signal \axi_read_req_r_i_2__1_n_0\ : STD_LOGIC;
  signal \axi_read_req_r_i_2__4_n_0\ : STD_LOGIC;
  signal \axi_read_req_r_i_2__5_n_0\ : STD_LOGIC;
  signal \axi_read_req_r_i_2__6_n_0\ : STD_LOGIC;
  signal axi_wrce : STD_LOGIC;
  signal bank0_read : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal bank11_read : STD_LOGIC_VECTOR ( 194 downto 0 );
  signal bank13_read : STD_LOGIC_VECTOR ( 194 downto 0 );
  signal bank15_read : STD_LOGIC_VECTOR ( 194 downto 64 );
  signal bank1_read : STD_LOGIC_VECTOR ( 193 downto 0 );
  signal bank3_read : STD_LOGIC_VECTOR ( 193 downto 64 );
  signal bank9_read : STD_LOGIC_VECTOR ( 194 downto 2 );
  signal \^bus2ip_addr_reg_reg[11]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[11]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[11]_1\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_1\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_2\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_3\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus2ip_addr_reg_reg[14]_6\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_7\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_8\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^bus2ip_addr_reg_reg[15]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[15]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[15]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^bus2ip_addr_reg_reg[16]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_1\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_2\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_3\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_4\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_5\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus2ip_addr_reg_reg[16]_7\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_8\ : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal dac00_irq_en_i_2_n_0 : STD_LOGIC;
  signal dac0_irq_en_i_4_n_0 : STD_LOGIC;
  signal dac10_irq_en_i_2_n_0 : STD_LOGIC;
  signal dac_disable : STD_LOGIC;
  signal drp_WrAck : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \icount_out[11]_i_3_n_0\ : STD_LOGIC;
  signal rdce_expnd_i : STD_LOGIC;
  signal \^s_axi_awready_i\ : STD_LOGIC;
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
  signal s_axi_wready_reg_i_4_n_0 : STD_LOGIC;
  signal s_axi_wready_reg_i_7_n_0 : STD_LOGIC;
  signal wrce_expnd_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_19\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_40\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_46\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_52\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_54\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_56\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_57\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_58\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_59\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_61\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_62\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_8\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_10\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_21\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_24\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_27\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_33\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_40\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_8\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_9\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_20\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_24\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_28\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_30\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_7\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_12\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_14\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_20\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_23\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_24\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_28\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_32\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_33\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_35\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_39\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_42\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_43\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_44\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_18\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_19\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_20\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_21\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_39\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_15\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_28\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_31\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_32\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_45\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_48\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_51\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_55\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_56\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_58\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_6\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_14\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_16\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_20\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_23\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_31\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_34\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_35\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_36\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_46\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_47\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_51\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_54\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_56\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_69\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_8\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_81\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_85\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_86\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_87\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_88\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_91\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_94\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_96\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_97\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_98\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_99\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \IP2Bus_Data[16]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \IP2Bus_Data[17]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \IP2Bus_Data[18]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \IP2Bus_Data[18]_i_8\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_21\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_37\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_47\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_48\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_51\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_53\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_54\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_55\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_56\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_57\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_58\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_62\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_63\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_64\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_8\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \IP2Bus_Data[20]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \IP2Bus_Data[21]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \IP2Bus_Data[23]_i_3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \IP2Bus_Data[24]_i_3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \IP2Bus_Data[25]_i_13\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \IP2Bus_Data[25]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \IP2Bus_Data[26]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \IP2Bus_Data[27]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \IP2Bus_Data[28]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \IP2Bus_Data[29]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_17\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_20\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_24\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_38\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_51\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_52\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_53\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_55\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_59\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_6\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_66\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_12\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_18\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_20\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_24\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_27\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_36\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_37\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_38\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_39\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_40\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_47\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_48\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_50\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_51\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_52\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_53\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_54\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_12\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_18\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_26\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_27\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_45\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_46\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_50\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_51\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_55\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_57\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_59\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_63\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_64\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_71\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_73\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_78\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_79\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_82\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_19\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_28\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_35\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_36\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_7\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \IP2Bus_Data[5]_i_10\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \IP2Bus_Data[5]_i_13\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \IP2Bus_Data[5]_i_7\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_10\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_13\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_7\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_11\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_14\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_22\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_7\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_8\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \IP2Bus_Data[8]_i_20\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \IP2Bus_Data[8]_i_26\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \IP2Bus_Data[8]_i_7\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_14\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_18\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_21\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_24\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_26\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of adc00_irq_en_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of adc00_irq_en_i_2 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \adc0_cmn_en[15]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \adc0_end_stage[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \adc0_fifo_disable[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \adc0_multi_band[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \adc0_ref_clk_freq[31]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of adc0_reset_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of adc0_restart_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \adc0_sample_rate[31]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \adc0_sim_level[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \adc0_slice0_irq_en[15]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \adc0_slice1_irq_en[15]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \adc0_slice2_irq_en[15]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \adc0_slice3_irq_en[15]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of adc10_irq_en_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \adc1_cmn_en[15]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \adc1_end_stage[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \adc1_fifo_disable[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \adc1_multi_band[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \adc1_ref_clk_freq[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \adc1_sample_rate[31]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \adc1_sim_level[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \adc1_slice0_irq_en[15]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \adc1_slice1_irq_en[15]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \adc1_slice2_irq_en[15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \adc1_slice3_irq_en[15]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of adc20_irq_en_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \adc2_cmn_en[15]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \adc2_end_stage[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \adc2_fifo_disable[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \adc2_multi_band[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \adc2_ref_clk_freq[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \adc2_sample_rate[31]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \adc2_sim_level[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \adc2_slice0_irq_en[15]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \adc2_slice1_irq_en[15]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \adc2_slice2_irq_en[15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \adc2_slice3_irq_en[15]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of adc30_irq_en_i_1 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \adc3_cmn_en[15]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \adc3_end_stage[3]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \adc3_fifo_disable[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \adc3_multi_band[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \adc3_ref_clk_freq[31]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of adc3_reset_i_1 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of adc3_restart_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \adc3_sample_rate[31]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \adc3_sim_level[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \adc3_slice0_irq_en[15]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \adc3_slice1_irq_en[15]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \adc3_slice2_irq_en[15]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \adc3_slice3_irq_en[15]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of axi_read_req_r_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_1__10\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_1__19\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_1__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_1__3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_1__5\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_1__6\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_1__8\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \axi_read_req_tog_i_1__22\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \axi_read_req_tog_i_1__23\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of dac00_irq_en_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of dac00_irq_en_i_2 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dac0_cmn_en[15]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dac0_end_stage[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dac0_fifo_disable[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dac0_multi_band[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dac0_ref_clk_freq[31]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of dac0_reset_i_1 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of dac0_restart_i_1 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dac0_sample_rate[31]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dac0_sim_level[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dac0_slice0_irq_en[15]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dac0_slice1_irq_en[15]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dac0_slice2_irq_en[15]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dac0_slice3_irq_en[15]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dac0_start_stage[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of dac10_irq_en_i_1 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of dac10_irq_en_i_2 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \dac1_cmn_en[15]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dac1_end_stage[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dac1_fifo_disable[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dac1_multi_band[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dac1_ref_clk_freq[31]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of dac1_reset_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of dac1_restart_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \dac1_sample_rate[31]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dac1_sim_level[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dac1_slice0_irq_en[15]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dac1_slice1_irq_en[15]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dac1_slice3_irq_en[15]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \dac1_start_stage[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of s_axi_awready_reg_i_2 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of s_axi_wready_reg_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \startup_delay[15]_i_1\ : label is "soft_lutpair38";
begin
  \FSM_sequential_access_cs_reg[1]\ <= \^fsm_sequential_access_cs_reg[1]\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5\(1 downto 0) <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\(1 downto 0);
  \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ <= \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\;
  \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ <= \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\;
  \bus2ip_addr_reg_reg[11]\ <= \^bus2ip_addr_reg_reg[11]\;
  \bus2ip_addr_reg_reg[11]_0\ <= \^bus2ip_addr_reg_reg[11]_0\;
  \bus2ip_addr_reg_reg[11]_1\ <= \^bus2ip_addr_reg_reg[11]_1\;
  \bus2ip_addr_reg_reg[14]\ <= \^bus2ip_addr_reg_reg[14]\;
  \bus2ip_addr_reg_reg[14]_0\ <= \^bus2ip_addr_reg_reg[14]_0\;
  \bus2ip_addr_reg_reg[14]_1\ <= \^bus2ip_addr_reg_reg[14]_1\;
  \bus2ip_addr_reg_reg[14]_2\ <= \^bus2ip_addr_reg_reg[14]_2\;
  \bus2ip_addr_reg_reg[14]_3\ <= \^bus2ip_addr_reg_reg[14]_3\;
  \bus2ip_addr_reg_reg[14]_4\(0) <= \^bus2ip_addr_reg_reg[14]_4\(0);
  \bus2ip_addr_reg_reg[14]_6\ <= \^bus2ip_addr_reg_reg[14]_6\;
  \bus2ip_addr_reg_reg[14]_7\ <= \^bus2ip_addr_reg_reg[14]_7\;
  \bus2ip_addr_reg_reg[14]_8\(1 downto 0) <= \^bus2ip_addr_reg_reg[14]_8\(1 downto 0);
  \bus2ip_addr_reg_reg[15]\ <= \^bus2ip_addr_reg_reg[15]\;
  \bus2ip_addr_reg_reg[15]_0\ <= \^bus2ip_addr_reg_reg[15]_0\;
  \bus2ip_addr_reg_reg[15]_1\(4 downto 0) <= \^bus2ip_addr_reg_reg[15]_1\(4 downto 0);
  \bus2ip_addr_reg_reg[16]\ <= \^bus2ip_addr_reg_reg[16]\;
  \bus2ip_addr_reg_reg[16]_0\ <= \^bus2ip_addr_reg_reg[16]_0\;
  \bus2ip_addr_reg_reg[16]_1\ <= \^bus2ip_addr_reg_reg[16]_1\;
  \bus2ip_addr_reg_reg[16]_2\ <= \^bus2ip_addr_reg_reg[16]_2\;
  \bus2ip_addr_reg_reg[16]_3\ <= \^bus2ip_addr_reg_reg[16]_3\;
  \bus2ip_addr_reg_reg[16]_4\ <= \^bus2ip_addr_reg_reg[16]_4\;
  \bus2ip_addr_reg_reg[16]_5\ <= \^bus2ip_addr_reg_reg[16]_5\;
  \bus2ip_addr_reg_reg[16]_6\(0) <= \^bus2ip_addr_reg_reg[16]_6\(0);
  \bus2ip_addr_reg_reg[16]_7\ <= \^bus2ip_addr_reg_reg[16]_7\;
  \bus2ip_addr_reg_reg[16]_8\ <= \^bus2ip_addr_reg_reg[16]_8\;
  s_axi_awready_i <= \^s_axi_awready_i\;
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F400FFFFF400"
    )
        port map (
      I0 => dac_disable,
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \FSM_onehot_state_reg[1]\(0),
      I4 => \FSM_onehot_state_reg[1]\(1),
      I5 => \FSM_onehot_state_reg[1]_0\,
      O => D(0)
    );
\FSM_onehot_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC00DC00DC00"
    )
        port map (
      I0 => dac_disable,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      I3 => \FSM_sequential_fsm_cs_reg[1]\(0),
      I4 => \FSM_onehot_state_reg[1]_1\,
      I5 => \FSM_sequential_fsm_cs_reg[1]\(1),
      O => \FSM_onehot_state_reg[0]\(0)
    );
\FSM_onehot_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F400FFFFF400"
    )
        port map (
      I0 => adc_disable,
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I3 => \FSM_onehot_state_reg[1]_2\(0),
      I4 => \FSM_onehot_state_reg[1]_2\(1),
      I5 => \FSM_onehot_state_reg[1]_3\,
      O => \FSM_onehot_state_reg[0]_0\(0)
    );
\FSM_onehot_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F400FFFFF400"
    )
        port map (
      I0 => adc_disable,
      I1 => \^bus2ip_addr_reg_reg[14]\,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      I3 => \FSM_onehot_state_reg[1]_4\(0),
      I4 => \FSM_onehot_state_reg[1]_4\(1),
      I5 => \FSM_onehot_state_reg[1]_5\,
      O => \FSM_onehot_state_reg[0]_1\(0)
    );
\FSM_onehot_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC00DC00FFFFDC00"
    )
        port map (
      I0 => adc_disable,
      I1 => \^bus2ip_addr_reg_reg[16]_1\,
      I2 => \^bus2ip_addr_reg_reg[16]_2\,
      I3 => \FSM_sequential_fsm_cs_reg[2]\(0),
      I4 => \FSM_sequential_fsm_cs_reg[2]\(1),
      I5 => \FSM_onehot_state_reg[1]_6\,
      O => \FSM_onehot_state_reg[0]_2\(0)
    );
\FSM_onehot_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC00DC00FFFFDC00"
    )
        port map (
      I0 => adc_disable,
      I1 => \^bus2ip_addr_reg_reg[14]_1\,
      I2 => \^bus2ip_addr_reg_reg[14]_2\,
      I3 => \FSM_sequential_fsm_cs_reg[1]_0\(0),
      I4 => \FSM_sequential_fsm_cs_reg[1]_0\(1),
      I5 => \FSM_onehot_state_reg[1]_7\,
      O => \FSM_onehot_state_reg[0]_3\(0)
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\,
      I2 => dac_disable,
      I3 => \FSM_onehot_state_reg[1]\(0),
      I4 => \FSM_onehot_state_reg[4]_5\,
      O => D(1)
    );
\FSM_onehot_state[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => \^bus2ip_addr_reg_reg[16]_2\,
      I2 => adc_disable,
      I3 => \FSM_sequential_fsm_cs_reg[2]\(0),
      I4 => \FSM_onehot_state_reg[4]_6\,
      O => \FSM_onehot_state_reg[0]_2\(1)
    );
\FSM_onehot_state[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_1\,
      I1 => \^bus2ip_addr_reg_reg[14]_2\,
      I2 => adc_disable,
      I3 => \FSM_sequential_fsm_cs_reg[1]_0\(0),
      I4 => \FSM_onehot_state_reg[4]_7\,
      O => \FSM_onehot_state_reg[0]_3\(1)
    );
\FSM_onehot_state[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_0\,
      I1 => \^bus2ip_addr_reg_reg[14]\,
      I2 => adc_disable,
      I3 => \FSM_onehot_state_reg[1]_4\(0),
      I4 => \FSM_onehot_state_reg[4]_8\,
      O => \FSM_onehot_state_reg[0]_1\(1)
    );
\FSM_onehot_state[4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I2 => adc_disable,
      I3 => \FSM_onehot_state_reg[1]_2\(0),
      I4 => \FSM_onehot_state_reg[4]_9\,
      O => \FSM_onehot_state_reg[0]_0\(1)
    );
\FSM_onehot_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_RdAck_r_reg(10),
      I2 => axi_RdAck_r_reg(14),
      I3 => axi_RdAck_r_reg(12),
      I4 => axi_RdAck_r_reg(11),
      I5 => axi_RdAck_r_reg(13),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\
    );
\FSM_onehot_state[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_RdAck_r_reg(10),
      I2 => axi_RdAck_r_reg(14),
      I3 => axi_RdAck_r_reg(13),
      I4 => axi_RdAck_r_reg(11),
      I5 => axi_RdAck_r_reg(12),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\
    );
\FSM_onehot_state[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_RdAck_r_reg(11),
      I2 => axi_RdAck_r_reg(12),
      I3 => Bus2IP_RdCE,
      I4 => axi_RdAck_r_reg(10),
      I5 => axi_RdAck_r_reg(14),
      O => \^bus2ip_addr_reg_reg[16]_1\
    );
\FSM_onehot_state[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(13),
      I3 => Bus2IP_RdCE,
      I4 => axi_RdAck_r_reg(10),
      I5 => axi_RdAck_r_reg(14),
      O => \^bus2ip_addr_reg_reg[14]_0\
    );
\FSM_onehot_state[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(13),
      I3 => Bus2IP_RdCE,
      I4 => axi_RdAck_r_reg(10),
      I5 => axi_RdAck_r_reg(14),
      O => \^bus2ip_addr_reg_reg[14]_1\
    );
\FSM_onehot_state[4]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]\,
      I1 => \^bus2ip_addr_reg_reg[16]_0\,
      I2 => dac_disable,
      I3 => \FSM_sequential_fsm_cs_reg[1]\(0),
      I4 => \FSM_onehot_state_reg[4]_4\,
      O => \FSM_onehot_state_reg[0]\(1)
    );
\FSM_onehot_state[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_RdAck_r_reg(11),
      I2 => axi_RdAck_r_reg(12),
      I3 => Bus2IP_RdCE,
      I4 => axi_RdAck_r_reg(10),
      I5 => axi_RdAck_r_reg(14),
      O => \^bus2ip_addr_reg_reg[16]\
    );
\FSM_onehot_state[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => \FSM_onehot_state_reg[4]_1\,
      I1 => \FSM_onehot_state_reg[4]_2\,
      I2 => \FSM_onehot_state_reg[4]_3\(1),
      I3 => \FSM_onehot_state[4]_i_8__0_n_0\,
      I4 => \FSM_onehot_state_reg[4]_3\(0),
      I5 => \FSM_onehot_state_reg[4]\,
      O => adc_disable
    );
\FSM_onehot_state[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_RdAck_r_reg(11),
      I2 => axi_RdAck_r_reg(12),
      I3 => Bus2IP_WrCE,
      I4 => axi_RdAck_r_reg(10),
      I5 => axi_RdAck_r_reg(14),
      O => \^bus2ip_addr_reg_reg[16]_0\
    );
\FSM_onehot_state[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5600000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_RdAck_r_reg(11),
      I2 => axi_RdAck_r_reg(12),
      I3 => \FSM_onehot_state[4]_i_8_n_0\,
      I4 => \FSM_onehot_state_reg[4]\,
      I5 => \FSM_onehot_state_reg[4]_0\,
      O => dac_disable
    );
\FSM_onehot_state[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => axi_RdAck_r_reg(14),
      I1 => axi_RdAck_r_reg(10),
      I2 => Bus2IP_WrCE,
      O => \FSM_onehot_state[4]_i_8_n_0\
    );
\FSM_onehot_state[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000A8000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_RdAck_r_reg(11),
      I2 => axi_RdAck_r_reg(12),
      I3 => Bus2IP_WrCE,
      I4 => axi_RdAck_r_reg(10),
      I5 => axi_RdAck_r_reg(14),
      O => \FSM_onehot_state[4]_i_8__0_n_0\
    );
\FSM_sequential_access_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCFCE"
    )
        port map (
      I0 => \FSM_sequential_access_cs[2]_i_3_n_0\,
      I1 => \FSM_sequential_access_cs_reg[0]_1\,
      I2 => Q(1),
      I3 => \icount_out_reg[11]\,
      I4 => \FSM_sequential_access_cs_reg[0]_2\,
      I5 => \FSM_sequential_access_cs_reg[0]_3\,
      O => E(0)
    );
\FSM_sequential_access_cs[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_2\,
      I1 => adc_disable,
      I2 => \FSM_sequential_fsm_cs_reg[1]_0\(0),
      I3 => access_type_reg_2,
      I4 => \FSM_sequential_access_cs[2]_i_7_0\,
      I5 => \FSM_onehot_state_reg[1]_7\,
      O => drp_WrAck(5)
    );
\FSM_sequential_access_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFABAAAA"
    )
        port map (
      I0 => IP2Bus_WrAck0,
      I1 => axi_RdAck_r_reg(10),
      I2 => axi_RdAck_r_reg(14),
      I3 => axi_timeout_en_reg,
      I4 => Bus2IP_WrCE,
      I5 => Q(0),
      O => \FSM_sequential_access_cs[2]_i_3_n_0\
    );
\FSM_sequential_access_cs[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => drp_WrAck(1),
      I1 => drp_WrAck(0),
      I2 => drp_WrAck(6),
      I3 => drp_WrAck(7),
      I4 => drp_WrAck(4),
      I5 => drp_WrAck(5),
      O => IP2Bus_WrAck0
    );
\FSM_sequential_access_cs[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080FF808080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_0\,
      I1 => dac_disable,
      I2 => \FSM_sequential_fsm_cs_reg[1]\(0),
      I3 => access_type_reg,
      I4 => dac0_drp_rdy,
      I5 => \FSM_onehot_state_reg[1]_1\,
      O => drp_WrAck(0)
    );
\FSM_sequential_fsm_cs[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F2A"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_0\,
      I1 => \FSM_sequential_fsm_cs_reg[1]\(2),
      I2 => \FSM_sequential_fsm_cs_reg[1]\(3),
      I3 => \^bus2ip_addr_reg_reg[16]\,
      O => \FSM_onehot_state_reg[3]\
    );
\FSM_sequential_fsm_cs[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F2A"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_2\,
      I1 => \FSM_sequential_fsm_cs_reg[2]\(2),
      I2 => \FSM_sequential_fsm_cs_reg[2]\(3),
      I3 => \^bus2ip_addr_reg_reg[16]_1\,
      O => \FSM_onehot_state_reg[3]_0\
    );
\FSM_sequential_fsm_cs[2]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F2A"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_2\,
      I1 => \FSM_sequential_fsm_cs_reg[1]_0\(2),
      I2 => \FSM_sequential_fsm_cs_reg[1]_0\(3),
      I3 => \^bus2ip_addr_reg_reg[14]_1\,
      O => \FSM_onehot_state_reg[3]_1\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFDFDFDDD"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\,
      I2 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\,
      I3 => \icount_out_reg[11]\,
      I4 => IP2Bus_WrAck,
      I5 => Q(1),
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \^fsm_sequential_access_cs_reg[1]\,
      I1 => s_axi_wvalid,
      I2 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0\,
      I3 => \icount_out_reg[11]_0\,
      I4 => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3\,
      I5 => axi_avalid_reg,
      O => rdce_expnd_i
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => s_axi_arvalid,
      O => \^fsm_sequential_access_cs_reg[1]\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => cs_ce_ld_enable_i,
      D => rdce_expnd_i,
      Q => Bus2IP_RdCE,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBAAA"
    )
        port map (
      I0 => \^s_axi_awready_i\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3\,
      I2 => s_axi_wvalid,
      I3 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0\,
      I4 => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0\,
      O => wrce_expnd_i
    );
\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400400004004004"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3\,
      I1 => axi_avalid_reg,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s_axi_arvalid,
      O => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => cs_ce_ld_enable_i,
      D => wrce_expnd_i,
      Q => Bus2IP_WrCE,
      R => cs_ce_clr
    );
\IP2Bus_Data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444FFF4"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[0]_i_3_n_0\,
      I3 => \IP2Bus_Data[0]_i_4_n_0\,
      I4 => \IP2Bus_Data[0]_i_5_n_0\,
      I5 => \IP2Bus_Data[0]_i_6_n_0\,
      O => \adc0_sample_rate_reg[31]\(0)
    );
\IP2Bus_Data[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEEEE"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_25_n_0\,
      I1 => \IP2Bus_Data[13]_i_33_n_0\,
      I2 => \IP2Bus_Data[15]_i_58_n_0\,
      I3 => \IP2Bus_Data[0]_i_26_n_0\,
      I4 => \IP2Bus_Data[0]_i_27_n_0\,
      I5 => \IP2Bus_Data[0]_i_28_n_0\,
      O => \IP2Bus_Data[0]_i_10_n_0\
    );
\IP2Bus_Data[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEEEE"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_29_n_0\,
      I1 => \IP2Bus_Data[3]_i_43_n_0\,
      I2 => \IP2Bus_Data[31]_i_19_n_0\,
      I3 => \IP2Bus_Data[0]_i_30_n_0\,
      I4 => \IP2Bus_Data[0]_i_31_n_0\,
      I5 => \IP2Bus_Data[0]_i_32_n_0\,
      O => \IP2Bus_Data[0]_i_11_n_0\
    );
\IP2Bus_Data[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_13_n_0\,
      I1 => adc2_do_mon(0),
      I2 => \IP2Bus_Data[15]_i_61_n_0\,
      I3 => adc3_do_mon(0),
      O => \IP2Bus_Data[0]_i_12_n_0\
    );
\IP2Bus_Data[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA2A2222"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_33_n_0\,
      I1 => \IP2Bus_Data[1]_i_35_n_0\,
      I2 => \IP2Bus_Data[0]_i_34_n_0\,
      I3 => \IP2Bus_Data[0]_i_35_n_0\,
      I4 => \IP2Bus_Data[0]_i_36_n_0\,
      I5 => \IP2Bus_Data[3]_i_18_n_0\,
      O => \IP2Bus_Data[0]_i_13_n_0\
    );
\IP2Bus_Data[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF808C8080"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_4_0\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => adc3_reset_reg,
      I3 => \IP2Bus_Data[0]_i_4_1\,
      I4 => adc3_restart_reg,
      I5 => \IP2Bus_Data[0]_i_37_n_0\,
      O => \IP2Bus_Data[0]_i_14_n_0\
    );
\IP2Bus_Data[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => adc0_do_mon(0),
      I1 => \^bus2ip_addr_reg_reg[16]_1\,
      I2 => \IP2Bus_Data_reg[8]_0\,
      I3 => dac1_do_mon(0),
      I4 => \^bus2ip_addr_reg_reg[16]_4\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[0]_i_15_n_0\
    );
\IP2Bus_Data[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88A8"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_38_n_0\,
      I1 => \IP2Bus_Data[0]_i_39_n_0\,
      I2 => \IP2Bus_Data[7]_i_4_0\(0),
      I3 => \IP2Bus_Data[3]_i_27_n_0\,
      O => \IP2Bus_Data[0]_i_16_n_0\
    );
\IP2Bus_Data[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAA0000"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_40_n_0\,
      I1 => \IP2Bus_Data[1]_i_4_0\(0),
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \axi_read_req_r_i_2__4_n_0\,
      I4 => \IP2Bus_Data[11]_i_19_n_0\,
      O => \IP2Bus_Data[0]_i_17_n_0\
    );
\IP2Bus_Data[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DD5555D5DDD5DD"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_9_n_0\,
      I1 => \IP2Bus_Data[0]_i_41_n_0\,
      I2 => \IP2Bus_Data[0]_i_42_n_0\,
      I3 => \IP2Bus_Data[12]_i_9_n_0\,
      I4 => \IP2Bus_Data[12]_i_28_n_0\,
      I5 => adc0_common_stat(0),
      O => \IP2Bus_Data[0]_i_18_n_0\
    );
\IP2Bus_Data[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \IP2Bus_Data_reg[1]\,
      I1 => dac0_do_mon(0),
      I2 => \^bus2ip_addr_reg_reg[16]\,
      I3 => \IP2Bus_Data_reg[13]\,
      O => \IP2Bus_Data[0]_i_19_n_0\
    );
\IP2Bus_Data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFACAFACAFACACA"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_7_n_0\,
      I1 => \IP2Bus_Data[0]_i_8_n_0\,
      I2 => \IP2Bus_Data[4]_i_7_n_0\,
      I3 => \IP2Bus_Data[4]_i_9_n_0\,
      I4 => \IP2Bus_Data[0]_i_9_n_0\,
      I5 => \IP2Bus_Data[16]_i_14_n_0\,
      O => \IP2Bus_Data[0]_i_2_n_0\
    );
\IP2Bus_Data[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAFE"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_43_n_0\,
      I1 => \IP2Bus_Data[0]_i_44_n_0\,
      I2 => \IP2Bus_Data[0]_i_45_n_0\,
      I3 => \IP2Bus_Data[0]_i_46_n_0\,
      I4 => \IP2Bus_Data[15]_i_31_n_0\,
      O => \IP2Bus_Data[0]_i_20_n_0\
    );
\IP2Bus_Data[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBBBBBBBFBBBFB"
    )
        port map (
      I0 => \IP2Bus_Data_reg[1]\,
      I1 => \IP2Bus_Data[0]_i_6_0\,
      I2 => \IP2Bus_Data[0]_i_47_n_0\,
      I3 => \IP2Bus_Data[3]_i_62_n_0\,
      I4 => \IP2Bus_Data[10]_i_10_n_0\,
      I5 => \IP2Bus_Data[3]_i_6_0\(0),
      O => \IP2Bus_Data[0]_i_21_n_0\
    );
\IP2Bus_Data[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8AFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_48_n_0\,
      I1 => \IP2Bus_Data[2]_i_51_n_0\,
      I2 => dac00_irq_en,
      I3 => \IP2Bus_Data[0]_i_49_n_0\,
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[3]_i_59_n_0\,
      O => \IP2Bus_Data[0]_i_22_n_0\
    );
\IP2Bus_Data[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00AEFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_50_n_0\,
      I1 => \IP2Bus_Data[2]_i_53_n_0\,
      I2 => \IP2Bus_Data[0]_i_6_1\,
      I3 => bank1_read(0),
      I4 => \IP2Bus_Data[0]_i_6_2\,
      I5 => \IP2Bus_Data_reg[13]\,
      O => \IP2Bus_Data[0]_i_23_n_0\
    );
\IP2Bus_Data[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => axi_RdAck_r_reg(3),
      I1 => \IP2Bus_Data[31]_i_28_0\,
      I2 => \IP2Bus_Data[15]_i_29_1\,
      I3 => axi_RdAck_r_reg(7),
      I4 => \axi_read_req_r_i_2__1_n_0\,
      O => \IP2Bus_Data[0]_i_24_n_0\
    );
\IP2Bus_Data[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBBBBBBBBB"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_51_n_0\,
      I1 => \IP2Bus_Data[2]_i_17_n_0\,
      I2 => adc20_irq_en,
      I3 => \IP2Bus_Data[31]_i_52_n_0\,
      I4 => \^bus2ip_addr_reg_reg[15]\,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[0]_i_25_n_0\
    );
\IP2Bus_Data[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_2\(0),
      I1 => bank13_read(193),
      I2 => \IP2Bus_Data[2]_i_16_1\(0),
      I3 => bank13_read(194),
      I4 => \IP2Bus_Data[31]_i_7_3\(0),
      I5 => bank13_read(192),
      O => \IP2Bus_Data[0]_i_26_n_0\
    );
\IP2Bus_Data[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_52_n_0\,
      I1 => bank13_read(139),
      I2 => \IP2Bus_Data[15]_i_59_0\(0),
      I3 => bank13_read(138),
      I4 => adc2_common_stat(0),
      I5 => \IP2Bus_Data[12]_i_33_n_0\,
      O => \IP2Bus_Data[0]_i_27_n_0\
    );
\IP2Bus_Data[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF1010FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_38_n_0\,
      I1 => \IP2Bus_Data[0]_i_53_n_0\,
      I2 => \IP2Bus_Data[0]_i_54_n_0\,
      I3 => \IP2Bus_Data[0]_i_10_0\,
      I4 => bank13_read(0),
      I5 => \IP2Bus_Data_reg[14]\,
      O => \IP2Bus_Data[0]_i_28_n_0\
    );
\IP2Bus_Data[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_55_n_0\,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => adc3_cmn_irq_en_reg,
      I3 => \IP2Bus_Data[31]_i_38_n_0\,
      I4 => adc10_irq_en,
      I5 => \IP2Bus_Data[31]_i_18_n_0\,
      O => \IP2Bus_Data[0]_i_29_n_0\
    );
\IP2Bus_Data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00F8FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_16_n_0\,
      I1 => adc1_do_mon(0),
      I2 => \IP2Bus_Data[0]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[31]\,
      I4 => \IP2Bus_Data_reg[3]\,
      I5 => \IP2Bus_Data[0]_i_11_n_0\,
      O => \IP2Bus_Data[0]_i_3_n_0\
    );
\IP2Bus_Data[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(0),
      I1 => bank11_read(193),
      I2 => \IP2Bus_Data[2]_i_19_1\(0),
      I3 => bank11_read(194),
      I4 => \IP2Bus_Data[31]_i_5_1\(0),
      I5 => bank11_read(192),
      O => \IP2Bus_Data[0]_i_30_n_0\
    );
\IP2Bus_Data[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_56_n_0\,
      I1 => bank11_read(139),
      I2 => \IP2Bus_Data[15]_i_27_0\(0),
      I3 => bank11_read(138),
      I4 => adc1_common_stat(0),
      I5 => \IP2Bus_Data[31]_i_36_n_0\,
      O => \IP2Bus_Data[0]_i_31_n_0\
    );
\IP2Bus_Data[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF01FFFFFF01FF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_46_n_0\,
      I1 => \IP2Bus_Data[0]_i_57_n_0\,
      I2 => \IP2Bus_Data[0]_i_58_n_0\,
      I3 => \IP2Bus_Data_reg[31]\,
      I4 => bank11_read(0),
      I5 => \IP2Bus_Data[0]_i_11_0\,
      O => \IP2Bus_Data[0]_i_32_n_0\
    );
\IP2Bus_Data[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D0DDDDDD"
    )
        port map (
      I0 => adc30_irq_en,
      I1 => \IP2Bus_Data[3]_i_50_n_0\,
      I2 => \IP2Bus_Data[1]_i_53_n_0\,
      I3 => \IP2Bus_Data[1]_i_15_0\(0),
      I4 => bank15_read(64),
      I5 => \IP2Bus_Data[0]_i_13_0\,
      O => \IP2Bus_Data[0]_i_33_n_0\
    );
\IP2Bus_Data[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000800"
    )
        port map (
      I0 => \adc3_fifo_disable_reg[0]\,
      I1 => \IP2Bus_Data[1]_i_15_2\(0),
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \IP2Bus_Data[15]_i_25_0\(0),
      I5 => bank15_read(138),
      O => \IP2Bus_Data[0]_i_34_n_0\
    );
\IP2Bus_Data[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF777F777F"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_44_n_0\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \adc3_fifo_disable_reg[0]\,
      I4 => adc3_common_stat(0),
      I5 => bank15_read(138),
      O => \IP2Bus_Data[0]_i_35_n_0\
    );
\IP2Bus_Data[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_60_n_0\,
      I1 => bank15_read(192),
      I2 => \IP2Bus_Data[31]_i_7_0\(0),
      I3 => \IP2Bus_Data[12]_i_43_n_0\,
      I4 => \IP2Bus_Data[12]_i_44_n_0\,
      O => \IP2Bus_Data[0]_i_36_n_0\
    );
\IP2Bus_Data[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F08000000080000"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_23_0\,
      I1 => \IP2Bus_Data[0]_i_14_0\(1),
      I2 => adc3_restart_reg,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => \IP2Bus_Data[3]_i_5_1\(0),
      O => \IP2Bus_Data[0]_i_37_n_0\
    );
\IP2Bus_Data[0]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3BFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_16_1\,
      I1 => \axi_read_req_r_i_2__4_n_0\,
      I2 => adc3_reset_reg,
      I3 => adc0_done,
      I4 => adc3_restart_reg,
      O => \IP2Bus_Data[0]_i_38_n_0\
    );
\IP2Bus_Data[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF800080FFFFFFFF"
    )
        port map (
      I0 => bank9_read(3),
      I1 => \IP2Bus_Data[0]_i_16_0\,
      I2 => mem_data_adc0(0),
      I3 => bank9_read(2),
      I4 => p_44_in(0),
      I5 => \IP2Bus_Data[3]_i_36_n_0\,
      O => \IP2Bus_Data[0]_i_39_n_0\
    );
\IP2Bus_Data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888A8A888A"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data[0]_i_12_n_0\,
      I2 => \IP2Bus_Data[0]_i_13_n_0\,
      I3 => \IP2Bus_Data[3]_i_18_n_0\,
      I4 => \IP2Bus_Data[0]_i_14_n_0\,
      I5 => \IP2Bus_Data_reg[2]_0\,
      O => \IP2Bus_Data[0]_i_4_n_0\
    );
\IP2Bus_Data[0]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A080000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_1,
      I2 => \IP2Bus_Data[0]_i_17_0\,
      I3 => adc3_cmn_irq_en_reg,
      I4 => adc00_irq_en,
      O => \IP2Bus_Data[0]_i_40_n_0\
    );
\IP2Bus_Data[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF15D5FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_63_n_0\,
      I1 => \adc3_cmn_en_reg[0]\,
      I2 => \axi_read_req_r_i_2__4_n_0\,
      I3 => \IP2Bus_Data[15]_i_5_1\(0),
      I4 => \IP2Bus_Data[12]_i_26_n_0\,
      I5 => \IP2Bus_Data[15]_i_51_n_0\,
      O => \IP2Bus_Data[0]_i_41_n_0\
    );
\IP2Bus_Data[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_1\(0),
      I1 => bank9_read(193),
      I2 => \IP2Bus_Data[2]_i_28_0\(0),
      I3 => bank9_read(194),
      I4 => \IP2Bus_Data_reg[31]_0\(0),
      I5 => bank9_read(192),
      O => \IP2Bus_Data[0]_i_42_n_0\
    );
\IP2Bus_Data[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444F44"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_35_n_0\,
      I1 => dac10_irq_en,
      I2 => bank3_read(64),
      I3 => \IP2Bus_Data[0]_i_20_0\,
      I4 => \IP2Bus_Data[1]_i_47_n_0\,
      I5 => \IP2Bus_Data[1]_i_9_0\(0),
      O => \IP2Bus_Data[0]_i_43_n_0\
    );
\IP2Bus_Data[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A2A2A2A2A2"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_64_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(0),
      I3 => \adc3_fifo_disable_reg[0]\,
      I4 => \adc3_cmn_en_reg[0]\,
      I5 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      O => \IP2Bus_Data[0]_i_44_n_0\
    );
\IP2Bus_Data[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAAAEAAAAA"
    )
        port map (
      I0 => bank3_read(138),
      I1 => dac1_fifo_disable(0),
      I2 => \adc3_fifo_disable_reg[0]\,
      I3 => \adc3_cmn_en_reg[0]\,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I5 => \IP2Bus_Data[15]_i_9_0\(0),
      O => \IP2Bus_Data[0]_i_45_n_0\
    );
\IP2Bus_Data[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75FF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_n_0\,
      I1 => dac1_common_stat(0),
      I2 => bank3_read(138),
      I3 => \IP2Bus_Data[15]_i_36_n_0\,
      O => \IP2Bus_Data[0]_i_46_n_0\
    );
\IP2Bus_Data[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AAAAAAA8AAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_31_n_0\,
      I1 => \IP2Bus_Data[0]_i_21_0\,
      I2 => adc3_restart_reg,
      I3 => adc3_reset_reg,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I5 => \IP2Bus_Data[0]_i_21_1\,
      O => \IP2Bus_Data[0]_i_47_n_0\
    );
\IP2Bus_Data[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505F50CFC0FFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_10_0\(0),
      I1 => \IP2Bus_Data[0]_i_22_0\,
      I2 => \^bus2ip_addr_reg_reg[16]_7\,
      I3 => \IP2Bus_Data[7]_i_3_0\(0),
      I4 => \^bus2ip_addr_reg_reg[14]_4\(0),
      I5 => bank1_read(64),
      O => \IP2Bus_Data[0]_i_48_n_0\
    );
\IP2Bus_Data[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000DFF0D"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_65_n_0\,
      I1 => \IP2Bus_Data[0]_i_66_n_0\,
      I2 => \IP2Bus_Data[0]_i_67_n_0\,
      I3 => bank1_read(138),
      I4 => dac0_common_stat(0),
      I5 => \IP2Bus_Data[13]_i_18_n_0\,
      O => \IP2Bus_Data[0]_i_49_n_0\
    );
\IP2Bus_Data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01005555FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_15_n_0\,
      I1 => \IP2Bus_Data[0]_i_16_n_0\,
      I2 => \IP2Bus_Data[0]_i_17_n_0\,
      I3 => \IP2Bus_Data[0]_i_18_n_0\,
      I4 => \IP2Bus_Data_reg[0]_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \IP2Bus_Data[0]_i_5_n_0\
    );
\IP2Bus_Data[0]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F008800"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => \IP2Bus_Data[3]_i_23_0\(0),
      I2 => \IP2Bus_Data[0]_i_23_1\,
      I3 => \axi_read_req_r_i_2__5_n_0\,
      I4 => adc3_restart_reg,
      O => \IP2Bus_Data[0]_i_50_n_0\
    );
\IP2Bus_Data[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E0200000C000"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_25_0\,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[15]\,
      I3 => \IP2Bus_Data[1]_i_18_0\(0),
      I4 => axi_RdAck_r_reg_0,
      I5 => axi_read_req_r_reg_1,
      O => \IP2Bus_Data[0]_i_51_n_0\
    );
\IP2Bus_Data[0]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \adc3_fifo_disable_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => \IP2Bus_Data[1]_i_39_0\(0),
      O => \IP2Bus_Data[0]_i_52_n_0\
    );
\IP2Bus_Data[0]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74004400"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_28_1\,
      I1 => adc3_restart_reg,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => \IP2Bus_Data[3]_i_14_1\(0),
      O => \IP2Bus_Data[0]_i_53_n_0\
    );
\IP2Bus_Data[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_23_0\,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => adc3_restart_reg,
      I3 => \adc3_start_stage_reg[0]\,
      O => \IP2Bus_Data[0]_i_54_n_0\
    );
\IP2Bus_Data[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E0200000C000"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_29_0\,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      I3 => \IP2Bus_Data[1]_i_40_0\(0),
      I4 => axi_RdAck_r_reg_0,
      I5 => axi_read_req_r_reg_1,
      O => \IP2Bus_Data[0]_i_55_n_0\
    );
\IP2Bus_Data[0]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \adc3_fifo_disable_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => \IP2Bus_Data[1]_i_43_0\(0),
      O => \IP2Bus_Data[0]_i_56_n_0\
    );
\IP2Bus_Data[0]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74004400"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_32_1\,
      I1 => adc3_restart_reg,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[15]_0\,
      I4 => \IP2Bus_Data[3]_i_3_0\(0),
      O => \IP2Bus_Data[0]_i_57_n_0\
    );
\IP2Bus_Data[0]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_23_0\,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => adc3_restart_reg,
      I3 => \adc3_start_stage_reg[0]\,
      O => \IP2Bus_Data[0]_i_58_n_0\
    );
\IP2Bus_Data[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_0\,
      I1 => adc3_reset_reg,
      O => bank11_read(0)
    );
\IP2Bus_Data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_19_n_0\,
      I1 => \IP2Bus_Data[0]_i_20_n_0\,
      I2 => \IP2Bus_Data[0]_i_21_n_0\,
      I3 => \IP2Bus_Data_reg[19]\,
      I4 => \IP2Bus_Data[0]_i_22_n_0\,
      I5 => \IP2Bus_Data[0]_i_23_n_0\,
      O => \IP2Bus_Data[0]_i_6_n_0\
    );
\IP2Bus_Data[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007FFF7F"
    )
        port map (
      I0 => \adc3_multi_band_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \IP2Bus_Data[2]_i_12_0\(0),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_7_1\(0),
      I5 => bank15_read(192),
      O => \IP2Bus_Data[0]_i_60_n_0\
    );
\IP2Bus_Data[0]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => \IP2Bus_Data[0]_i_23_0\,
      O => bank9_read(3)
    );
\IP2Bus_Data[0]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank9_read(2)
    );
\IP2Bus_Data[0]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF808080"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_29_0\(0),
      I1 => \axi_read_req_r_i_2__4_n_0\,
      I2 => \adc3_fifo_disable_reg[0]\,
      I3 => bank9_read(141),
      I4 => signal_lost(0),
      O => \IP2Bus_Data[0]_i_63_n_0\
    );
\IP2Bus_Data[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF800080"
    )
        port map (
      I0 => \adc3_multi_band_reg[0]\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => \IP2Bus_Data[2]_i_48_0\(0),
      I3 => bank3_read(193),
      I4 => \IP2Bus_Data[31]_i_3_0\(0),
      I5 => bank3_read(192),
      O => \IP2Bus_Data[0]_i_64_n_0\
    );
\IP2Bus_Data[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAAAAAEAAA"
    )
        port map (
      I0 => bank1_read(192),
      I1 => \IP2Bus_Data[2]_i_49_0\(0),
      I2 => \axi_read_req_r_i_2__5_n_0\,
      I3 => \adc3_multi_band_reg[0]\,
      I4 => bank1_read(193),
      I5 => \IP2Bus_Data[31]_i_3_3\(0),
      O => \IP2Bus_Data[0]_i_65_n_0\
    );
\IP2Bus_Data[0]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA8A8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__5_n_0\,
      I1 => \adc3_cmn_en_reg[0]\,
      I2 => \adc3_fifo_disable_reg[0]\,
      I3 => \IP2Bus_Data[31]_i_3_2\(0),
      I4 => bank1_read(192),
      O => \IP2Bus_Data[0]_i_66_n_0\
    );
\IP2Bus_Data[0]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_12_0\(0),
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \adc3_fifo_disable_reg[0]\,
      I4 => dac0_fifo_disable(0),
      O => \IP2Bus_Data[0]_i_67_n_0\
    );
\IP2Bus_Data[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000200F200"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => \IP2Bus_Data_reg[15]_1\(0),
      I2 => adc3_restart_reg,
      I3 => \axi_read_req_r_i_2__1_n_0\,
      I4 => \dac1_end_stage_reg[0]\,
      I5 => adc3_reset_reg,
      O => \IP2Bus_Data[0]_i_7_n_0\
    );
\IP2Bus_Data[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(0),
      I1 => axi_RdAck_r_reg(2),
      I2 => axi_RdAck_r_reg(1),
      I3 => axi_read_req_r_reg_4,
      I4 => \axi_read_req_r_i_2__1_n_0\,
      O => \IP2Bus_Data[0]_i_8_n_0\
    );
\IP2Bus_Data[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022222200020202"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_24_n_0\,
      I1 => bank0_read(42),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I3 => bank0_read(65),
      I4 => irq_enables(0),
      I5 => \IP2Bus_Data[0]_i_2_0\,
      O => \IP2Bus_Data[0]_i_9_n_0\
    );
\IP2Bus_Data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0EFFFFFE0EFE0E"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_2_n_0\,
      I1 => \IP2Bus_Data[10]_i_3_n_0\,
      I2 => \IP2Bus_Data_reg[0]\,
      I3 => \IP2Bus_Data[10]_i_4_n_0\,
      I4 => \IP2Bus_Data[10]_i_5_n_0\,
      I5 => \IP2Bus_Data_reg[8]\,
      O => \adc0_sample_rate_reg[31]\(10)
    );
\IP2Bus_Data[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => adc3_restart_reg,
      O => \IP2Bus_Data[10]_i_10_n_0\
    );
\IP2Bus_Data[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8880000"
    )
        port map (
      I0 => dac1_common_stat(10),
      I1 => bank3_read(138),
      I2 => bank3_read(139),
      I3 => \IP2Bus_Data[15]_i_9_0\(10),
      I4 => \IP2Bus_Data[15]_i_36_n_0\,
      I5 => \IP2Bus_Data[10]_i_20_n_0\,
      O => \IP2Bus_Data[10]_i_12_n_0\
    );
\IP2Bus_Data[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222022202020202"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_21_n_0\,
      I1 => \IP2Bus_Data[10]_i_5_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => \IP2Bus_Data[11]_i_9_n_0\,
      I4 => \IP2Bus_Data[10]_i_23_n_0\,
      I5 => \IP2Bus_Data[10]_i_24_n_0\,
      O => \IP2Bus_Data[10]_i_13_n_0\
    );
\IP2Bus_Data[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55454444FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_25_n_0\,
      I1 => \IP2Bus_Data_reg[2]_0\,
      I2 => \IP2Bus_Data[11]_i_23_n_0\,
      I3 => \IP2Bus_Data[10]_i_26_n_0\,
      I4 => \IP2Bus_Data[10]_i_27_n_0\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[10]_i_14_n_0\
    );
\IP2Bus_Data[10]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[8]_i_16_n_0\,
      I2 => adc1_do_mon(10),
      O => \IP2Bus_Data[10]_i_15_n_0\
    );
\IP2Bus_Data[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000455"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[13]_i_33_n_0\,
      I2 => \IP2Bus_Data[10]_i_28_n_0\,
      I3 => \IP2Bus_Data[2]_i_17_n_0\,
      I4 => \IP2Bus_Data[10]_i_29_n_0\,
      I5 => \IP2Bus_Data_reg[15]\,
      O => \IP2Bus_Data[10]_i_16_n_0\
    );
\IP2Bus_Data[10]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_18_n_0\,
      I1 => \IP2Bus_Data[10]_i_30_n_0\,
      I2 => \IP2Bus_Data[31]_i_20_n_0\,
      I3 => \IP2Bus_Data[10]_i_31_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[10]_i_17_n_0\
    );
\IP2Bus_Data[10]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_read_req_tog_reg,
      I2 => axi_read_req_r_reg_8,
      I3 => axi_read_req_r_reg_7,
      I4 => axi_RdAck_r_reg(7),
      O => bank3_read(138)
    );
\IP2Bus_Data[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_read_req_tog_reg,
      I2 => \IP2Bus_Data[15]_i_43_0\,
      I3 => axi_read_req_r_reg_8,
      I4 => axi_RdAck_r_reg(7),
      I5 => axi_RdAck_r_reg(0),
      O => bank3_read(139)
    );
\IP2Bus_Data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_6_n_0\,
      I1 => \IP2Bus_Data[10]_i_7_n_0\,
      I2 => \IP2Bus_Data[13]_i_8_n_0\,
      I3 => \IP2Bus_Data[13]_i_7_n_0\,
      I4 => \IP2Bus_Data[10]_i_8_n_0\,
      I5 => \IP2Bus_Data[11]_i_5_1\(2),
      O => \IP2Bus_Data[10]_i_2_n_0\
    );
\IP2Bus_Data[10]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2808080"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_29_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(10),
      I3 => \IP2Bus_Data[31]_i_3_0\(10),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[10]_i_20_n_0\
    );
\IP2Bus_Data[10]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \IP2Bus_Data_reg[8]_0\,
      I1 => adc0_do_mon(10),
      I2 => \^bus2ip_addr_reg_reg[16]_1\,
      O => \IP2Bus_Data[10]_i_21_n_0\
    );
\IP2Bus_Data[10]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_32_n_0\,
      I1 => \IP2Bus_Data[15]_i_51_n_0\,
      I2 => \IP2Bus_Data[10]_i_33_n_0\,
      I3 => \IP2Bus_Data[12]_i_26_n_0\,
      I4 => \IP2Bus_Data[10]_i_34_n_0\,
      O => \IP2Bus_Data[10]_i_23_n_0\
    );
\IP2Bus_Data[10]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => \axi_read_req_r_i_2__4_n_0\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => p_44_in(6),
      O => \IP2Bus_Data[10]_i_24_n_0\
    );
\IP2Bus_Data[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_61_n_0\,
      I1 => adc3_do_mon(9),
      I2 => \IP2Bus_Data[4]_i_13_n_0\,
      I3 => adc2_do_mon(10),
      O => \IP2Bus_Data[10]_i_25_n_0\
    );
\IP2Bus_Data[10]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFF8AFF"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_35_n_0\,
      I1 => \IP2Bus_Data[10]_i_36_n_0\,
      I2 => \IP2Bus_Data[12]_i_42_n_0\,
      I3 => \IP2Bus_Data[12]_i_44_n_0\,
      I4 => \IP2Bus_Data[12]_i_43_n_0\,
      O => \IP2Bus_Data[10]_i_26_n_0\
    );
\IP2Bus_Data[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_20_n_0\,
      I1 => \IP2Bus_Data[11]_i_3_0\(2),
      O => \IP2Bus_Data[10]_i_27_n_0\
    );
\IP2Bus_Data[10]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_37_n_0\,
      I1 => \IP2Bus_Data[12]_i_32_n_0\,
      I2 => \IP2Bus_Data[10]_i_38_n_0\,
      I3 => \IP2Bus_Data[12]_i_33_n_0\,
      O => \IP2Bus_Data[10]_i_28_n_0\
    );
\IP2Bus_Data[10]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_17_n_0\,
      I1 => \IP2Bus_Data[11]_i_28_n_0\,
      I2 => \IP2Bus_Data[11]_i_4_0\(2),
      I3 => \IP2Bus_Data_reg[15]_0\,
      O => \IP2Bus_Data[10]_i_29_n_0\
    );
\IP2Bus_Data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_9_n_0\,
      I1 => \IP2Bus_Data_reg[1]\,
      I2 => \IP2Bus_Data[10]_i_10_n_0\,
      I3 => \IP2Bus_Data_reg[10]\,
      I4 => \IP2Bus_Data[15]_i_10_n_0\,
      I5 => \IP2Bus_Data[10]_i_12_n_0\,
      O => \IP2Bus_Data[10]_i_3_n_0\
    );
\IP2Bus_Data[10]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_39_n_0\,
      I1 => \IP2Bus_Data[10]_i_40_n_0\,
      I2 => \IP2Bus_Data[31]_i_37_n_0\,
      I3 => \IP2Bus_Data[10]_i_41_n_0\,
      I4 => \IP2Bus_Data[31]_i_36_n_0\,
      O => \IP2Bus_Data[10]_i_30_n_0\
    );
\IP2Bus_Data[10]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      I3 => \IP2Bus_Data[11]_i_14_0\(2),
      I4 => adc3_restart_reg,
      O => \IP2Bus_Data[10]_i_31_n_0\
    );
\IP2Bus_Data[10]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_0\(10),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_1\(10),
      O => \IP2Bus_Data[10]_i_32_n_0\
    );
\IP2Bus_Data[10]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => bank9_read(192),
      I1 => bank9_read(193),
      I2 => \axi_read_req_r_i_2__4_n_0\,
      I3 => \adc3_multi_band_reg[0]\,
      O => \IP2Bus_Data[10]_i_33_n_0\
    );
\IP2Bus_Data[10]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000800000008"
    )
        port map (
      I0 => bank9_read(139),
      I1 => \IP2Bus_Data[15]_i_5_1\(10),
      I2 => bank9_read(137),
      I3 => \^bus2ip_addr_reg_reg[16]_8\,
      I4 => bank9_read(138),
      I5 => adc0_common_stat(10),
      O => \IP2Bus_Data[10]_i_34_n_0\
    );
\IP2Bus_Data[10]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => adc3_common_stat(10),
      I1 => bank15_read(138),
      I2 => bank15_read(139),
      I3 => \IP2Bus_Data[15]_i_25_0\(10),
      O => \IP2Bus_Data[10]_i_35_n_0\
    );
\IP2Bus_Data[10]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(10),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(10),
      O => \IP2Bus_Data[10]_i_36_n_0\
    );
\IP2Bus_Data[10]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => adc2_common_stat(10),
      I1 => bank13_read(138),
      I2 => bank13_read(139),
      I3 => \IP2Bus_Data[15]_i_59_0\(10),
      O => \IP2Bus_Data[10]_i_37_n_0\
    );
\IP2Bus_Data[10]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(10),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(10),
      O => \IP2Bus_Data[10]_i_38_n_0\
    );
\IP2Bus_Data[10]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_0\(10),
      I2 => \IP2Bus_Data[31]_i_5_1\(10),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[10]_i_39_n_0\
    );
\IP2Bus_Data[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_14_n_0\,
      I1 => bank0_read(8),
      I2 => bank0_read(2),
      I3 => \IP2Bus_Data_reg[15]_1\(10),
      O => \IP2Bus_Data[10]_i_4_n_0\
    );
\IP2Bus_Data[10]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => bank11_read(192),
      I1 => bank11_read(193),
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      I3 => \adc3_multi_band_reg[0]\,
      O => \IP2Bus_Data[10]_i_40_n_0\
    );
\IP2Bus_Data[10]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => adc1_common_stat(10),
      I1 => bank11_read(138),
      I2 => bank11_read(139),
      I3 => \IP2Bus_Data[15]_i_27_0\(10),
      O => \IP2Bus_Data[10]_i_41_n_0\
    );
\IP2Bus_Data[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222A222222222"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_13_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data[10]_i_14_n_0\,
      I3 => \IP2Bus_Data[10]_i_15_n_0\,
      I4 => \IP2Bus_Data[10]_i_16_n_0\,
      I5 => \IP2Bus_Data[10]_i_17_n_0\,
      O => \IP2Bus_Data[10]_i_5_n_0\
    );
\IP2Bus_Data[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFFFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(10),
      I2 => bank1_read(139),
      I3 => bank1_read(138),
      I4 => dac0_common_stat(10),
      O => \IP2Bus_Data[10]_i_6_n_0\
    );
\IP2Bus_Data[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(10),
      I2 => \IP2Bus_Data[31]_i_3_2\(10),
      I3 => bank1_read(192),
      O => \IP2Bus_Data[10]_i_7_n_0\
    );
\IP2Bus_Data[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \axi_read_req_r_i_2__5_n_0\,
      I3 => adc3_reset_reg,
      I4 => \IP2Bus_Data_reg[13]\,
      O => \IP2Bus_Data[10]_i_8_n_0\
    );
\IP2Bus_Data[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(10),
      I3 => \IP2Bus_Data_reg[1]\,
      O => \IP2Bus_Data[10]_i_9_n_0\
    );
\IP2Bus_Data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5DDD0000"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data[11]_i_3_n_0\,
      I3 => \IP2Bus_Data[11]_i_4_n_0\,
      I4 => \IP2Bus_Data_reg[8]\,
      I5 => \IP2Bus_Data[11]_i_5_n_0\,
      O => \adc0_sample_rate_reg[31]\(11)
    );
\IP2Bus_Data[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(11),
      I2 => \IP2Bus_Data_reg[8]_0\,
      I3 => \^bus2ip_addr_reg_reg[16]_4\,
      I4 => dac1_do_mon(9),
      O => \IP2Bus_Data[11]_i_10_n_0\
    );
\IP2Bus_Data[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_13_n_0\,
      I1 => adc2_do_mon(11),
      I2 => \IP2Bus_Data[15]_i_61_n_0\,
      I3 => adc3_do_mon(10),
      O => \IP2Bus_Data[11]_i_11_n_0\
    );
\IP2Bus_Data[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D0DDDDDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_3_0\(3),
      I1 => \IP2Bus_Data[11]_i_20_n_0\,
      I2 => \IP2Bus_Data[11]_i_21_n_0\,
      I3 => \IP2Bus_Data[31]_i_41_n_0\,
      I4 => \IP2Bus_Data[11]_i_22_n_0\,
      I5 => \IP2Bus_Data[11]_i_23_n_0\,
      O => \IP2Bus_Data[11]_i_13_n_0\
    );
\IP2Bus_Data[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A8A8AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_24_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => \IP2Bus_Data[11]_i_25_n_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      I4 => \IP2Bus_Data[11]_i_26_n_0\,
      I5 => \IP2Bus_Data[31]_i_18_n_0\,
      O => \IP2Bus_Data[11]_i_14_n_0\
    );
\IP2Bus_Data[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFFFFF0FFF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_33_n_0\,
      I1 => \IP2Bus_Data[11]_i_27_n_0\,
      I2 => \IP2Bus_Data_reg[15]_0\,
      I3 => \IP2Bus_Data[11]_i_4_0\(3),
      I4 => \IP2Bus_Data[11]_i_28_n_0\,
      I5 => \IP2Bus_Data[2]_i_17_n_0\,
      O => \IP2Bus_Data[11]_i_15_n_0\
    );
\IP2Bus_Data[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8A88"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_6_0\,
      I1 => \IP2Bus_Data[11]_i_29_n_0\,
      I2 => \IP2Bus_Data[10]_i_10_n_0\,
      I3 => \IP2Bus_Data[11]_i_5_0\(1),
      I4 => \IP2Bus_Data_reg[1]\,
      I5 => \IP2Bus_Data[11]_i_30_n_0\,
      O => \IP2Bus_Data[11]_i_16_n_0\
    );
\IP2Bus_Data[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF44444444444"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_8_n_0\,
      I1 => \IP2Bus_Data[11]_i_5_1\(3),
      I2 => \IP2Bus_Data[11]_i_31_n_0\,
      I3 => \IP2Bus_Data[13]_i_8_n_0\,
      I4 => \IP2Bus_Data[11]_i_32_n_0\,
      I5 => \IP2Bus_Data[13]_i_7_n_0\,
      O => \IP2Bus_Data[11]_i_17_n_0\
    );
\IP2Bus_Data[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_27_n_0\,
      I1 => \IP2Bus_Data[15]_i_5_1\(11),
      I2 => \IP2Bus_Data[12]_i_28_n_0\,
      I3 => adc0_common_stat(11),
      O => \IP2Bus_Data[11]_i_18_n_0\
    );
\IP2Bus_Data[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FF01FF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_23_0\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => axi_RdAck_r_reg_0,
      I3 => \axi_read_req_r_i_2__4_n_0\,
      I4 => adc3_reset_reg,
      I5 => adc3_restart_reg,
      O => \IP2Bus_Data[11]_i_19_n_0\
    );
\IP2Bus_Data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F755F7F7"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => p_44_in(7),
      I2 => \IP2Bus_Data[11]_i_7_n_0\,
      I3 => \IP2Bus_Data[11]_i_8_n_0\,
      I4 => \IP2Bus_Data[11]_i_9_n_0\,
      I5 => \IP2Bus_Data[11]_i_10_n_0\,
      O => \IP2Bus_Data[11]_i_2_n_0\
    );
\IP2Bus_Data[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => adc3_restart_reg,
      O => \IP2Bus_Data[11]_i_20_n_0\
    );
\IP2Bus_Data[11]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(11),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(11),
      O => \IP2Bus_Data[11]_i_21_n_0\
    );
\IP2Bus_Data[11]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_44_n_0\,
      I1 => \IP2Bus_Data[15]_i_25_0\(11),
      I2 => bank15_read(139),
      I3 => bank15_read(138),
      I4 => adc3_common_stat(11),
      O => \IP2Bus_Data[11]_i_22_n_0\
    );
\IP2Bus_Data[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FD"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_44_n_0\,
      I1 => \IP2Bus_Data[12]_i_43_n_0\,
      I2 => \IP2Bus_Data[12]_i_42_n_0\,
      I3 => \IP2Bus_Data[12]_i_39_n_0\,
      I4 => \IP2Bus_Data[12]_i_40_n_0\,
      I5 => \IP2Bus_Data[3]_i_18_n_0\,
      O => \IP2Bus_Data[11]_i_23_n_0\
    );
\IP2Bus_Data[11]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      I3 => \IP2Bus_Data[11]_i_14_0\(3),
      I4 => adc3_restart_reg,
      O => \IP2Bus_Data[11]_i_24_n_0\
    );
\IP2Bus_Data[11]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_36_n_0\,
      I1 => \IP2Bus_Data[15]_i_27_0\(11),
      I2 => bank11_read(139),
      I3 => bank11_read(138),
      I4 => adc1_common_stat(11),
      O => \IP2Bus_Data[11]_i_25_n_0\
    );
\IP2Bus_Data[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_0\(11),
      I2 => \IP2Bus_Data[31]_i_5_1\(11),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[11]_i_26_n_0\
    );
\IP2Bus_Data[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_33_n_0\,
      I1 => \IP2Bus_Data[12]_i_32_n_0\,
      I2 => \IP2Bus_Data[11]_i_34_n_0\,
      I3 => \IP2Bus_Data[12]_i_33_n_0\,
      O => \IP2Bus_Data[11]_i_27_n_0\
    );
\IP2Bus_Data[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => adc3_restart_reg,
      O => \IP2Bus_Data[11]_i_28_n_0\
    );
\IP2Bus_Data[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004444400000000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_31_n_0\,
      I1 => \IP2Bus_Data[15]_i_33_n_0\,
      I2 => \IP2Bus_Data[11]_i_35_n_0\,
      I3 => \IP2Bus_Data[15]_i_35_n_0\,
      I4 => \IP2Bus_Data[11]_i_36_n_0\,
      I5 => \IP2Bus_Data[15]_i_36_n_0\,
      O => \IP2Bus_Data[11]_i_29_n_0\
    );
\IP2Bus_Data[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"54FF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_11_n_0\,
      I1 => \IP2Bus_Data_reg[2]_0\,
      I2 => \IP2Bus_Data[11]_i_13_n_0\,
      I3 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[11]_i_3_n_0\
    );
\IP2Bus_Data[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(11),
      I3 => \IP2Bus_Data_reg[1]\,
      O => \IP2Bus_Data[11]_i_30_n_0\
    );
\IP2Bus_Data[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(11),
      I2 => \IP2Bus_Data[31]_i_3_2\(11),
      I3 => bank1_read(192),
      O => \IP2Bus_Data[11]_i_31_n_0\
    );
\IP2Bus_Data[11]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400040"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(11),
      I2 => bank1_read(139),
      I3 => bank1_read(138),
      I4 => dac0_common_stat(11),
      O => \IP2Bus_Data[11]_i_32_n_0\
    );
\IP2Bus_Data[11]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => adc2_common_stat(11),
      I1 => bank13_read(138),
      I2 => bank13_read(139),
      I3 => \IP2Bus_Data[15]_i_59_0\(11),
      O => \IP2Bus_Data[11]_i_33_n_0\
    );
\IP2Bus_Data[11]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(11),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(11),
      O => \IP2Bus_Data[11]_i_34_n_0\
    );
\IP2Bus_Data[11]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_1\(11),
      I1 => bank3_read(192),
      I2 => bank3_read(193),
      I3 => \IP2Bus_Data[31]_i_3_0\(11),
      O => \IP2Bus_Data[11]_i_35_n_0\
    );
\IP2Bus_Data[11]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => dac1_common_stat(11),
      I1 => bank3_read(138),
      I2 => bank3_read(139),
      I3 => \IP2Bus_Data[15]_i_9_0\(11),
      O => \IP2Bus_Data[11]_i_36_n_0\
    );
\IP2Bus_Data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBB8BBB8BBB8"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[31]\,
      I2 => \IP2Bus_Data[11]_i_15_n_0\,
      I3 => \IP2Bus_Data_reg[15]\,
      I4 => \^bus2ip_addr_reg_reg[14]_1\,
      I5 => adc1_do_mon(11),
      O => \IP2Bus_Data[11]_i_4_n_0\
    );
\IP2Bus_Data[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF80FF8000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[15]_1\(11),
      I2 => bank0_read(2),
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data[11]_i_16_n_0\,
      I5 => \IP2Bus_Data[11]_i_17_n_0\,
      O => \IP2Bus_Data[11]_i_5_n_0\
    );
\IP2Bus_Data[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => \axi_read_req_r_i_2__4_n_0\,
      I2 => adc3_reset_reg,
      I3 => adc3_restart_reg,
      O => \IP2Bus_Data[11]_i_7_n_0\
    );
\IP2Bus_Data[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F77FFFF"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data_reg[31]_1\(11),
      I2 => \IP2Bus_Data_reg[31]_0\(11),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data[12]_i_9_n_0\,
      I5 => \IP2Bus_Data[11]_i_18_n_0\,
      O => \IP2Bus_Data[11]_i_8_n_0\
    );
\IP2Bus_Data[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_19_n_0\,
      I1 => \IP2Bus_Data[15]_i_51_n_0\,
      I2 => \IP2Bus_Data[12]_i_25_n_0\,
      I3 => \IP2Bus_Data[12]_i_23_n_0\,
      I4 => \IP2Bus_Data[12]_i_24_n_0\,
      I5 => \IP2Bus_Data[14]_i_32_n_0\,
      O => \IP2Bus_Data[11]_i_9_n_0\
    );
\IP2Bus_Data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF545454FF54"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_2_n_0\,
      I1 => \IP2Bus_Data[12]_i_3_n_0\,
      I2 => \IP2Bus_Data[12]_i_4_n_0\,
      I3 => \IP2Bus_Data[12]_i_5_n_0\,
      I4 => \IP2Bus_Data_reg[0]\,
      I5 => \IP2Bus_Data[12]_i_6_n_0\,
      O => \adc0_sample_rate_reg[31]\(12)
    );
\IP2Bus_Data[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_0\(12),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_1\(12),
      O => \IP2Bus_Data[12]_i_10_n_0\
    );
\IP2Bus_Data[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_27_n_0\,
      I1 => \IP2Bus_Data[15]_i_5_1\(12),
      I2 => \IP2Bus_Data[12]_i_28_n_0\,
      I3 => adc0_common_stat(12),
      O => \IP2Bus_Data[12]_i_11_n_0\
    );
\IP2Bus_Data[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \^bus2ip_addr_reg_reg[14]_1\,
      I2 => adc1_do_mon(12),
      I3 => \IP2Bus_Data_reg[15]\,
      O => \IP2Bus_Data[12]_i_12_n_0\
    );
\IP2Bus_Data[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2777277727770000"
    )
        port map (
      I0 => bank13_read(138),
      I1 => adc2_common_stat(12),
      I2 => bank13_read(139),
      I3 => \IP2Bus_Data[15]_i_59_0\(12),
      I4 => \IP2Bus_Data[12]_i_31_n_0\,
      I5 => \IP2Bus_Data[12]_i_32_n_0\,
      O => \IP2Bus_Data[12]_i_13_n_0\
    );
\IP2Bus_Data[12]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[15]_0\,
      I1 => \IP2Bus_Data[2]_i_17_n_0\,
      I2 => \IP2Bus_Data[31]_i_46_n_0\,
      I3 => \IP2Bus_Data[12]_i_33_n_0\,
      O => \IP2Bus_Data[12]_i_14_n_0\
    );
\IP2Bus_Data[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF5DFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_36_n_0\,
      I2 => \IP2Bus_Data[12]_i_34_n_0\,
      I3 => \IP2Bus_Data[31]_i_38_n_0\,
      I4 => \IP2Bus_Data[31]_i_39_n_0\,
      I5 => \IP2Bus_Data[12]_i_35_n_0\,
      O => \IP2Bus_Data[12]_i_15_n_0\
    );
\IP2Bus_Data[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_36_n_0\,
      I1 => \IP2Bus_Data[31]_i_5_1\(12),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_5_0\(12),
      I5 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[12]_i_16_n_0\
    );
\IP2Bus_Data[12]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_13_n_0\,
      I1 => adc2_do_mon(12),
      I2 => \IP2Bus_Data[13]_i_17_0\,
      I3 => adc3_do_mon(11),
      O => \IP2Bus_Data[12]_i_17_n_0\
    );
\IP2Bus_Data[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_38_n_0\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(12),
      I3 => \IP2Bus_Data[31]_i_7_0\(12),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_41_n_0\,
      O => \IP2Bus_Data[12]_i_18_n_0\
    );
\IP2Bus_Data[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001010101"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_39_n_0\,
      I1 => \IP2Bus_Data[12]_i_40_n_0\,
      I2 => \IP2Bus_Data[12]_i_41_n_0\,
      I3 => \IP2Bus_Data[12]_i_42_n_0\,
      I4 => \IP2Bus_Data[12]_i_43_n_0\,
      I5 => \IP2Bus_Data[12]_i_44_n_0\,
      O => \IP2Bus_Data[12]_i_19_n_0\
    );
\IP2Bus_Data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111555FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_7_n_0\,
      I1 => \IP2Bus_Data[12]_i_8_n_0\,
      I2 => \IP2Bus_Data[12]_i_9_n_0\,
      I3 => \IP2Bus_Data[12]_i_10_n_0\,
      I4 => \IP2Bus_Data[12]_i_11_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \IP2Bus_Data[12]_i_2_n_0\
    );
\IP2Bus_Data[12]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(12),
      I3 => \IP2Bus_Data_reg[1]\,
      O => \IP2Bus_Data[12]_i_20_n_0\
    );
\IP2Bus_Data[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_1\(12),
      I1 => bank3_read(192),
      I2 => bank3_read(193),
      I3 => \IP2Bus_Data[31]_i_3_0\(12),
      I4 => \IP2Bus_Data[15]_i_29_n_0\,
      I5 => \IP2Bus_Data[12]_i_45_n_0\,
      O => \IP2Bus_Data[12]_i_21_n_0\
    );
\IP2Bus_Data[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_46_n_0\,
      I1 => bank1_read(193),
      I2 => \IP2Bus_Data[31]_i_3_3\(12),
      I3 => \IP2Bus_Data[31]_i_3_2\(12),
      I4 => bank1_read(192),
      I5 => \IP2Bus_Data[13]_i_8_n_0\,
      O => \IP2Bus_Data[12]_i_22_n_0\
    );
\IP2Bus_Data[12]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => \axi_read_req_r_i_2__4_n_0\,
      I2 => axi_read_req_r_reg_1,
      I3 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[12]_i_23_n_0\
    );
\IP2Bus_Data[12]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      I2 => \axi_read_req_r_i_2__4_n_0\,
      O => \IP2Bus_Data[12]_i_24_n_0\
    );
\IP2Bus_Data[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => bank9_read(194),
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(141),
      I4 => bank9_read(140),
      I5 => bank9_read(139),
      O => \IP2Bus_Data[12]_i_25_n_0\
    );
\IP2Bus_Data[12]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555FFFF"
    )
        port map (
      I0 => \adc3_cmn_en_reg[0]\,
      I1 => axi_RdAck_r_reg(7),
      I2 => axi_read_req_r_reg_8,
      I3 => adc00_disable_cal_freeze_input_reg,
      I4 => \axi_read_req_r_i_2__4_n_0\,
      O => \IP2Bus_Data[12]_i_26_n_0\
    );
\IP2Bus_Data[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_r_reg(0),
      I1 => axi_RdAck_r_reg(7),
      I2 => \IP2Bus_Data[4]_i_18_0\,
      I3 => axi_RdAck_r_reg(1),
      I4 => axi_read_req_r_reg_8,
      I5 => \axi_read_req_r_i_2__4_n_0\,
      O => \IP2Bus_Data[12]_i_27_n_0\
    );
\IP2Bus_Data[12]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => axi_read_req_r_reg_11,
      I2 => \IP2Bus_Data[0]_i_18_0\,
      I3 => \axi_read_req_r_i_2__4_n_0\,
      O => \IP2Bus_Data[12]_i_28_n_0\
    );
\IP2Bus_Data[12]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_read_req_r_reg_15,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_8,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_RdAck_r_reg(7),
      O => bank13_read(138)
    );
\IP2Bus_Data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544FFFF45444544"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_12_n_0\,
      I1 => \IP2Bus_Data_reg[15]\,
      I2 => \IP2Bus_Data[12]_i_13_n_0\,
      I3 => \IP2Bus_Data[12]_i_14_n_0\,
      I4 => \IP2Bus_Data[12]_i_15_n_0\,
      I5 => \IP2Bus_Data[12]_i_16_n_0\,
      O => \IP2Bus_Data[12]_i_3_n_0\
    );
\IP2Bus_Data[12]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(12),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => \IP2Bus_Data[15]_i_43_0\,
      I5 => \IP2Bus_Data[12]_i_25_2\,
      O => bank13_read(139)
    );
\IP2Bus_Data[12]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(12),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(12),
      O => \IP2Bus_Data[12]_i_31_n_0\
    );
\IP2Bus_Data[12]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => bank13_read(138),
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[12]_i_32_n_0\
    );
\IP2Bus_Data[12]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => axi_read_req_r_reg_11,
      O => \IP2Bus_Data[12]_i_33_n_0\
    );
\IP2Bus_Data[12]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => bank11_read(194),
      I1 => bank11_read(193),
      I2 => bank11_read(192),
      I3 => bank11_read(140),
      I4 => bank11_read(139),
      I5 => bank11_read(138),
      O => \IP2Bus_Data[12]_i_34_n_0\
    );
\IP2Bus_Data[12]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => axi_read_req_r_reg_5,
      O => \IP2Bus_Data[12]_i_35_n_0\
    );
\IP2Bus_Data[12]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_36_n_0\,
      I1 => \IP2Bus_Data[15]_i_27_0\(12),
      I2 => bank11_read(139),
      I3 => bank11_read(138),
      I4 => adc1_common_stat(12),
      O => \IP2Bus_Data[12]_i_36_n_0\
    );
\IP2Bus_Data[12]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_44_n_0\,
      I1 => \IP2Bus_Data[15]_i_25_0\(12),
      I2 => bank15_read(139),
      I3 => bank15_read(138),
      I4 => adc3_common_stat(12),
      O => \IP2Bus_Data[12]_i_38_n_0\
    );
\IP2Bus_Data[12]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => axi_RdAck_r_reg_0,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => axi_read_req_r_reg_1,
      O => \IP2Bus_Data[12]_i_39_n_0\
    );
\IP2Bus_Data[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5444FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_14_n_0\,
      I1 => \IP2Bus_Data[12]_i_17_n_0\,
      I2 => \IP2Bus_Data[12]_i_18_n_0\,
      I3 => \IP2Bus_Data[12]_i_19_n_0\,
      I4 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[12]_i_4_n_0\
    );
\IP2Bus_Data[12]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FE00"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_48_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => axi_read_req_r_reg_2,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \adc3_slice0_irq_en_reg[2]\,
      I5 => axi_read_req_r_reg_5,
      O => \IP2Bus_Data[12]_i_40_n_0\
    );
\IP2Bus_Data[12]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCCCCC8"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_23_0\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => adc3_restart_reg,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => adc3_reset_reg,
      I5 => \IP2Bus_Data_reg[2]_0\,
      O => \IP2Bus_Data[12]_i_41_n_0\
    );
\IP2Bus_Data[12]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => bank15_read(192),
      I1 => bank15_read(193),
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \adc3_multi_band_reg[0]\,
      O => \IP2Bus_Data[12]_i_42_n_0\
    );
\IP2Bus_Data[12]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => bank15_read(138),
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[12]_i_43_n_0\
    );
\IP2Bus_Data[12]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => axi_read_req_r_reg_11,
      O => \IP2Bus_Data[12]_i_44_n_0\
    );
\IP2Bus_Data[12]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_36_n_0\,
      I1 => \IP2Bus_Data[15]_i_9_0\(12),
      I2 => bank3_read(139),
      I3 => bank3_read(138),
      I4 => dac1_common_stat(12),
      O => \IP2Bus_Data[12]_i_45_n_0\
    );
\IP2Bus_Data[12]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFFFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(12),
      I2 => bank1_read(139),
      I3 => bank1_read(138),
      I4 => dac0_common_stat(12),
      O => \IP2Bus_Data[12]_i_46_n_0\
    );
\IP2Bus_Data[12]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => \IP2Bus_Data[12]_i_25_0\,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_RdAck_r_reg(7),
      O => bank9_read(194)
    );
\IP2Bus_Data[12]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(11),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => adc00_disable_cal_freeze_input_reg,
      I5 => \IP2Bus_Data[12]_i_25_2\,
      O => bank9_read(141)
    );
\IP2Bus_Data[12]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(11),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => adc00_disable_cal_freeze_input_reg,
      I5 => \IP2Bus_Data[12]_i_25_1\,
      O => bank9_read(140)
    );
\IP2Bus_Data[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544FFFF45444544"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_20_n_0\,
      I1 => \IP2Bus_Data_reg[1]\,
      I2 => \IP2Bus_Data[12]_i_21_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_n_0\,
      I4 => \IP2Bus_Data[12]_i_22_n_0\,
      I5 => \IP2Bus_Data[13]_i_7_n_0\,
      O => \IP2Bus_Data[12]_i_5_n_0\
    );
\IP2Bus_Data[12]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_read_req_r_reg_15,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => \IP2Bus_Data[12]_i_25_0\,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_RdAck_r_reg(7),
      O => bank11_read(194)
    );
\IP2Bus_Data[12]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(12),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => adc00_disable_cal_freeze_input_reg,
      I5 => \IP2Bus_Data[12]_i_25_1\,
      O => bank11_read(140)
    );
\IP2Bus_Data[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[15]_1\(12),
      I2 => bank0_read(2),
      O => \IP2Bus_Data[12]_i_6_n_0\
    );
\IP2Bus_Data[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(12),
      I2 => \IP2Bus_Data_reg[8]_0\,
      I3 => dac1_do_mon(10),
      I4 => \^bus2ip_addr_reg_reg[16]_4\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[12]_i_7_n_0\
    );
\IP2Bus_Data[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000040004000"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_23_n_0\,
      I1 => \IP2Bus_Data[12]_i_24_n_0\,
      I2 => \IP2Bus_Data[14]_i_32_n_0\,
      I3 => \IP2Bus_Data[3]_i_11_n_0\,
      I4 => \IP2Bus_Data[12]_i_25_n_0\,
      I5 => \IP2Bus_Data[15]_i_51_n_0\,
      O => \IP2Bus_Data[12]_i_8_n_0\
    );
\IP2Bus_Data[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8A800000000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_51_n_0\,
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \axi_read_req_r_i_2__4_n_0\,
      I4 => \adc3_multi_band_reg[0]\,
      I5 => \IP2Bus_Data[12]_i_26_n_0\,
      O => \IP2Bus_Data[12]_i_9_n_0\
    );
\IP2Bus_Data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0EFFFFFE0EFE0E"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_2_n_0\,
      I1 => \IP2Bus_Data[13]_i_3_n_0\,
      I2 => \IP2Bus_Data_reg[0]\,
      I3 => \IP2Bus_Data[13]_i_4_n_0\,
      I4 => \IP2Bus_Data[13]_i_5_n_0\,
      I5 => \IP2Bus_Data_reg[8]\,
      O => \adc0_sample_rate_reg[31]\(13)
    );
\IP2Bus_Data[13]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFFFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(13),
      I2 => bank1_read(139),
      I3 => bank1_read(138),
      I4 => dac0_common_stat(13),
      O => \IP2Bus_Data[13]_i_10_n_0\
    );
\IP2Bus_Data[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_1\(13),
      I1 => bank3_read(192),
      I2 => bank3_read(193),
      I3 => \IP2Bus_Data[31]_i_3_0\(13),
      I4 => \IP2Bus_Data[15]_i_29_n_0\,
      I5 => \IP2Bus_Data[13]_i_25_n_0\,
      O => \IP2Bus_Data[13]_i_11_n_0\
    );
\IP2Bus_Data[13]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000015FF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_26_n_0\,
      I1 => \IP2Bus_Data[13]_i_27_n_0\,
      I2 => \IP2Bus_Data[12]_i_9_n_0\,
      I3 => \IP2Bus_Data[12]_i_8_n_0\,
      I4 => \IP2Bus_Data[13]_i_28_n_0\,
      O => \IP2Bus_Data[13]_i_14_n_0\
    );
\IP2Bus_Data[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_29_n_0\,
      I1 => \IP2Bus_Data[31]_i_19_n_0\,
      I2 => \IP2Bus_Data[13]_i_30_n_0\,
      I3 => \IP2Bus_Data[12]_i_15_n_0\,
      O => \IP2Bus_Data[13]_i_15_n_0\
    );
\IP2Bus_Data[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFFFBFFFBFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[13]_i_31_n_0\,
      I2 => \IP2Bus_Data[13]_i_32_n_0\,
      I3 => \IP2Bus_Data[13]_i_33_n_0\,
      I4 => adc1_do_mon(13),
      I5 => \IP2Bus_Data[8]_i_16_n_0\,
      O => \IP2Bus_Data[13]_i_16_n_0\
    );
\IP2Bus_Data[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAA80"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_19_n_0\,
      I1 => \IP2Bus_Data[31]_i_41_n_0\,
      I2 => \IP2Bus_Data[13]_i_34_n_0\,
      I3 => \IP2Bus_Data[13]_i_35_n_0\,
      I4 => \IP2Bus_Data[13]_i_36_n_0\,
      I5 => \IP2Bus_Data[30]_i_14_n_0\,
      O => \IP2Bus_Data[13]_i_17_n_0\
    );
\IP2Bus_Data[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => axi_read_req_r_reg_11,
      I3 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[13]_i_18_n_0\
    );
\IP2Bus_Data[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => bank1_read(138),
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[13]_i_19_n_0\
    );
\IP2Bus_Data[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_7_n_0\,
      I1 => \IP2Bus_Data[13]_i_8_n_0\,
      I2 => \IP2Bus_Data[13]_i_9_n_0\,
      I3 => \IP2Bus_Data[13]_i_10_n_0\,
      O => \IP2Bus_Data[13]_i_2_n_0\
    );
\IP2Bus_Data[13]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => bank1_read(192),
      I1 => bank1_read(193),
      I2 => \axi_read_req_r_i_2__5_n_0\,
      I3 => \adc3_multi_band_reg[0]\,
      O => \IP2Bus_Data[13]_i_20_n_0\
    );
\IP2Bus_Data[13]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCCFECC"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => \^bus2ip_addr_reg_reg[16]_7\,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \axi_read_req_r_i_2__5_n_0\,
      I4 => axi_read_req_r_reg_1,
      O => \IP2Bus_Data[13]_i_21_n_0\
    );
\IP2Bus_Data[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FE00"
    )
        port map (
      I0 => \adc3_slice0_irq_en_reg[2]\,
      I1 => axi_read_req_r_reg_5,
      I2 => axi_read_req_r_reg_2,
      I3 => \axi_read_req_r_i_2__5_n_0\,
      I4 => \IP2Bus_Data[15]_i_48_0\,
      I5 => \adc3_slice1_irq_en_reg[2]\,
      O => \IP2Bus_Data[13]_i_22_n_0\
    );
\IP2Bus_Data[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(11),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => \IP2Bus_Data[15]_i_43_0\,
      I5 => \IP2Bus_Data[12]_i_25_2\,
      O => bank1_read(139)
    );
\IP2Bus_Data[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_8,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_RdAck_r_reg(7),
      O => bank1_read(138)
    );
\IP2Bus_Data[13]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_36_n_0\,
      I1 => \IP2Bus_Data[15]_i_9_0\(13),
      I2 => bank3_read(139),
      I3 => bank3_read(138),
      I4 => dac1_common_stat(13),
      O => \IP2Bus_Data[13]_i_25_n_0\
    );
\IP2Bus_Data[13]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_27_n_0\,
      I1 => \IP2Bus_Data[15]_i_5_1\(13),
      I2 => \IP2Bus_Data[12]_i_28_n_0\,
      I3 => adc0_common_stat(13),
      O => \IP2Bus_Data[13]_i_26_n_0\
    );
\IP2Bus_Data[13]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_0\(13),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_1\(13),
      O => \IP2Bus_Data[13]_i_27_n_0\
    );
\IP2Bus_Data[13]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(13),
      I2 => \IP2Bus_Data_reg[8]_0\,
      I3 => \^bus2ip_addr_reg_reg[16]_4\,
      I4 => dac1_do_mon(11),
      O => \IP2Bus_Data[13]_i_28_n_0\
    );
\IP2Bus_Data[13]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_36_n_0\,
      I1 => \IP2Bus_Data[15]_i_27_0\(13),
      I2 => bank11_read(139),
      I3 => bank11_read(138),
      I4 => adc1_common_stat(13),
      O => \IP2Bus_Data[13]_i_29_n_0\
    );
\IP2Bus_Data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2020202"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_10_n_0\,
      I1 => \IP2Bus_Data[13]_i_11_n_0\,
      I2 => \IP2Bus_Data_reg[1]\,
      I3 => dac0_do_mon(13),
      I4 => \^bus2ip_addr_reg_reg[16]\,
      I5 => \IP2Bus_Data_reg[13]\,
      O => \IP2Bus_Data[13]_i_3_n_0\
    );
\IP2Bus_Data[13]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(13),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(13),
      O => \IP2Bus_Data[13]_i_30_n_0\
    );
\IP2Bus_Data[13]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0B0A0A0"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_37_n_0\,
      I1 => \IP2Bus_Data[13]_i_38_n_0\,
      I2 => \IP2Bus_Data[12]_i_33_n_0\,
      I3 => \IP2Bus_Data[12]_i_32_n_0\,
      I4 => \IP2Bus_Data[13]_i_39_n_0\,
      O => \IP2Bus_Data[13]_i_31_n_0\
    );
\IP2Bus_Data[13]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_17_n_0\,
      I1 => axi_RdAck_r_reg(11),
      I2 => axi_RdAck_r_reg(12),
      I3 => axi_RdAck_r_reg(13),
      I4 => axi_RdAck_r_reg(14),
      I5 => axi_RdAck_r_reg(10),
      O => \IP2Bus_Data[13]_i_32_n_0\
    );
\IP2Bus_Data[13]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_40_n_0\,
      I1 => \IP2Bus_Data[31]_i_52_n_0\,
      I2 => \IP2Bus_Data[12]_i_32_n_0\,
      I3 => \IP2Bus_Data[13]_i_39_n_0\,
      I4 => \IP2Bus_Data[12]_i_33_n_0\,
      O => \IP2Bus_Data[13]_i_33_n_0\
    );
\IP2Bus_Data[13]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(13),
      I2 => \IP2Bus_Data[31]_i_7_0\(13),
      I3 => bank15_read(192),
      O => \IP2Bus_Data[13]_i_34_n_0\
    );
\IP2Bus_Data[13]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_44_n_0\,
      I1 => \IP2Bus_Data[15]_i_25_0\(13),
      I2 => bank15_read(139),
      I3 => bank15_read(138),
      I4 => adc3_common_stat(13),
      O => \IP2Bus_Data[13]_i_35_n_0\
    );
\IP2Bus_Data[13]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_13_n_0\,
      I1 => adc2_do_mon(13),
      I2 => \IP2Bus_Data[13]_i_17_0\,
      I3 => adc3_do_mon(12),
      O => \IP2Bus_Data[13]_i_36_n_0\
    );
\IP2Bus_Data[13]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => adc2_common_stat(13),
      I1 => bank13_read(138),
      I2 => bank13_read(139),
      I3 => \IP2Bus_Data[15]_i_59_0\(13),
      O => \IP2Bus_Data[13]_i_37_n_0\
    );
\IP2Bus_Data[13]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(13),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(13),
      O => \IP2Bus_Data[13]_i_38_n_0\
    );
\IP2Bus_Data[13]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => bank13_read(192),
      I1 => bank13_read(193),
      I2 => \^bus2ip_addr_reg_reg[15]\,
      I3 => \adc3_multi_band_reg[0]\,
      O => \IP2Bus_Data[13]_i_39_n_0\
    );
\IP2Bus_Data[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_14_n_0\,
      I1 => bank0_read(8),
      I2 => bank0_read(2),
      I3 => \IP2Bus_Data_reg[15]_1\(13),
      O => \IP2Bus_Data[13]_i_4_n_0\
    );
\IP2Bus_Data[13]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_3\,
      I1 => bank13_read(131),
      I2 => bank13_read(129),
      I3 => \^bus2ip_addr_reg_reg[14]_6\,
      I4 => \^bus2ip_addr_reg_reg[14]_7\,
      I5 => bank13_read(133),
      O => \IP2Bus_Data[13]_i_40_n_0\
    );
\IP2Bus_Data[13]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(12),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => \IP2Bus_Data[15]_i_43_0\,
      I5 => \IP2Bus_Data[15]_i_29_2\,
      O => bank13_read(131)
    );
\IP2Bus_Data[13]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(12),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => \IP2Bus_Data[15]_i_29_1\,
      I5 => \IP2Bus_Data[15]_i_29_2\,
      O => bank13_read(129)
    );
\IP2Bus_Data[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200AAAA8A88AAAA"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[2]\,
      I2 => \IP2Bus_Data[13]_i_15_n_0\,
      I3 => \IP2Bus_Data[13]_i_16_n_0\,
      I4 => \IP2Bus_Data_reg[3]\,
      I5 => \IP2Bus_Data[13]_i_17_n_0\,
      O => \IP2Bus_Data[13]_i_5_n_0\
    );
\IP2Bus_Data[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FE00000000"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[13]_i_19_n_0\,
      I2 => \IP2Bus_Data[13]_i_20_n_0\,
      I3 => \IP2Bus_Data[13]_i_21_n_0\,
      I4 => \IP2Bus_Data[13]_i_22_n_0\,
      I5 => \IP2Bus_Data[4]_i_23_n_0\,
      O => \IP2Bus_Data[13]_i_7_n_0\
    );
\IP2Bus_Data[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFF8"
    )
        port map (
      I0 => \adc3_multi_band_reg[0]\,
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => bank1_read(193),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[13]_i_18_n_0\,
      I5 => \IP2Bus_Data[13]_i_19_n_0\,
      O => \IP2Bus_Data[13]_i_8_n_0\
    );
\IP2Bus_Data[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(13),
      I2 => \IP2Bus_Data[31]_i_3_2\(13),
      I3 => bank1_read(192),
      O => \IP2Bus_Data[13]_i_9_n_0\
    );
\IP2Bus_Data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE2E2E2FFE2FF"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[14]_i_3_n_0\,
      I3 => \IP2Bus_Data[14]_i_4_n_0\,
      I4 => \IP2Bus_Data[14]_i_5_n_0\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \adc0_sample_rate_reg[31]\(14)
    );
\IP2Bus_Data[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008080C00"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_27_n_0\,
      I1 => \IP2Bus_Data[4]_i_23_n_0\,
      I2 => \IP2Bus_Data[15]_i_48_n_0\,
      I3 => \IP2Bus_Data[15]_i_2_0\(0),
      I4 => \IP2Bus_Data[15]_i_46_n_0\,
      I5 => \IP2Bus_Data[14]_i_28_n_0\,
      O => \IP2Bus_Data[14]_i_10_n_0\
    );
\IP2Bus_Data[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202020222222222"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_8_n_0\,
      I1 => \IP2Bus_Data[14]_i_29_n_0\,
      I2 => \IP2Bus_Data[14]_i_30_n_0\,
      I3 => bank9_read(139),
      I4 => \IP2Bus_Data[15]_i_5_1\(14),
      I5 => \IP2Bus_Data[15]_i_51_n_0\,
      O => \IP2Bus_Data[14]_i_11_n_0\
    );
\IP2Bus_Data[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(14),
      I2 => \IP2Bus_Data_reg[8]_0\,
      I3 => dac1_do_mon(12),
      I4 => \^bus2ip_addr_reg_reg[16]_4\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[14]_i_12_n_0\
    );
\IP2Bus_Data[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F0F3FAA3FAA3FAA"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_31_n_0\,
      I1 => adc00_irq_sync(1),
      I2 => \IP2Bus_Data[15]_i_5_0\(2),
      I3 => \^bus2ip_addr_reg_reg[16]_3\,
      I4 => \adc3_slice0_irq_en_reg[2]\,
      I5 => \axi_read_req_r_i_2__4_n_0\,
      O => \IP2Bus_Data[14]_i_13_n_0\
    );
\IP2Bus_Data[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50D0F0F070F0F0F0"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => \IP2Bus_Data[14]_i_32_n_0\,
      I3 => adc02_irq_sync(1),
      I4 => \IP2Bus_Data[15]_i_21_0\(2),
      I5 => \adc3_slice2_irq_en_reg[2]\,
      O => \IP2Bus_Data[14]_i_14_n_0\
    );
\IP2Bus_Data[14]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \IP2Bus_Data_reg[15]\,
      I1 => adc1_do_mon(14),
      I2 => \^bus2ip_addr_reg_reg[14]_1\,
      O => \IP2Bus_Data[14]_i_15_n_0\
    );
\IP2Bus_Data[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202022202220222"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_5_0\,
      I1 => \IP2Bus_Data[14]_i_34_n_0\,
      I2 => \IP2Bus_Data[12]_i_19_n_0\,
      I3 => \IP2Bus_Data[14]_i_35_n_0\,
      I4 => \IP2Bus_Data[31]_i_41_n_0\,
      I5 => \IP2Bus_Data[14]_i_36_n_0\,
      O => \IP2Bus_Data[14]_i_16_n_0\
    );
\IP2Bus_Data[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000BFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_37_n_0\,
      I1 => \IP2Bus_Data[15]_i_58_n_0\,
      I2 => \IP2Bus_Data[14]_i_38_n_0\,
      I3 => \IP2Bus_Data[31]_i_46_n_0\,
      I4 => \IP2Bus_Data[14]_i_39_n_0\,
      I5 => \IP2Bus_Data[2]_i_17_n_0\,
      O => \IP2Bus_Data[14]_i_17_n_0\
    );
\IP2Bus_Data[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF4"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_40_n_0\,
      I1 => \IP2Bus_Data[31]_i_19_n_0\,
      I2 => \IP2Bus_Data[14]_i_41_n_0\,
      I3 => \IP2Bus_Data[14]_i_42_n_0\,
      I4 => \IP2Bus_Data[31]_i_20_n_0\,
      I5 => \IP2Bus_Data[14]_i_43_n_0\,
      O => \IP2Bus_Data[14]_i_19_n_0\
    );
\IP2Bus_Data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5540"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_6_n_0\,
      I1 => \IP2Bus_Data[14]_i_7_n_0\,
      I2 => \IP2Bus_Data[15]_i_10_n_0\,
      I3 => \IP2Bus_Data[14]_i_8_n_0\,
      I4 => \IP2Bus_Data[14]_i_9_n_0\,
      I5 => \IP2Bus_Data[14]_i_10_n_0\,
      O => \IP2Bus_Data[14]_i_2_n_0\
    );
\IP2Bus_Data[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8880000"
    )
        port map (
      I0 => dac1_common_stat(14),
      I1 => bank3_read(138),
      I2 => bank3_read(139),
      I3 => \IP2Bus_Data[15]_i_9_0\(14),
      I4 => \IP2Bus_Data[15]_i_36_n_0\,
      I5 => \IP2Bus_Data[14]_i_44_n_0\,
      O => \IP2Bus_Data[14]_i_20_n_0\
    );
\IP2Bus_Data[14]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77300000"
    )
        port map (
      I0 => dac10_irq_sync(0),
      I1 => \IP2Bus_Data[15]_i_11_0\(0),
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => axi_read_req_r_reg_5,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      O => \IP2Bus_Data[14]_i_21_n_0\
    );
\IP2Bus_Data[14]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0088C8C8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_48_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => \adc3_slice1_irq_en_reg[2]\,
      I3 => dac11_irq_sync(0),
      I4 => \IP2Bus_Data[15]_i_11_2\(0),
      O => \IP2Bus_Data[14]_i_22_n_0\
    );
\IP2Bus_Data[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEE0000EEEE0000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_48_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \IP2Bus_Data[15]_i_11_1\(0),
      I3 => dac12_irq_sync(0),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I5 => axi_read_req_r_reg_2,
      O => \IP2Bus_Data[14]_i_23_n_0\
    );
\IP2Bus_Data[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCA000CCCCA0A0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_85_n_0\,
      I1 => \IP2Bus_Data[15]_i_45_0\(0),
      I2 => \IP2Bus_Data[15]_i_12_1\(0),
      I3 => dac03_irq_sync(0),
      I4 => bank1_read(135),
      I5 => bank1_read(136),
      O => \IP2Bus_Data[14]_i_24_n_0\
    );
\IP2Bus_Data[14]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400040"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(14),
      I2 => bank1_read(139),
      I3 => bank1_read(138),
      I4 => dac0_common_stat(14),
      O => \IP2Bus_Data[14]_i_25_n_0\
    );
\IP2Bus_Data[14]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(14),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(14),
      O => \IP2Bus_Data[14]_i_26_n_0\
    );
\IP2Bus_Data[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0AAAACCAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_45_n_0\,
      I1 => \IP2Bus_Data[15]_i_13_0\(0),
      I2 => dac01_irq_sync(0),
      I3 => \adc3_slice1_irq_en_reg[2]\,
      I4 => \axi_read_req_r_i_2__5_n_0\,
      I5 => \IP2Bus_Data[15]_i_48_0\,
      O => \IP2Bus_Data[14]_i_27_n_0\
    );
\IP2Bus_Data[14]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => axi_read_req_r_reg_5,
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => dac00_irq_sync(0),
      O => \IP2Bus_Data[14]_i_28_n_0\
    );
\IP2Bus_Data[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11FF11F1FFFF11F1"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_28_n_0\,
      I1 => adc0_common_stat(14),
      I2 => bank9_read(137),
      I3 => \IP2Bus_Data[15]_i_17_0\(2),
      I4 => \^bus2ip_addr_reg_reg[16]_8\,
      I5 => adc03_irq_sync(1),
      O => \IP2Bus_Data[14]_i_29_n_0\
    );
\IP2Bus_Data[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_14_n_0\,
      I1 => bank0_read(8),
      I2 => bank0_read(2),
      I3 => \IP2Bus_Data_reg[15]_1\(14),
      O => \IP2Bus_Data[14]_i_3_n_0\
    );
\IP2Bus_Data[14]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_1\(14),
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data_reg[31]_0\(14),
      I4 => \IP2Bus_Data[12]_i_26_n_0\,
      O => \IP2Bus_Data[14]_i_30_n_0\
    );
\IP2Bus_Data[14]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F0F8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[16]_5\,
      I3 => \IP2Bus_Data[15]_i_5_2\(2),
      I4 => adc01_irq_sync(1),
      O => \IP2Bus_Data[14]_i_31_n_0\
    );
\IP2Bus_Data[14]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000313"
    )
        port map (
      I0 => \adc3_slice1_irq_en_reg[2]\,
      I1 => \^bus2ip_addr_reg_reg[16]_5\,
      I2 => \axi_read_req_r_i_2__4_n_0\,
      I3 => \adc3_slice0_irq_en_reg[2]\,
      I4 => \^bus2ip_addr_reg_reg[16]_3\,
      O => \IP2Bus_Data[14]_i_32_n_0\
    );
\IP2Bus_Data[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAABAAAB"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_47_n_0\,
      I1 => \IP2Bus_Data[12]_i_41_n_0\,
      I2 => \IP2Bus_Data[14]_i_48_n_0\,
      I3 => \IP2Bus_Data[12]_i_39_n_0\,
      I4 => \IP2Bus_Data[14]_i_49_n_0\,
      I5 => \IP2Bus_Data[31]_i_50_n_0\,
      O => \IP2Bus_Data[14]_i_34_n_0\
    );
\IP2Bus_Data[14]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30333055"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_50_n_0\,
      I1 => \IP2Bus_Data[14]_i_51_n_0\,
      I2 => \IP2Bus_Data[15]_i_63_0\(2),
      I3 => bank15_read(135),
      I4 => \IP2Bus_Data[15]_i_98_n_0\,
      O => \IP2Bus_Data[14]_i_35_n_0\
    );
\IP2Bus_Data[14]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(14),
      I2 => \IP2Bus_Data[31]_i_7_0\(14),
      I3 => bank15_read(192),
      O => \IP2Bus_Data[14]_i_36_n_0\
    );
\IP2Bus_Data[14]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(14),
      I2 => \IP2Bus_Data[31]_i_7_3\(14),
      I3 => bank13_read(192),
      O => \IP2Bus_Data[14]_i_37_n_0\
    );
\IP2Bus_Data[14]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44555555440F0F0F"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_52_n_0\,
      I1 => \IP2Bus_Data[15]_i_22_1\(2),
      I2 => \IP2Bus_Data[14]_i_53_n_0\,
      I3 => \adc3_slice2_irq_en_reg[2]\,
      I4 => \^bus2ip_addr_reg_reg[15]\,
      I5 => \IP2Bus_Data[15]_i_94_n_0\,
      O => \IP2Bus_Data[14]_i_38_n_0\
    );
\IP2Bus_Data[14]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF008A8A"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_54_n_0\,
      I1 => adc20_irq_sync(1),
      I2 => \^bus2ip_addr_reg_reg[14]_3\,
      I3 => \IP2Bus_Data[15]_i_22_0\(2),
      I4 => \IP2Bus_Data[31]_i_54_n_0\,
      I5 => \IP2Bus_Data[15]_i_96_n_0\,
      O => \IP2Bus_Data[14]_i_39_n_0\
    );
\IP2Bus_Data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111110FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_11_n_0\,
      I1 => \IP2Bus_Data[14]_i_12_n_0\,
      I2 => \IP2Bus_Data[15]_i_20_n_0\,
      I3 => \IP2Bus_Data[14]_i_13_n_0\,
      I4 => \IP2Bus_Data[14]_i_14_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \IP2Bus_Data[14]_i_4_n_0\
    );
\IP2Bus_Data[14]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(14),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(14),
      O => \IP2Bus_Data[14]_i_40_n_0\
    );
\IP2Bus_Data[14]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F888F888888888"
    )
        port map (
      I0 => bank11_read(135),
      I1 => \IP2Bus_Data[15]_i_7_0\(2),
      I2 => \IP2Bus_Data[15]_i_27_1\(2),
      I3 => \^bus2ip_addr_reg_reg[15]_1\(4),
      I4 => adc13_irq_sync(1),
      I5 => \IP2Bus_Data[14]_i_56_n_0\,
      O => \IP2Bus_Data[14]_i_41_n_0\
    );
\IP2Bus_Data[14]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_36_n_0\,
      I1 => \IP2Bus_Data[15]_i_27_0\(14),
      I2 => bank11_read(139),
      I3 => bank11_read(138),
      I4 => adc1_common_stat(14),
      O => \IP2Bus_Data[14]_i_42_n_0\
    );
\IP2Bus_Data[14]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_57_n_0\,
      I1 => \IP2Bus_Data[31]_i_40_n_0\,
      I2 => \IP2Bus_Data[14]_i_58_n_0\,
      I3 => \IP2Bus_Data[31]_i_38_n_0\,
      I4 => bank11_read(129),
      I5 => \IP2Bus_Data[31]_i_18_n_0\,
      O => \IP2Bus_Data[14]_i_43_n_0\
    );
\IP2Bus_Data[14]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAC0C0C0CAC0C0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_74_n_0\,
      I1 => \IP2Bus_Data[15]_i_11_1\(0),
      I2 => bank3_read(135),
      I3 => bank3_read(136),
      I4 => \IP2Bus_Data[15]_i_30_0\(0),
      I5 => dac13_irq_sync(0),
      O => \IP2Bus_Data[14]_i_44_n_0\
    );
\IP2Bus_Data[14]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => dac02_irq_sync(0),
      I3 => \IP2Bus_Data[15]_i_45_0\(0),
      O => \IP2Bus_Data[14]_i_45_n_0\
    );
\IP2Bus_Data[14]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_8,
      I4 => \IP2Bus_Data[15]_i_29_1\,
      I5 => \IP2Bus_Data[9]_i_30_0\,
      O => bank9_read(137)
    );
\IP2Bus_Data[14]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_13_n_0\,
      I1 => adc2_do_mon(14),
      I2 => \IP2Bus_Data[15]_i_61_n_0\,
      I3 => adc3_do_mon(13),
      O => \IP2Bus_Data[14]_i_47_n_0\
    );
\IP2Bus_Data[14]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0E0E0"
    )
        port map (
      I0 => axi_read_req_r_reg_5,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => adc30_irq_sync(1),
      I4 => \IP2Bus_Data[15]_i_24_0\(2),
      O => \IP2Bus_Data[14]_i_48_n_0\
    );
\IP2Bus_Data[14]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AAAA888800F0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_1\(2),
      I1 => adc31_irq_sync(1),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I3 => \IP2Bus_Data[14]_i_34_0\,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\(1),
      I5 => bank15_read(133),
      O => \IP2Bus_Data[14]_i_49_n_0\
    );
\IP2Bus_Data[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF022200000222"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_15_n_0\,
      I1 => \IP2Bus_Data[14]_i_16_n_0\,
      I2 => \IP2Bus_Data[14]_i_17_n_0\,
      I3 => \IP2Bus_Data_reg[14]\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data[14]_i_19_n_0\,
      O => \IP2Bus_Data[14]_i_5_n_0\
    );
\IP2Bus_Data[14]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => adc3_common_stat(14),
      I1 => bank15_read(138),
      I2 => bank15_read(139),
      I3 => \IP2Bus_Data[15]_i_25_0\(14),
      O => \IP2Bus_Data[14]_i_50_n_0\
    );
\IP2Bus_Data[14]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00337333"
    )
        port map (
      I0 => adc33_irq_sync(1),
      I1 => \IP2Bus_Data[15]_i_25_1\(2),
      I2 => axi_read_req_r_reg_11,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \adc3_slice2_irq_en_reg[2]\,
      O => \IP2Bus_Data[14]_i_51_n_0\
    );
\IP2Bus_Data[14]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00337333"
    )
        port map (
      I0 => adc23_irq_sync(1),
      I1 => \IP2Bus_Data[15]_i_59_1\(2),
      I2 => axi_read_req_r_reg_11,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => \adc3_slice2_irq_en_reg[2]\,
      O => \IP2Bus_Data[14]_i_52_n_0\
    );
\IP2Bus_Data[14]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank13_read(139),
      I1 => \IP2Bus_Data[15]_i_59_0\(14),
      I2 => adc2_common_stat(14),
      I3 => bank13_read(138),
      O => \IP2Bus_Data[14]_i_53_n_0\
    );
\IP2Bus_Data[14]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AAAA888800F0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_60_0\(2),
      I1 => adc21_irq_sync(1),
      I2 => \^bus2ip_addr_reg_reg[14]_6\,
      I3 => \IP2Bus_Data[14]_i_39_0\,
      I4 => \^bus2ip_addr_reg_reg[14]_7\,
      I5 => bank13_read(133),
      O => \IP2Bus_Data[14]_i_54_n_0\
    );
\IP2Bus_Data[14]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_0\,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank11_read(135)
    );
\IP2Bus_Data[14]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => axi_read_req_r_reg_11,
      I2 => \adc3_slice2_irq_en_reg[2]\,
      I3 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[14]_i_56_n_0\
    );
\IP2Bus_Data[14]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A088AF88AF88AF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_26_1\(2),
      I1 => adc11_irq_sync(1),
      I2 => bank11_read(133),
      I3 => \^bus2ip_addr_reg_reg[15]_1\(2),
      I4 => \^bus2ip_addr_reg_reg[15]_1\(3),
      I5 => \IP2Bus_Data[14]_i_43_0\,
      O => \IP2Bus_Data[14]_i_57_n_0\
    );
\IP2Bus_Data[14]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4400FC00"
    )
        port map (
      I0 => adc10_irq_sync(0),
      I1 => axi_read_req_r_reg_5,
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => \^bus2ip_addr_reg_reg[15]_0\,
      I4 => \IP2Bus_Data[15]_i_26_0\(1),
      O => \IP2Bus_Data[14]_i_58_n_0\
    );
\IP2Bus_Data[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(14),
      I3 => \IP2Bus_Data_reg[1]\,
      O => \IP2Bus_Data[14]_i_6_n_0\
    );
\IP2Bus_Data[14]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_RdAck_r_reg(14),
      I2 => axi_timeout_en_reg,
      I3 => axi_read_req_r_reg_13,
      I4 => adc00_disable_cal_freeze_input_reg,
      I5 => \IP2Bus_Data[15]_i_29_2\,
      O => bank15_read(133)
    );
\IP2Bus_Data[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_20_n_0\,
      I1 => bank3_read(193),
      I2 => \IP2Bus_Data[31]_i_3_0\(14),
      I3 => \IP2Bus_Data[31]_i_3_1\(14),
      I4 => bank3_read(192),
      I5 => \IP2Bus_Data[15]_i_29_n_0\,
      O => \IP2Bus_Data[14]_i_7_n_0\
    );
\IP2Bus_Data[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAABAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[1]\,
      I1 => \IP2Bus_Data[15]_i_38_n_0\,
      I2 => \IP2Bus_Data[14]_i_21_n_0\,
      I3 => \IP2Bus_Data[15]_i_39_n_0\,
      I4 => \IP2Bus_Data[14]_i_22_n_0\,
      I5 => \IP2Bus_Data[14]_i_23_n_0\,
      O => \IP2Bus_Data[14]_i_8_n_0\
    );
\IP2Bus_Data[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_7_n_0\,
      I1 => \IP2Bus_Data[14]_i_24_n_0\,
      I2 => \IP2Bus_Data[14]_i_25_n_0\,
      I3 => \IP2Bus_Data[13]_i_8_n_0\,
      I4 => \IP2Bus_Data[14]_i_26_n_0\,
      O => \IP2Bus_Data[14]_i_9_n_0\
    );
\IP2Bus_Data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE2FFE2FFE2E2"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[15]_i_4_n_0\,
      I3 => \IP2Bus_Data[15]_i_5_n_0\,
      I4 => \IP2Bus_Data[15]_i_6_n_0\,
      I5 => \IP2Bus_Data[15]_i_7_n_0\,
      O => \adc0_sample_rate_reg[31]\(15)
    );
\IP2Bus_Data[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040404040"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_31_n_0\,
      I1 => \IP2Bus_Data[0]_i_6_0\,
      I2 => \IP2Bus_Data[15]_i_33_n_0\,
      I3 => \IP2Bus_Data[15]_i_34_n_0\,
      I4 => \IP2Bus_Data[15]_i_35_n_0\,
      I5 => \IP2Bus_Data[15]_i_36_n_0\,
      O => \IP2Bus_Data[15]_i_10_n_0\
    );
\IP2Bus_Data[15]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_12,
      I2 => axi_read_req_r_reg_13,
      I3 => \IP2Bus_Data[15]_i_43_0\,
      I4 => axi_read_req_r_reg_8,
      I5 => \IP2Bus_Data[9]_i_30_0\,
      O => bank15_read(139)
    );
\IP2Bus_Data[15]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_12,
      I2 => axi_read_req_r_reg_13,
      I3 => axi_read_req_r_reg_8,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_RdAck_r_reg(7),
      O => bank15_read(138)
    );
\IP2Bus_Data[15]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(12),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => adc00_disable_cal_freeze_input_reg,
      I5 => \IP2Bus_Data[15]_i_29_2\,
      O => bank11_read(133)
    );
\IP2Bus_Data[15]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(12),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => \IP2Bus_Data[15]_i_43_0\,
      I5 => \IP2Bus_Data[12]_i_25_2\,
      O => bank11_read(139)
    );
\IP2Bus_Data[15]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_read_req_tog_reg,
      I2 => \IP2Bus_Data[15]_i_29_1\,
      I3 => axi_RdAck_r_reg(0),
      I4 => axi_read_req_r_reg_8,
      I5 => axi_RdAck_r_reg(7),
      O => bank3_read(136)
    );
\IP2Bus_Data[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAABAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[1]\,
      I1 => \IP2Bus_Data[15]_i_37_n_0\,
      I2 => \IP2Bus_Data[15]_i_38_n_0\,
      I3 => \IP2Bus_Data[15]_i_39_n_0\,
      I4 => \IP2Bus_Data[15]_i_40_n_0\,
      I5 => \IP2Bus_Data[15]_i_41_n_0\,
      O => \IP2Bus_Data[15]_i_11_n_0\
    );
\IP2Bus_Data[15]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(12),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => adc00_disable_cal_freeze_input_reg,
      I5 => \IP2Bus_Data[15]_i_29_2\,
      O => bank13_read(133)
    );
\IP2Bus_Data[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8AAA8"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_7_n_0\,
      I1 => \IP2Bus_Data[15]_i_42_n_0\,
      I2 => \IP2Bus_Data[15]_i_43_n_0\,
      I3 => \IP2Bus_Data[13]_i_8_n_0\,
      I4 => \IP2Bus_Data[15]_i_44_n_0\,
      O => \IP2Bus_Data[15]_i_12_n_0\
    );
\IP2Bus_Data[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000088C0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_45_n_0\,
      I1 => \IP2Bus_Data[4]_i_23_n_0\,
      I2 => \IP2Bus_Data[15]_i_2_0\(1),
      I3 => \IP2Bus_Data[15]_i_46_n_0\,
      I4 => \IP2Bus_Data[15]_i_47_n_0\,
      I5 => \IP2Bus_Data[15]_i_48_n_0\,
      O => \IP2Bus_Data[15]_i_13_n_0\
    );
\IP2Bus_Data[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => \axi_read_req_r_i_2__1_n_0\,
      O => \IP2Bus_Data[15]_i_14_n_0\
    );
\IP2Bus_Data[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_4,
      I2 => axi_RdAck_r_reg(1),
      I3 => axi_RdAck_r_reg(2),
      I4 => axi_RdAck_r_reg(4),
      I5 => axi_RdAck_r_reg(0),
      O => bank0_read(8)
    );
\IP2Bus_Data[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank0_read(2)
    );
\IP2Bus_Data[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A888AAAA"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_8_n_0\,
      I1 => \IP2Bus_Data[15]_i_49_n_0\,
      I2 => bank9_read(139),
      I3 => \IP2Bus_Data[15]_i_5_1\(15),
      I4 => \IP2Bus_Data[15]_i_51_n_0\,
      I5 => \IP2Bus_Data[15]_i_52_n_0\,
      O => \IP2Bus_Data[15]_i_17_n_0\
    );
\IP2Bus_Data[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(15),
      I2 => \IP2Bus_Data_reg[8]_0\,
      I3 => dac1_do_mon(13),
      I4 => \^bus2ip_addr_reg_reg[16]_4\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[15]_i_18_n_0\
    );
\IP2Bus_Data[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FF08FFF8FFF8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_5_3\,
      I1 => \^bus2ip_addr_reg_reg[16]_5\,
      I2 => bank9_read(131),
      I3 => \^bus2ip_addr_reg_reg[16]_3\,
      I4 => adc00_irq_sync(2),
      I5 => \IP2Bus_Data[15]_i_5_0\(3),
      O => \IP2Bus_Data[15]_i_19_n_0\
    );
\IP2Bus_Data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5510"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_8_n_0\,
      I1 => \IP2Bus_Data[15]_i_9_n_0\,
      I2 => \IP2Bus_Data[15]_i_10_n_0\,
      I3 => \IP2Bus_Data[15]_i_11_n_0\,
      I4 => \IP2Bus_Data[15]_i_12_n_0\,
      I5 => \IP2Bus_Data[15]_i_13_n_0\,
      O => \IP2Bus_Data[15]_i_2_n_0\
    );
\IP2Bus_Data[15]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8FFFF"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_1,
      I2 => adc3_cmn_irq_en_reg,
      I3 => \adc3_sim_level_reg[0]\,
      I4 => \IP2Bus_Data[3]_i_11_n_0\,
      O => \IP2Bus_Data[15]_i_20_n_0\
    );
\IP2Bus_Data[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002AAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_55_n_0\,
      I1 => \IP2Bus_Data[15]_i_5_2\(3),
      I2 => \adc3_slice1_irq_en_reg[2]\,
      I3 => \axi_read_req_r_i_2__4_n_0\,
      I4 => \^bus2ip_addr_reg_reg[16]_5\,
      I5 => \IP2Bus_Data[15]_i_56_n_0\,
      O => \IP2Bus_Data[15]_i_21_n_0\
    );
\IP2Bus_Data[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400FF00F4000000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_57_n_0\,
      I1 => \IP2Bus_Data[15]_i_58_n_0\,
      I2 => \IP2Bus_Data[15]_i_59_n_0\,
      I3 => \IP2Bus_Data[2]_i_17_n_0\,
      I4 => \IP2Bus_Data[31]_i_46_n_0\,
      I5 => \IP2Bus_Data[15]_i_60_n_0\,
      O => \IP2Bus_Data[15]_i_22_n_0\
    );
\IP2Bus_Data[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \^bus2ip_addr_reg_reg[14]_1\,
      I2 => adc1_do_mon(15),
      I3 => \IP2Bus_Data_reg[15]\,
      O => \IP2Bus_Data[15]_i_23_n_0\
    );
\IP2Bus_Data[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => adc3_do_mon(14),
      I1 => \IP2Bus_Data[15]_i_61_n_0\,
      I2 => adc2_do_mon(15),
      I3 => \IP2Bus_Data[4]_i_13_n_0\,
      I4 => \IP2Bus_Data[15]_i_62_n_0\,
      I5 => \IP2Bus_Data[15]_i_63_n_0\,
      O => \IP2Bus_Data[15]_i_24_n_0\
    );
\IP2Bus_Data[15]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_19_n_0\,
      I1 => \IP2Bus_Data[15]_i_64_n_0\,
      I2 => \IP2Bus_Data[15]_i_65_n_0\,
      I3 => \IP2Bus_Data[31]_i_41_n_0\,
      I4 => \IP2Bus_Data[15]_i_66_n_0\,
      O => \IP2Bus_Data[15]_i_25_n_0\
    );
\IP2Bus_Data[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_67_n_0\,
      I1 => \IP2Bus_Data[31]_i_40_n_0\,
      I2 => \IP2Bus_Data[15]_i_68_n_0\,
      I3 => \IP2Bus_Data[31]_i_38_n_0\,
      I4 => bank11_read(129),
      I5 => \IP2Bus_Data[31]_i_18_n_0\,
      O => \IP2Bus_Data[15]_i_26_n_0\
    );
\IP2Bus_Data[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_70_n_0\,
      I1 => \IP2Bus_Data[31]_i_36_n_0\,
      I2 => \IP2Bus_Data[15]_i_71_n_0\,
      I3 => \IP2Bus_Data[15]_i_7_0\(3),
      I4 => \adc3_slice2_irq_en_reg[2]\,
      I5 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[15]_i_27_n_0\
    );
\IP2Bus_Data[15]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(15),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(15),
      O => \IP2Bus_Data[15]_i_28_n_0\
    );
\IP2Bus_Data[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_72_n_0\,
      I1 => bank3_read(192),
      I2 => bank3_read(135),
      I3 => \IP2Bus_Data[15]_i_74_n_0\,
      I4 => bank3_read(138),
      I5 => \IP2Bus_Data[15]_i_75_n_0\,
      O => \IP2Bus_Data[15]_i_29_n_0\
    );
\IP2Bus_Data[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_76_n_0\,
      I1 => dac1_common_stat(15),
      I2 => bank3_read(138),
      I3 => bank3_read(139),
      I4 => \IP2Bus_Data[15]_i_9_0\(15),
      I5 => \IP2Bus_Data[15]_i_36_n_0\,
      O => \IP2Bus_Data[15]_i_30_n_0\
    );
\IP2Bus_Data[15]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => adc3_restart_reg,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I4 => \IP2Bus_Data[0]_i_23_0\,
      O => \IP2Bus_Data[15]_i_31_n_0\
    );
\IP2Bus_Data[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_6\(0),
      I1 => \IP2Bus_Data[15]_i_77_n_0\,
      I2 => bank3_read(129),
      I3 => bank3_read(134),
      I4 => \IP2Bus_Data[15]_i_39_n_0\,
      I5 => \IP2Bus_Data[15]_i_80_n_0\,
      O => \IP2Bus_Data[15]_i_33_n_0\
    );
\IP2Bus_Data[15]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => bank3_read(192),
      I1 => bank3_read(193),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I3 => \adc3_multi_band_reg[0]\,
      O => \IP2Bus_Data[15]_i_34_n_0\
    );
\IP2Bus_Data[15]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => bank3_read(138),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[15]_i_35_n_0\
    );
\IP2Bus_Data[15]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => axi_read_req_r_reg_11,
      I3 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_36_n_0\
    );
\IP2Bus_Data[15]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77300000"
    )
        port map (
      I0 => dac10_irq_sync(1),
      I1 => \IP2Bus_Data[15]_i_11_0\(1),
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => axi_read_req_r_reg_5,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      O => \IP2Bus_Data[15]_i_37_n_0\
    );
\IP2Bus_Data[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_81_n_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => adc3_cmn_irq_en_reg,
      I3 => \IP2Bus_Data[15]_i_82_n_0\,
      I4 => \IP2Bus_Data[15]_i_31_n_0\,
      I5 => \IP2Bus_Data[0]_i_6_0\,
      O => \IP2Bus_Data[15]_i_38_n_0\
    );
\IP2Bus_Data[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_29_2\,
      I1 => \IP2Bus_Data[15]_i_43_0\,
      I2 => axi_read_req_r_reg_6,
      I3 => axi_read_req_r_reg_7,
      I4 => axi_read_req_tog_reg,
      I5 => \axi_read_req_r_i_2__6_n_0\,
      O => \IP2Bus_Data[15]_i_39_n_0\
    );
\IP2Bus_Data[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_14_n_0\,
      I1 => bank0_read(8),
      I2 => bank0_read(2),
      I3 => \IP2Bus_Data_reg[15]_1\(15),
      O => \IP2Bus_Data[15]_i_4_n_0\
    );
\IP2Bus_Data[15]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77300000"
    )
        port map (
      I0 => dac11_irq_sync(1),
      I1 => \IP2Bus_Data[15]_i_11_2\(1),
      I2 => \adc3_slice1_irq_en_reg[2]\,
      I3 => \IP2Bus_Data[15]_i_48_0\,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      O => \IP2Bus_Data[15]_i_40_n_0\
    );
\IP2Bus_Data[15]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEE0000EEEE0000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_48_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \IP2Bus_Data[15]_i_11_1\(1),
      I3 => dac12_irq_sync(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I5 => axi_read_req_r_reg_2,
      O => \IP2Bus_Data[15]_i_41_n_0\
    );
\IP2Bus_Data[15]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAC0C0C0CAC0C0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_85_n_0\,
      I1 => \IP2Bus_Data[15]_i_45_0\(1),
      I2 => bank1_read(135),
      I3 => bank1_read(136),
      I4 => \IP2Bus_Data[15]_i_12_1\(1),
      I5 => dac03_irq_sync(1),
      O => \IP2Bus_Data[15]_i_42_n_0\
    );
\IP2Bus_Data[15]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400040"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(15),
      I2 => bank1_read(139),
      I3 => bank1_read(138),
      I4 => dac0_common_stat(15),
      O => \IP2Bus_Data[15]_i_43_n_0\
    );
\IP2Bus_Data[15]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(15),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(15),
      O => \IP2Bus_Data[15]_i_44_n_0\
    );
\IP2Bus_Data[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEA0A2A0AEA0A2A"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_88_n_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \axi_read_req_r_i_2__5_n_0\,
      I3 => \IP2Bus_Data[15]_i_48_0\,
      I4 => \IP2Bus_Data[15]_i_13_0\(1),
      I5 => dac01_irq_sync(1),
      O => \IP2Bus_Data[15]_i_45_n_0\
    );
\IP2Bus_Data[15]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \adc3_slice0_irq_en_reg[2]\,
      I1 => axi_read_req_r_reg_5,
      I2 => \axi_read_req_r_i_2__5_n_0\,
      O => \IP2Bus_Data[15]_i_46_n_0\
    );
\IP2Bus_Data[15]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => axi_read_req_r_reg_5,
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => dac00_irq_sync(1),
      O => \IP2Bus_Data[15]_i_47_n_0\
    );
\IP2Bus_Data[15]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDF5F5DDDD5555"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_36_n_0\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \IP2Bus_Data[31]_i_48_n_0\,
      I3 => axi_read_req_r_reg_2,
      I4 => \axi_read_req_r_i_2__5_n_0\,
      I5 => \IP2Bus_Data[15]_i_46_n_0\,
      O => \IP2Bus_Data[15]_i_48_n_0\
    );
\IP2Bus_Data[15]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_26_n_0\,
      I1 => \IP2Bus_Data_reg[31]_1\(15),
      I2 => bank9_read(193),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_0\(15),
      O => \IP2Bus_Data[15]_i_49_n_0\
    );
\IP2Bus_Data[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111110FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_17_n_0\,
      I1 => \IP2Bus_Data[15]_i_18_n_0\,
      I2 => \IP2Bus_Data[15]_i_19_n_0\,
      I3 => \IP2Bus_Data[15]_i_20_n_0\,
      I4 => \IP2Bus_Data[15]_i_21_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \IP2Bus_Data[15]_i_5_n_0\
    );
\IP2Bus_Data[15]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(11),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => \IP2Bus_Data[15]_i_43_0\,
      I5 => \IP2Bus_Data[12]_i_25_2\,
      O => bank9_read(139)
    );
\IP2Bus_Data[15]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_18_0\,
      I1 => \axi_read_req_r_i_2__4_n_0\,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => axi_read_req_r_reg_11,
      O => \IP2Bus_Data[15]_i_51_n_0\
    );
\IP2Bus_Data[15]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F111F1FFFF11F1"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_28_n_0\,
      I1 => adc0_common_stat(15),
      I2 => \IP2Bus_Data[15]_i_91_n_0\,
      I3 => \IP2Bus_Data[15]_i_17_0\(3),
      I4 => \^bus2ip_addr_reg_reg[16]_8\,
      I5 => adc03_irq_sync(2),
      O => \IP2Bus_Data[15]_i_52_n_0\
    );
\IP2Bus_Data[15]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank9_read(131)
    );
\IP2Bus_Data[15]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57FFDFFFFFFFFF"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => \adc3_slice2_irq_en_reg[2]\,
      I3 => \adc3_slice1_irq_en_reg[2]\,
      I4 => adc02_irq_sync(2),
      I5 => \IP2Bus_Data[15]_i_21_0\(3),
      O => \IP2Bus_Data[15]_i_55_n_0\
    );
\IP2Bus_Data[15]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_3\,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => \axi_read_req_r_i_2__4_n_0\,
      O => \IP2Bus_Data[15]_i_56_n_0\
    );
\IP2Bus_Data[15]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(15),
      I2 => \IP2Bus_Data[31]_i_7_3\(15),
      I3 => bank13_read(192),
      O => \IP2Bus_Data[15]_i_57_n_0\
    );
\IP2Bus_Data[15]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222222000"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_33_n_0\,
      I1 => \IP2Bus_Data[12]_i_32_n_0\,
      I2 => \adc3_multi_band_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => bank13_read(193),
      I5 => bank13_read(192),
      O => \IP2Bus_Data[15]_i_58_n_0\
    );
\IP2Bus_Data[15]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44555555440F0F0F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_92_n_0\,
      I1 => \IP2Bus_Data[15]_i_22_1\(3),
      I2 => \IP2Bus_Data[15]_i_93_n_0\,
      I3 => \adc3_slice2_irq_en_reg[2]\,
      I4 => \^bus2ip_addr_reg_reg[15]\,
      I5 => \IP2Bus_Data[15]_i_94_n_0\,
      O => \IP2Bus_Data[15]_i_59_n_0\
    );
\IP2Bus_Data[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3233323332333230"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_22_n_0\,
      I1 => \IP2Bus_Data[15]_i_23_n_0\,
      I2 => \IP2Bus_Data_reg[15]\,
      I3 => \IP2Bus_Data_reg[15]_0\,
      I4 => \IP2Bus_Data[15]_i_24_n_0\,
      I5 => \IP2Bus_Data[15]_i_25_n_0\,
      O => \IP2Bus_Data[15]_i_6_n_0\
    );
\IP2Bus_Data[15]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF008A8A"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_95_n_0\,
      I1 => adc20_irq_sync(2),
      I2 => \^bus2ip_addr_reg_reg[14]_3\,
      I3 => \IP2Bus_Data[15]_i_22_0\(3),
      I4 => \IP2Bus_Data[31]_i_54_n_0\,
      I5 => \IP2Bus_Data[15]_i_96_n_0\,
      O => \IP2Bus_Data[15]_i_60_n_0\
    );
\IP2Bus_Data[15]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(11),
      I2 => axi_RdAck_r_reg(13),
      I3 => axi_RdAck_r_reg(14),
      I4 => axi_RdAck_r_reg(10),
      I5 => Bus2IP_RdCE,
      O => \IP2Bus_Data[15]_i_61_n_0\
    );
\IP2Bus_Data[15]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABABAFF"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_41_n_0\,
      I1 => adc30_irq_sync(2),
      I2 => \^bus2ip_addr_reg_reg[11]_0\,
      I3 => \IP2Bus_Data[31]_i_50_n_0\,
      I4 => \IP2Bus_Data[15]_i_24_0\(3),
      I5 => \IP2Bus_Data[12]_i_39_n_0\,
      O => \IP2Bus_Data[15]_i_62_n_0\
    );
\IP2Bus_Data[15]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0E4404FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_51_n_0\,
      I1 => \IP2Bus_Data[15]_i_97_n_0\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\(1),
      I3 => adc31_irq_sync(2),
      I4 => \IP2Bus_Data[15]_i_24_1\(3),
      I5 => \IP2Bus_Data[31]_i_50_n_0\,
      O => \IP2Bus_Data[15]_i_63_n_0\
    );
\IP2Bus_Data[15]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCA000CCCCA0A0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_98_n_0\,
      I1 => \IP2Bus_Data[15]_i_63_0\(3),
      I2 => \IP2Bus_Data[15]_i_25_1\(3),
      I3 => adc33_irq_sync(2),
      I4 => bank15_read(135),
      I5 => \^bus2ip_addr_reg_reg[11]_1\,
      O => \IP2Bus_Data[15]_i_64_n_0\
    );
\IP2Bus_Data[15]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_44_n_0\,
      I1 => \IP2Bus_Data[15]_i_25_0\(15),
      I2 => bank15_read(139),
      I3 => bank15_read(138),
      I4 => adc3_common_stat(15),
      O => \IP2Bus_Data[15]_i_65_n_0\
    );
\IP2Bus_Data[15]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(15),
      I2 => \IP2Bus_Data[31]_i_7_0\(15),
      I3 => bank15_read(192),
      O => \IP2Bus_Data[15]_i_66_n_0\
    );
\IP2Bus_Data[15]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A088AF88AF88AF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_26_1\(3),
      I1 => adc11_irq_sync(2),
      I2 => bank11_read(133),
      I3 => \^bus2ip_addr_reg_reg[15]_1\(2),
      I4 => \^bus2ip_addr_reg_reg[15]_1\(3),
      I5 => \IP2Bus_Data[15]_i_26_2\,
      O => \IP2Bus_Data[15]_i_67_n_0\
    );
\IP2Bus_Data[15]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F2F0F0FFF2F0F0F"
    )
        port map (
      I0 => \adc3_slice0_irq_en_reg[2]\,
      I1 => \IP2Bus_Data[15]_i_26_0\(2),
      I2 => \IP2Bus_Data_reg[31]\,
      I3 => axi_read_req_r_reg_5,
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      I5 => adc10_irq_sync(1),
      O => \IP2Bus_Data[15]_i_68_n_0\
    );
\IP2Bus_Data[15]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_0\,
      I1 => adc3_cmn_irq_en_reg,
      O => bank11_read(129)
    );
\IP2Bus_Data[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54545554FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_26_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => \IP2Bus_Data[15]_i_27_n_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      I4 => \IP2Bus_Data[15]_i_28_n_0\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[15]_i_7_n_0\
    );
\IP2Bus_Data[15]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => adc1_common_stat(15),
      I1 => bank11_read(138),
      I2 => bank11_read(139),
      I3 => \IP2Bus_Data[15]_i_27_0\(15),
      O => \IP2Bus_Data[15]_i_70_n_0\
    );
\IP2Bus_Data[15]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5044000000000000"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      I2 => adc13_irq_sync(2),
      I3 => axi_read_req_r_reg_11,
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      I5 => \IP2Bus_Data[15]_i_27_1\(3),
      O => \IP2Bus_Data[15]_i_71_n_0\
    );
\IP2Bus_Data[15]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A0000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_29_0\,
      I1 => \IP2Bus_Data[9]_i_30_0\,
      I2 => \IP2Bus_Data[12]_i_25_0\,
      I3 => \IP2Bus_Data[15]_i_29_1\,
      I4 => axi_read_req_tog_reg,
      I5 => \axi_read_req_r_i_2__6_n_0\,
      O => \IP2Bus_Data[15]_i_72_n_0\
    );
\IP2Bus_Data[15]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_read_req_tog_reg,
      I2 => \IP2Bus_Data[15]_i_29_2\,
      I3 => axi_RdAck_r_reg(4),
      I4 => axi_RdAck_r_reg(2),
      I5 => axi_RdAck_r_reg(1),
      O => bank3_read(135)
    );
\IP2Bus_Data[15]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(7),
      I1 => axi_read_req_r_reg_8,
      I2 => \IP2Bus_Data[15]_i_29_1\,
      I3 => axi_read_req_tog_reg,
      I4 => \axi_read_req_r_i_2__6_n_0\,
      O => \IP2Bus_Data[15]_i_74_n_0\
    );
\IP2Bus_Data[15]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_25_1\,
      I1 => adc00_disable_cal_freeze_input_reg,
      I2 => \IP2Bus_Data[12]_i_25_2\,
      I3 => \IP2Bus_Data[15]_i_43_0\,
      I4 => axi_read_req_tog_reg,
      I5 => \axi_read_req_r_i_2__6_n_0\,
      O => \IP2Bus_Data[15]_i_75_n_0\
    );
\IP2Bus_Data[15]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAC0C0C0CAC0C0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_74_n_0\,
      I1 => \IP2Bus_Data[15]_i_11_1\(1),
      I2 => bank3_read(135),
      I3 => bank3_read(136),
      I4 => \IP2Bus_Data[15]_i_30_0\(1),
      I5 => dac13_irq_sync(1),
      O => \IP2Bus_Data[15]_i_76_n_0\
    );
\IP2Bus_Data[15]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg_3,
      I1 => axi_read_req_r_reg_4,
      I2 => \IP2Bus_Data[16]_i_16_0\,
      I3 => \IP2Bus_Data[12]_i_25_0\,
      I4 => axi_read_req_tog_reg,
      I5 => \axi_read_req_r_i_2__6_n_0\,
      O => \IP2Bus_Data[15]_i_77_n_0\
    );
\IP2Bus_Data[15]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(11),
      I3 => axi_RdAck_r_reg(12),
      I4 => \IP2Bus_Data[15]_i_29_1\,
      I5 => \IP2Bus_Data[15]_i_29_2\,
      O => bank3_read(129)
    );
\IP2Bus_Data[15]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_read_req_tog_reg,
      I2 => axi_read_req_r_reg_6,
      I3 => axi_RdAck_r_reg(4),
      I4 => axi_RdAck_r_reg(2),
      I5 => \IP2Bus_Data[15]_i_33_0\,
      O => bank3_read(134)
    );
\IP2Bus_Data[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(15),
      I3 => \IP2Bus_Data_reg[1]\,
      O => \IP2Bus_Data[15]_i_8_n_0\
    );
\IP2Bus_Data[15]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => adc00_disable_cal_freeze_input_reg,
      I1 => axi_RdAck_r_reg(7),
      I2 => axi_read_req_r_reg_9,
      I3 => axi_read_req_tog_reg,
      I4 => \axi_read_req_r_i_2__6_n_0\,
      O => \IP2Bus_Data[15]_i_80_n_0\
    );
\IP2Bus_Data[15]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => axi_read_req_r_reg_1,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => axi_RdAck_r_reg_0,
      O => \IP2Bus_Data[15]_i_81_n_0\
    );
\IP2Bus_Data[15]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_48_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => axi_read_req_r_reg_5,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I5 => axi_read_req_r_reg_2,
      O => \IP2Bus_Data[15]_i_82_n_0\
    );
\IP2Bus_Data[15]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => axi_read_req_r_reg_11,
      I2 => \axi_read_req_r_i_2__5_n_0\,
      O => \IP2Bus_Data[15]_i_85_n_0\
    );
\IP2Bus_Data[15]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__5_n_0\,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank1_read(135)
    );
\IP2Bus_Data[15]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__5_n_0\,
      I1 => axi_read_req_r_reg_11,
      O => bank1_read(136)
    );
\IP2Bus_Data[15]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => dac02_irq_sync(1),
      I3 => \IP2Bus_Data[15]_i_45_0\(1),
      O => \IP2Bus_Data[15]_i_88_n_0\
    );
\IP2Bus_Data[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F77FFFF"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(15),
      I2 => \IP2Bus_Data[31]_i_3_1\(15),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[15]_i_29_n_0\,
      I5 => \IP2Bus_Data[15]_i_30_n_0\,
      O => \IP2Bus_Data[15]_i_9_n_0\
    );
\IP2Bus_Data[15]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => axi_read_req_r_reg_11,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      I2 => \axi_read_req_r_i_2__4_n_0\,
      O => \IP2Bus_Data[15]_i_91_n_0\
    );
\IP2Bus_Data[15]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00337333"
    )
        port map (
      I0 => adc23_irq_sync(2),
      I1 => \IP2Bus_Data[15]_i_59_1\(3),
      I2 => axi_read_req_r_reg_11,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => \adc3_slice2_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_92_n_0\
    );
\IP2Bus_Data[15]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank13_read(139),
      I1 => \IP2Bus_Data[15]_i_59_0\(15),
      I2 => adc2_common_stat(15),
      I3 => bank13_read(138),
      O => \IP2Bus_Data[15]_i_93_n_0\
    );
\IP2Bus_Data[15]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => axi_read_req_r_reg_11,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[15]\,
      O => \IP2Bus_Data[15]_i_94_n_0\
    );
\IP2Bus_Data[15]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888AAAA888800F0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_60_0\(3),
      I1 => adc21_irq_sync(2),
      I2 => \^bus2ip_addr_reg_reg[14]_6\,
      I3 => \IP2Bus_Data[15]_i_60_1\,
      I4 => \^bus2ip_addr_reg_reg[14]_7\,
      I5 => bank13_read(133),
      O => \IP2Bus_Data[15]_i_95_n_0\
    );
\IP2Bus_Data[15]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => axi_RdAck_r_reg_0,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => axi_read_req_r_reg_1,
      O => \IP2Bus_Data[15]_i_96_n_0\
    );
\IP2Bus_Data[15]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => adc32_irq_sync(1),
      I3 => \IP2Bus_Data[15]_i_63_0\(3),
      O => \IP2Bus_Data[15]_i_97_n_0\
    );
\IP2Bus_Data[15]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => axi_read_req_r_reg_11,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[15]_i_98_n_0\
    );
\IP2Bus_Data[15]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank15_read(135)
    );
\IP2Bus_Data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_2_n_0\,
      I1 => \IP2Bus_Data[16]_i_3_n_0\,
      I2 => \IP2Bus_Data[16]_i_4_n_0\,
      I3 => \IP2Bus_Data[31]_i_8_n_0\,
      I4 => \IP2Bus_Data[16]_i_5_n_0\,
      I5 => \IP2Bus_Data[16]_i_6_n_0\,
      O => \adc0_sample_rate_reg[31]\(16)
    );
\IP2Bus_Data[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(16),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(16),
      O => \IP2Bus_Data[16]_i_10_n_0\
    );
\IP2Bus_Data[16]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_0\(16),
      I1 => bank3_read(193),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(16),
      I4 => \IP2Bus_Data[31]_i_30_n_0\,
      O => \IP2Bus_Data[16]_i_11_n_0\
    );
\IP2Bus_Data[16]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_timeout_en_reg_0,
      I2 => axi_RdAck_r_reg(6),
      I3 => axi_RdAck_r_reg(5),
      I4 => axi_RdAck_r_reg(3),
      O => bank0_read(41)
    );
\IP2Bus_Data[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_14,
      I2 => axi_RdAck_r_reg(7),
      I3 => axi_RdAck_r_reg(6),
      I4 => axi_RdAck_r_reg(5),
      I5 => axi_RdAck_r_reg(3),
      O => bank0_read(40)
    );
\IP2Bus_Data[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(3),
      I1 => axi_RdAck_r_reg(5),
      I2 => axi_RdAck_r_reg(6),
      I3 => axi_timeout_en_reg_0,
      I4 => \axi_read_req_r_i_2__1_n_0\,
      I5 => \IP2Bus_Data[16]_i_17_n_0\,
      O => \IP2Bus_Data[16]_i_14_n_0\
    );
\IP2Bus_Data[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_7,
      I2 => axi_RdAck_r_reg(7),
      I3 => axi_RdAck_r_reg(3),
      I4 => axi_RdAck_r_reg(6),
      I5 => axi_RdAck_r_reg(5),
      O => bank0_read(42)
    );
\IP2Bus_Data[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080808080808"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]\,
      I1 => \IP2Bus_Data[4]_i_7_n_0\,
      I2 => \IP2Bus_Data[4]_i_9_n_0\,
      I3 => bank0_read(42),
      I4 => \IP2Bus_Data[16]_i_18_n_0\,
      I5 => \IP2Bus_Data[16]_i_19_n_0\,
      O => \IP2Bus_Data[16]_i_16_n_0\
    );
\IP2Bus_Data[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080F000F000F000"
    )
        port map (
      I0 => axi_RdAck_r_reg(2),
      I1 => axi_RdAck_r_reg(4),
      I2 => \axi_read_req_r_i_2__1_n_0\,
      I3 => \IP2Bus_Data[31]_i_28_1\,
      I4 => axi_read_req_r_reg_4,
      I5 => axi_RdAck_r_reg(1),
      O => \IP2Bus_Data[16]_i_17_n_0\
    );
\IP2Bus_Data[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555515FFFFFFFF"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => axi_timeout_en_reg_0,
      I2 => axi_RdAck_r_reg(6),
      I3 => axi_RdAck_r_reg(3),
      I4 => axi_RdAck_r_reg(5),
      I5 => \axi_read_req_r_i_2__1_n_0\,
      O => \IP2Bus_Data[16]_i_18_n_0\
    );
\IP2Bus_Data[16]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0313333303333333"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_16_0\,
      I1 => \IP2Bus_Data[16]_i_17_n_0\,
      I2 => \axi_read_req_r_i_2__1_n_0\,
      I3 => axi_timeout_en_reg_0,
      I4 => \IP2Bus_Data[31]_i_28_0\,
      I5 => axi_RdAck_r_reg(3),
      O => \IP2Bus_Data[16]_i_19_n_0\
    );
\IP2Bus_Data[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_21_n_0\,
      I1 => \IP2Bus_Data[16]_i_7_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[16]_i_2_n_0\
    );
\IP2Bus_Data[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDD0"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_17_n_0\,
      I1 => \IP2Bus_Data[16]_i_8_n_0\,
      I2 => \IP2Bus_Data[29]_i_10_n_0\,
      I3 => \IP2Bus_Data[16]_i_9_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[16]_i_3_n_0\
    );
\IP2Bus_Data[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(16),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(16),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[16]_i_4_n_0\
    );
\IP2Bus_Data[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[19]\,
      I1 => \IP2Bus_Data[31]_i_12_n_0\,
      I2 => \IP2Bus_Data[16]_i_10_n_0\,
      I3 => \IP2Bus_Data[16]_i_11_n_0\,
      O => \IP2Bus_Data[16]_i_5_n_0\
    );
\IP2Bus_Data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFAAAEAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[20]_i_7_n_0\,
      I1 => bank0_read(41),
      I2 => bank0_read(40),
      I3 => \IP2Bus_Data[16]_i_14_n_0\,
      I4 => bank0_read(42),
      I5 => \IP2Bus_Data[16]_i_16_n_0\,
      O => \IP2Bus_Data[16]_i_6_n_0\
    );
\IP2Bus_Data[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(16),
      I2 => \IP2Bus_Data[31]_i_7_0\(16),
      I3 => bank15_read(192),
      O => \IP2Bus_Data[16]_i_7_n_0\
    );
\IP2Bus_Data[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(16),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(16),
      O => \IP2Bus_Data[16]_i_8_n_0\
    );
\IP2Bus_Data[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(16),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(16),
      O => \IP2Bus_Data[16]_i_9_n_0\
    );
\IP2Bus_Data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_2_n_0\,
      I1 => \IP2Bus_Data[17]_i_3_n_0\,
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data[17]_i_5_n_0\,
      I4 => \IP2Bus_Data[17]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \adc0_sample_rate_reg[31]\(17)
    );
\IP2Bus_Data[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(17),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(17),
      O => \IP2Bus_Data[17]_i_10_n_0\
    );
\IP2Bus_Data[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => axi_RdAck_r_reg(3),
      I1 => \IP2Bus_Data[31]_i_28_0\,
      I2 => axi_timeout_en_reg_0,
      I3 => \axi_read_req_r_i_2__1_n_0\,
      I4 => \IP2Bus_Data[16]_i_17_n_0\,
      I5 => \IP2Bus_Data[16]_i_16_0\,
      O => \IP2Bus_Data[17]_i_11_n_0\
    );
\IP2Bus_Data[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_7_n_0\,
      I1 => \IP2Bus_Data[17]_i_8_n_0\,
      I2 => \IP2Bus_Data[31]_i_12_n_0\,
      I3 => \IP2Bus_Data[17]_i_9_n_0\,
      I4 => \IP2Bus_Data_reg[19]\,
      O => \IP2Bus_Data[17]_i_2_n_0\
    );
\IP2Bus_Data[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_21_n_0\,
      I1 => \IP2Bus_Data[17]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[17]_i_3_n_0\
    );
\IP2Bus_Data[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(17),
      I1 => bank11_read(193),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_1\(17),
      I4 => \IP2Bus_Data[30]_i_17_n_0\,
      O => \IP2Bus_Data[17]_i_4_n_0\
    );
\IP2Bus_Data[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data[31]_i_7_3\(17),
      I2 => bank13_read(192),
      I3 => bank13_read(193),
      I4 => \IP2Bus_Data[31]_i_7_2\(17),
      I5 => \IP2Bus_Data[29]_i_10_n_0\,
      O => \IP2Bus_Data[17]_i_5_n_0\
    );
\IP2Bus_Data[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(17),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(17),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[17]_i_6_n_0\
    );
\IP2Bus_Data[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888800000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => adc3_reset_reg,
      I2 => \IP2Bus_Data[17]_i_11_n_0\,
      I3 => \IP2Bus_Data[4]_i_9_n_0\,
      I4 => \IP2Bus_Data[4]_i_7_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[17]_i_7_n_0\
    );
\IP2Bus_Data[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(17),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(17),
      O => \IP2Bus_Data[17]_i_8_n_0\
    );
\IP2Bus_Data[17]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(17),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_1\(17),
      O => \IP2Bus_Data[17]_i_9_n_0\
    );
\IP2Bus_Data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF510000"
    )
        port map (
      I0 => \IP2Bus_Data[18]_i_2_n_0\,
      I1 => \IP2Bus_Data[18]_i_3_n_0\,
      I2 => \IP2Bus_Data[18]_i_4_n_0\,
      I3 => \IP2Bus_Data[18]_i_5_n_0\,
      I4 => \IP2Bus_Data[31]_i_8_n_0\,
      I5 => \IP2Bus_Data[18]_i_6_n_0\,
      O => \adc0_sample_rate_reg[31]\(18)
    );
\IP2Bus_Data[18]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(18),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_1\(18),
      O => \IP2Bus_Data[18]_i_10_n_0\
    );
\IP2Bus_Data[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_21_n_0\,
      I1 => \IP2Bus_Data[18]_i_7_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[18]_i_2_n_0\
    );
\IP2Bus_Data[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(18),
      I1 => bank11_read(193),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_1\(18),
      I4 => \IP2Bus_Data[30]_i_17_n_0\,
      O => \IP2Bus_Data[18]_i_3_n_0\
    );
\IP2Bus_Data[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data[31]_i_7_3\(18),
      I2 => bank13_read(192),
      I3 => bank13_read(193),
      I4 => \IP2Bus_Data[31]_i_7_2\(18),
      I5 => \IP2Bus_Data[29]_i_10_n_0\,
      O => \IP2Bus_Data[18]_i_4_n_0\
    );
\IP2Bus_Data[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(18),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(18),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[18]_i_5_n_0\
    );
\IP2Bus_Data[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF88888888888"
    )
        port map (
      I0 => bank0_read(0),
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[18]_i_9_n_0\,
      I3 => \IP2Bus_Data[31]_i_12_n_0\,
      I4 => \IP2Bus_Data[18]_i_10_n_0\,
      I5 => \IP2Bus_Data_reg[19]\,
      O => \IP2Bus_Data[18]_i_6_n_0\
    );
\IP2Bus_Data[18]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(18),
      I2 => \IP2Bus_Data[31]_i_7_0\(18),
      I3 => bank15_read(192),
      O => \IP2Bus_Data[18]_i_7_n_0\
    );
\IP2Bus_Data[18]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => adc3_reset_reg,
      O => bank0_read(0)
    );
\IP2Bus_Data[18]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(18),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(18),
      O => \IP2Bus_Data[18]_i_9_n_0\
    );
\IP2Bus_Data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \IP2Bus_Data[19]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[19]\,
      I2 => \IP2Bus_Data_reg[3]\,
      I3 => \IP2Bus_Data[19]_i_3_n_0\,
      I4 => \IP2Bus_Data[19]_i_4_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \adc0_sample_rate_reg[31]\(19)
    );
\IP2Bus_Data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(19),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(19),
      I4 => \IP2Bus_Data[31]_i_12_n_0\,
      I5 => \IP2Bus_Data[19]_i_5_n_0\,
      O => \IP2Bus_Data[19]_i_2_n_0\
    );
\IP2Bus_Data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD00000DDD0DDD0"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_17_n_0\,
      I1 => \IP2Bus_Data[19]_i_6_n_0\,
      I2 => \IP2Bus_Data[29]_i_10_n_0\,
      I3 => \IP2Bus_Data[19]_i_7_n_0\,
      I4 => \IP2Bus_Data[19]_i_8_n_0\,
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[19]_i_3_n_0\
    );
\IP2Bus_Data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(19),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(19),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[19]_i_4_n_0\
    );
\IP2Bus_Data[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2808080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(19),
      I3 => \IP2Bus_Data[31]_i_3_0\(19),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[19]_i_5_n_0\
    );
\IP2Bus_Data[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(19),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(19),
      O => \IP2Bus_Data[19]_i_6_n_0\
    );
\IP2Bus_Data[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(19),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(19),
      O => \IP2Bus_Data[19]_i_7_n_0\
    );
\IP2Bus_Data[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_1\(19),
      I1 => bank15_read(193),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(19),
      I4 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[19]_i_8_n_0\
    );
\IP2Bus_Data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEEEFEEEE"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_2_n_0\,
      I1 => \IP2Bus_Data[1]_i_3_n_0\,
      I2 => \IP2Bus_Data[1]_i_4_n_0\,
      I3 => \IP2Bus_Data[1]_i_5_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      I5 => \IP2Bus_Data[1]_i_6_n_0\,
      O => \adc0_sample_rate_reg[31]\(1)
    );
\IP2Bus_Data[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777F3F333F3"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_24_n_0\,
      I1 => \IP2Bus_Data[3]_i_59_n_0\,
      I2 => \IP2Bus_Data[1]_i_25_n_0\,
      I3 => dac01_irq_en,
      I4 => \IP2Bus_Data[2]_i_51_n_0\,
      I5 => \IP2Bus_Data[31]_i_29_n_0\,
      O => \IP2Bus_Data[1]_i_10_n_0\
    );
\IP2Bus_Data[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F222FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_23_0\(1),
      I1 => \IP2Bus_Data[2]_i_52_n_0\,
      I2 => \IP2Bus_Data[2]_i_53_n_0\,
      I3 => \IP2Bus_Data[1]_i_3_0\,
      I4 => bank1_read(0),
      I5 => \IP2Bus_Data_reg[13]\,
      O => \IP2Bus_Data[1]_i_11_n_0\
    );
\IP2Bus_Data[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FF45FF454545"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_27_n_0\,
      I1 => \IP2Bus_Data[3]_i_27_n_0\,
      I2 => \IP2Bus_Data[7]_i_4_0\(1),
      I3 => \axi_read_req_r_i_2__4_n_0\,
      I4 => adc3_reset_reg,
      I5 => adc3_restart_reg,
      O => \IP2Bus_Data[1]_i_12_n_0\
    );
\IP2Bus_Data[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_9_n_0\,
      I1 => \IP2Bus_Data[12]_i_28_n_0\,
      I2 => adc0_common_stat(1),
      I3 => \IP2Bus_Data[1]_i_28_n_0\,
      I4 => \IP2Bus_Data[12]_i_9_n_0\,
      I5 => \IP2Bus_Data[1]_i_29_n_0\,
      O => \IP2Bus_Data[1]_i_13_n_0\
    );
\IP2Bus_Data[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_30_n_0\,
      I1 => \IP2Bus_Data[1]_i_31_n_0\,
      I2 => \IP2Bus_Data[1]_i_4_0\(1),
      I3 => \axi_read_req_r_i_2__4_n_0\,
      I4 => \adc3_sim_level_reg[0]\,
      I5 => \IP2Bus_Data[3]_i_11_n_0\,
      O => \IP2Bus_Data[1]_i_14_n_0\
    );
\IP2Bus_Data[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A2A2AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_32_n_0\,
      I1 => \IP2Bus_Data[12]_i_44_n_0\,
      I2 => \IP2Bus_Data[1]_i_33_n_0\,
      I3 => \IP2Bus_Data[1]_i_34_n_0\,
      I4 => \IP2Bus_Data[31]_i_41_n_0\,
      I5 => \IP2Bus_Data[1]_i_35_n_0\,
      O => \IP2Bus_Data[1]_i_15_n_0\
    );
\IP2Bus_Data[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440444"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_55_n_0\,
      I1 => \IP2Bus_Data[0]_i_14_0\(0),
      I2 => adc3_reset_reg,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \IP2Bus_Data[11]_i_20_n_0\,
      I5 => \IP2Bus_Data[3]_i_5_1\(1),
      O => \IP2Bus_Data[1]_i_16_n_0\
    );
\IP2Bus_Data[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_61_n_0\,
      I1 => adc3_do_mon(1),
      I2 => \IP2Bus_Data[4]_i_13_n_0\,
      I3 => adc2_do_mon(1),
      O => \IP2Bus_Data[1]_i_17_n_0\
    );
\IP2Bus_Data[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0EEEEEEEE"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_36_n_0\,
      I1 => bank13_read(0),
      I2 => \IP2Bus_Data[1]_i_38_n_0\,
      I3 => \IP2Bus_Data[1]_i_39_n_0\,
      I4 => \IP2Bus_Data[13]_i_33_n_0\,
      I5 => \IP2Bus_Data[2]_i_17_n_0\,
      O => \IP2Bus_Data[1]_i_18_n_0\
    );
\IP2Bus_Data[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEEEFEFEFEF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_40_n_0\,
      I1 => \IP2Bus_Data[1]_i_41_n_0\,
      I2 => \IP2Bus_Data[12]_i_15_n_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      I4 => \IP2Bus_Data[1]_i_42_n_0\,
      I5 => \IP2Bus_Data[1]_i_43_n_0\,
      O => \IP2Bus_Data[1]_i_19_n_0\
    );
\IP2Bus_Data[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[15]_1\(1),
      I2 => \IP2Bus_Data[1]_i_7_n_0\,
      I3 => \IP2Bus_Data[16]_i_16_n_0\,
      O => \IP2Bus_Data[1]_i_2_n_0\
    );
\IP2Bus_Data[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_44_n_0\,
      I1 => \IP2Bus_Data[1]_i_45_n_0\,
      I2 => bank3_read(139),
      I3 => \IP2Bus_Data[15]_i_9_0\(1),
      I4 => bank3_read(138),
      O => \IP2Bus_Data[1]_i_20_n_0\
    );
\IP2Bus_Data[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => dac1_common_stat(1),
      I1 => bank3_read(138),
      I2 => \IP2Bus_Data[15]_i_36_n_0\,
      I3 => \IP2Bus_Data[15]_i_33_n_0\,
      O => \IP2Bus_Data[1]_i_21_n_0\
    );
\IP2Bus_Data[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD0D00DDDD0DDD"
    )
        port map (
      I0 => dac11_irq_en,
      I1 => \IP2Bus_Data[4]_i_35_n_0\,
      I2 => \IP2Bus_Data[1]_i_9_0\(1),
      I3 => bank3_read(64),
      I4 => \IP2Bus_Data[1]_i_47_n_0\,
      I5 => \IP2Bus_Data[1]_i_9_1\,
      O => \IP2Bus_Data[1]_i_22_n_0\
    );
\IP2Bus_Data[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD0DDD0DDD0DD"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_6_0\(1),
      I1 => \IP2Bus_Data[10]_i_10_n_0\,
      I2 => \IP2Bus_Data[1]_i_48_n_0\,
      I3 => \IP2Bus_Data[2]_i_21_1\(0),
      I4 => adc3_reset_reg,
      I5 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      O => \IP2Bus_Data[1]_i_23_n_0\
    );
\IP2Bus_Data[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBAAABA"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_49_n_0\,
      I1 => \IP2Bus_Data[13]_i_19_n_0\,
      I2 => \IP2Bus_Data[1]_i_50_n_0\,
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_2\(1),
      I5 => \IP2Bus_Data[13]_i_18_n_0\,
      O => \IP2Bus_Data[1]_i_24_n_0\
    );
\IP2Bus_Data[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505F50CFC0FFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_10_0\(1),
      I1 => \IP2Bus_Data[1]_i_10_1\,
      I2 => \^bus2ip_addr_reg_reg[16]_7\,
      I3 => \IP2Bus_Data[7]_i_3_0\(1),
      I4 => \^bus2ip_addr_reg_reg[14]_4\(0),
      I5 => bank1_read(64),
      O => \IP2Bus_Data[1]_i_25_n_0\
    );
\IP2Bus_Data[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C80808080808080"
    )
        port map (
      I0 => p_44_in(1),
      I1 => \axi_read_req_r_i_2__4_n_0\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \IP2Bus_Data[0]_i_23_0\,
      I4 => mem_data_adc0(1),
      I5 => \IP2Bus_Data[0]_i_16_0\,
      O => \IP2Bus_Data[1]_i_27_n_0\
    );
\IP2Bus_Data[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_1\(1),
      I1 => bank9_read(193),
      I2 => \IP2Bus_Data[2]_i_28_0\(1),
      I3 => bank9_read(194),
      I4 => \IP2Bus_Data_reg[31]_0\(1),
      I5 => bank9_read(192),
      O => \IP2Bus_Data[1]_i_28_n_0\
    );
\IP2Bus_Data[1]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_51_n_0\,
      I1 => \IP2Bus_Data[12]_i_26_n_0\,
      I2 => \IP2Bus_Data[1]_i_52_n_0\,
      O => \IP2Bus_Data[1]_i_29_n_0\
    );
\IP2Bus_Data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00AB000000AB00"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_8_n_0\,
      I1 => \IP2Bus_Data_reg[1]\,
      I2 => \IP2Bus_Data[1]_i_9_n_0\,
      I3 => \IP2Bus_Data_reg[19]\,
      I4 => \IP2Bus_Data[1]_i_10_n_0\,
      I5 => \IP2Bus_Data[1]_i_11_n_0\,
      O => \IP2Bus_Data[1]_i_3_n_0\
    );
\IP2Bus_Data[1]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(1),
      I2 => \IP2Bus_Data_reg[8]_0\,
      I3 => \^bus2ip_addr_reg_reg[16]_4\,
      I4 => dac1_do_mon(1),
      O => \IP2Bus_Data[1]_i_30_n_0\
    );
\IP2Bus_Data[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFFF7FF"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_1,
      I2 => \IP2Bus_Data[1]_i_14_0\,
      I3 => adc01_irq_en,
      I4 => \adc3_sim_level_reg[0]\,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[1]_i_31_n_0\
    );
\IP2Bus_Data[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D0DDDDDD"
    )
        port map (
      I0 => adc31_irq_en,
      I1 => \IP2Bus_Data[3]_i_50_n_0\,
      I2 => \IP2Bus_Data[1]_i_53_n_0\,
      I3 => \IP2Bus_Data[1]_i_15_0\(1),
      I4 => bank15_read(64),
      I5 => \IP2Bus_Data[1]_i_15_1\,
      O => \IP2Bus_Data[1]_i_32_n_0\
    );
\IP2Bus_Data[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => adc3_common_stat(1),
      I1 => bank15_read(138),
      I2 => \IP2Bus_Data[15]_i_25_0\(1),
      I3 => bank15_read(139),
      I4 => \IP2Bus_Data[1]_i_15_2\(1),
      I5 => bank15_read(140),
      O => \IP2Bus_Data[1]_i_33_n_0\
    );
\IP2Bus_Data[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_1\(1),
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[2]_i_12_0\(1),
      I3 => bank15_read(194),
      I4 => \IP2Bus_Data[31]_i_7_0\(1),
      I5 => bank15_read(192),
      O => \IP2Bus_Data[1]_i_34_n_0\
    );
\IP2Bus_Data[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080008080808"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_56_n_0\,
      I1 => \IP2Bus_Data[31]_i_50_n_0\,
      I2 => \IP2Bus_Data[12]_i_39_n_0\,
      I3 => \IP2Bus_Data[12]_i_42_n_0\,
      I4 => \IP2Bus_Data[12]_i_43_n_0\,
      I5 => \IP2Bus_Data[12]_i_44_n_0\,
      O => \IP2Bus_Data[1]_i_35_n_0\
    );
\IP2Bus_Data[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDFFFFFDFDFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_14_1\(1),
      I1 => adc3_restart_reg,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \IP2Bus_Data[0]_i_23_0\,
      I4 => \^bus2ip_addr_reg_reg[15]\,
      I5 => \IP2Bus_Data[0]_i_28_0\(0),
      O => \IP2Bus_Data[1]_i_36_n_0\
    );
\IP2Bus_Data[1]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]\,
      I1 => adc3_reset_reg,
      O => bank13_read(0)
    );
\IP2Bus_Data[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF0000BABFBABF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_57_n_0\,
      I1 => \IP2Bus_Data[1]_i_18_0\(1),
      I2 => bank13_read(64),
      I3 => \IP2Bus_Data[1]_i_18_1\,
      I4 => \IP2Bus_Data[4]_i_28_n_0\,
      I5 => adc21_irq_en,
      O => \IP2Bus_Data[1]_i_38_n_0\
    );
\IP2Bus_Data[1]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF8FAFAF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_59_n_0\,
      I1 => \IP2Bus_Data[1]_i_60_n_0\,
      I2 => \IP2Bus_Data[12]_i_33_n_0\,
      I3 => \IP2Bus_Data[12]_i_32_n_0\,
      I4 => \IP2Bus_Data[13]_i_39_n_0\,
      O => \IP2Bus_Data[1]_i_39_n_0\
    );
\IP2Bus_Data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002FFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_12_n_0\,
      I1 => \IP2Bus_Data[1]_i_13_n_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => \IP2Bus_Data[1]_i_14_n_0\,
      I4 => \IP2Bus_Data_reg[3]\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \IP2Bus_Data[1]_i_4_n_0\
    );
\IP2Bus_Data[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080888080808080"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[31]_i_18_n_0\,
      I2 => \IP2Bus_Data[1]_i_61_n_0\,
      I3 => bank11_read(129),
      I4 => \IP2Bus_Data[31]_i_38_n_0\,
      I5 => adc11_irq_en,
      O => \IP2Bus_Data[1]_i_40_n_0\
    );
\IP2Bus_Data[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F22FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_3_0\(1),
      I1 => \IP2Bus_Data[1]_i_62_n_0\,
      I2 => \IP2Bus_Data[1]_i_63_n_0\,
      I3 => \IP2Bus_Data[0]_i_32_0\(0),
      I4 => \IP2Bus_Data[3]_i_47_n_0\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[1]_i_41_n_0\
    );
\IP2Bus_Data[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(1),
      I1 => bank11_read(193),
      I2 => \IP2Bus_Data[2]_i_19_1\(1),
      I3 => bank11_read(194),
      I4 => \IP2Bus_Data[31]_i_5_1\(1),
      I5 => bank11_read(192),
      O => \IP2Bus_Data[1]_i_42_n_0\
    );
\IP2Bus_Data[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001DFF1DFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_64_n_0\,
      I1 => bank11_read(139),
      I2 => \IP2Bus_Data[15]_i_27_0\(1),
      I3 => bank11_read(138),
      I4 => adc1_common_stat(1),
      I5 => \IP2Bus_Data[31]_i_36_n_0\,
      O => \IP2Bus_Data[1]_i_43_n_0\
    );
\IP2Bus_Data[1]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA8A8"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I1 => \adc3_cmn_en_reg[0]\,
      I2 => \adc3_fifo_disable_reg[0]\,
      I3 => \IP2Bus_Data[31]_i_3_1\(1),
      I4 => bank3_read(192),
      O => \IP2Bus_Data[1]_i_44_n_0\
    );
\IP2Bus_Data[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAAAAAEAAA"
    )
        port map (
      I0 => bank3_read(192),
      I1 => \IP2Bus_Data[2]_i_48_0\(1),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I3 => \adc3_multi_band_reg[0]\,
      I4 => bank3_read(193),
      I5 => \IP2Bus_Data[31]_i_3_0\(1),
      O => \IP2Bus_Data[1]_i_45_n_0\
    );
\IP2Bus_Data[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_read_req_tog_reg,
      I2 => axi_RdAck_r_reg(5),
      I3 => axi_RdAck_r_reg(3),
      I4 => axi_RdAck_r_reg(6),
      I5 => \IP2Bus_Data[16]_i_16_0\,
      O => bank3_read(64)
    );
\IP2Bus_Data[1]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBF"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I3 => axi_read_req_r_reg_1,
      O => \IP2Bus_Data[1]_i_47_n_0\
    );
\IP2Bus_Data[1]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \IP2Bus_Data[0]_i_23_0\,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      O => \IP2Bus_Data[1]_i_48_n_0\
    );
\IP2Bus_Data[1]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => dac0_common_stat(1),
      I1 => bank1_read(138),
      I2 => bank1_read(139),
      I3 => \IP2Bus_Data[15]_i_12_0\(1),
      O => \IP2Bus_Data[1]_i_49_n_0\
    );
\IP2Bus_Data[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0E"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_15_n_0\,
      I1 => \IP2Bus_Data[3]_i_18_n_0\,
      I2 => \IP2Bus_Data[1]_i_16_n_0\,
      I3 => \IP2Bus_Data_reg[2]_0\,
      I4 => \IP2Bus_Data[1]_i_17_n_0\,
      O => \IP2Bus_Data[1]_i_5_n_0\
    );
\IP2Bus_Data[1]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_3\(1),
      I1 => bank1_read(193),
      I2 => \adc3_multi_band_reg[0]\,
      I3 => \axi_read_req_r_i_2__5_n_0\,
      I4 => \IP2Bus_Data[2]_i_49_0\(1),
      O => \IP2Bus_Data[1]_i_50_n_0\
    );
\IP2Bus_Data[1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__5_n_0\,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank1_read(64)
    );
\IP2Bus_Data[1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10131313DCDFDFDF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_29_0\(1),
      I1 => bank9_read(139),
      I2 => bank9_read(140),
      I3 => \IP2Bus_Data[1]_i_29_1\,
      I4 => bank9_read(141),
      I5 => \IP2Bus_Data[15]_i_5_1\(1),
      O => \IP2Bus_Data[1]_i_52_n_0\
    );
\IP2Bus_Data[1]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBF"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => axi_read_req_r_reg_1,
      O => \IP2Bus_Data[1]_i_53_n_0\
    );
\IP2Bus_Data[1]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank15_read(64)
    );
\IP2Bus_Data[1]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => \adc3_fifo_disable_reg[0]\,
      O => bank15_read(140)
    );
\IP2Bus_Data[1]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \adc3_slice1_irq_en_reg[2]\,
      I3 => \IP2Bus_Data[15]_i_48_0\,
      O => \IP2Bus_Data[1]_i_56_n_0\
    );
\IP2Bus_Data[1]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBF"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[15]\,
      I3 => axi_read_req_r_reg_1,
      O => \IP2Bus_Data[1]_i_57_n_0\
    );
\IP2Bus_Data[1]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]\,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank13_read(64)
    );
\IP2Bus_Data[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => adc2_common_stat(1),
      I1 => bank13_read(138),
      I2 => \IP2Bus_Data[15]_i_59_0\(1),
      I3 => bank13_read(139),
      I4 => \IP2Bus_Data[1]_i_39_0\(1),
      I5 => bank13_read(140),
      O => \IP2Bus_Data[1]_i_59_n_0\
    );
\IP2Bus_Data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40554040"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[8]_i_16_n_0\,
      I2 => adc1_do_mon(1),
      I3 => \IP2Bus_Data[1]_i_18_n_0\,
      I4 => \IP2Bus_Data_reg[14]\,
      I5 => \IP2Bus_Data[1]_i_19_n_0\,
      O => \IP2Bus_Data[1]_i_6_n_0\
    );
\IP2Bus_Data[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_2\(1),
      I1 => bank13_read(193),
      I2 => \IP2Bus_Data[2]_i_16_1\(1),
      I3 => bank13_read(194),
      I4 => \IP2Bus_Data[31]_i_7_3\(1),
      I5 => bank13_read(192),
      O => \IP2Bus_Data[1]_i_60_n_0\
    );
\IP2Bus_Data[1]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3200300002000000"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_40_1\,
      I1 => axi_RdAck_r_reg_0,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[15]_0\,
      I4 => axi_read_req_r_reg_1,
      I5 => \IP2Bus_Data[1]_i_40_0\(1),
      O => \IP2Bus_Data[1]_i_61_n_0\
    );
\IP2Bus_Data[1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[1]_i_62_n_0\
    );
\IP2Bus_Data[1]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \IP2Bus_Data[0]_i_23_0\,
      I3 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[1]_i_63_n_0\
    );
\IP2Bus_Data[1]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \adc3_fifo_disable_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => \IP2Bus_Data[1]_i_43_0\(1),
      O => \IP2Bus_Data[1]_i_64_n_0\
    );
\IP2Bus_Data[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(12),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => adc00_disable_cal_freeze_input_reg,
      I5 => \IP2Bus_Data[12]_i_25_1\,
      O => bank13_read(140)
    );
\IP2Bus_Data[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A8A8A"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_11_n_0\,
      I1 => \IP2Bus_Data[31]_i_28_n_0\,
      I2 => irq_enables(1),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I4 => \IP2Bus_Data[1]_i_2_0\,
      O => \IP2Bus_Data[1]_i_7_n_0\
    );
\IP2Bus_Data[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(1),
      I3 => \IP2Bus_Data_reg[1]\,
      O => \IP2Bus_Data[1]_i_8_n_0\
    );
\IP2Bus_Data[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAA0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_31_n_0\,
      I1 => \IP2Bus_Data[1]_i_20_n_0\,
      I2 => \IP2Bus_Data[1]_i_21_n_0\,
      I3 => \IP2Bus_Data[1]_i_22_n_0\,
      I4 => \IP2Bus_Data[1]_i_23_n_0\,
      I5 => \IP2Bus_Data[0]_i_6_0\,
      O => \IP2Bus_Data[1]_i_9_n_0\
    );
\IP2Bus_Data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[20]_i_2_n_0\,
      I1 => \IP2Bus_Data[20]_i_3_n_0\,
      I2 => \IP2Bus_Data[20]_i_4_n_0\,
      I3 => \IP2Bus_Data[20]_i_5_n_0\,
      I4 => \IP2Bus_Data[20]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \adc0_sample_rate_reg[31]\(20)
    );
\IP2Bus_Data[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(20),
      I2 => \IP2Bus_Data[31]_i_7_0\(20),
      I3 => bank15_read(192),
      O => \IP2Bus_Data[20]_i_10_n_0\
    );
\IP2Bus_Data[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(0),
      I1 => axi_RdAck_r_reg(4),
      I2 => axi_RdAck_r_reg(2),
      I3 => axi_RdAck_r_reg(1),
      I4 => axi_read_req_r_reg_4,
      I5 => \axi_read_req_r_i_2__1_n_0\,
      O => \IP2Bus_Data[20]_i_11_n_0\
    );
\IP2Bus_Data[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7460000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(1),
      I1 => axi_RdAck_r_reg(2),
      I2 => axi_RdAck_r_reg(4),
      I3 => axi_RdAck_r_reg(0),
      I4 => axi_read_req_r_reg_4,
      I5 => \axi_read_req_r_i_2__1_n_0\,
      O => \IP2Bus_Data[20]_i_12_n_0\
    );
\IP2Bus_Data[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFBB"
    )
        port map (
      I0 => \IP2Bus_Data[20]_i_7_n_0\,
      I1 => \IP2Bus_Data[20]_i_8_n_0\,
      I2 => \IP2Bus_Data[20]_i_9_n_0\,
      I3 => \IP2Bus_Data[31]_i_12_n_0\,
      I4 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[20]_i_2_n_0\
    );
\IP2Bus_Data[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_21_n_0\,
      I1 => \IP2Bus_Data[20]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[20]_i_3_n_0\
    );
\IP2Bus_Data[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(20),
      I1 => bank11_read(193),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_1\(20),
      I4 => \IP2Bus_Data[30]_i_17_n_0\,
      O => \IP2Bus_Data[20]_i_4_n_0\
    );
\IP2Bus_Data[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data[31]_i_7_3\(20),
      I2 => bank13_read(192),
      I3 => bank13_read(193),
      I4 => \IP2Bus_Data[31]_i_7_2\(20),
      I5 => \IP2Bus_Data[29]_i_10_n_0\,
      O => \IP2Bus_Data[20]_i_5_n_0\
    );
\IP2Bus_Data[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(20),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(20),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[20]_i_6_n_0\
    );
\IP2Bus_Data[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \IP2Bus_Data[20]_i_11_n_0\,
      I1 => \IP2Bus_Data[20]_i_12_n_0\,
      I2 => \IP2Bus_Data_reg[0]\,
      I3 => \IP2Bus_Data[4]_i_7_n_0\,
      O => \IP2Bus_Data[20]_i_7_n_0\
    );
\IP2Bus_Data[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_0\(20),
      I1 => bank3_read(193),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_1\(20),
      I4 => \IP2Bus_Data[31]_i_30_n_0\,
      O => \IP2Bus_Data[20]_i_8_n_0\
    );
\IP2Bus_Data[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(20),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(20),
      O => \IP2Bus_Data[20]_i_9_n_0\
    );
\IP2Bus_Data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF444F44444444"
    )
        port map (
      I0 => \IP2Bus_Data[21]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[19]\,
      I2 => \IP2Bus_Data[21]_i_3_n_0\,
      I3 => \IP2Bus_Data[21]_i_4_n_0\,
      I4 => \IP2Bus_Data[21]_i_5_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \adc0_sample_rate_reg[31]\(21)
    );
\IP2Bus_Data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(21),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(21),
      I4 => \IP2Bus_Data[31]_i_12_n_0\,
      I5 => \IP2Bus_Data[21]_i_6_n_0\,
      O => \IP2Bus_Data[21]_i_2_n_0\
    );
\IP2Bus_Data[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_21_n_0\,
      I1 => \IP2Bus_Data[21]_i_7_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[21]_i_3_n_0\
    );
\IP2Bus_Data[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDD0"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_17_n_0\,
      I1 => \IP2Bus_Data[21]_i_8_n_0\,
      I2 => \IP2Bus_Data[29]_i_10_n_0\,
      I3 => \IP2Bus_Data[21]_i_9_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[21]_i_4_n_0\
    );
\IP2Bus_Data[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(21),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(21),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[21]_i_5_n_0\
    );
\IP2Bus_Data[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2808080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(21),
      I3 => \IP2Bus_Data[31]_i_3_0\(21),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[21]_i_6_n_0\
    );
\IP2Bus_Data[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(21),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(21),
      O => \IP2Bus_Data[21]_i_7_n_0\
    );
\IP2Bus_Data[21]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(21),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(21),
      O => \IP2Bus_Data[21]_i_8_n_0\
    );
\IP2Bus_Data[21]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(21),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(21),
      O => \IP2Bus_Data[21]_i_9_n_0\
    );
\IP2Bus_Data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \IP2Bus_Data[22]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[19]\,
      I2 => \IP2Bus_Data_reg[3]\,
      I3 => \IP2Bus_Data[22]_i_4_n_0\,
      I4 => \IP2Bus_Data[22]_i_5_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \adc0_sample_rate_reg[31]\(22)
    );
\IP2Bus_Data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(22),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(22),
      I4 => \IP2Bus_Data[31]_i_12_n_0\,
      I5 => \IP2Bus_Data[22]_i_6_n_0\,
      O => \IP2Bus_Data[22]_i_2_n_0\
    );
\IP2Bus_Data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD00000DDD0DDD0"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_17_n_0\,
      I1 => \IP2Bus_Data[22]_i_7_n_0\,
      I2 => \IP2Bus_Data[29]_i_10_n_0\,
      I3 => \IP2Bus_Data[22]_i_8_n_0\,
      I4 => \IP2Bus_Data[22]_i_9_n_0\,
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[22]_i_4_n_0\
    );
\IP2Bus_Data[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(22),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(22),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[22]_i_5_n_0\
    );
\IP2Bus_Data[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2808080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(22),
      I3 => \IP2Bus_Data[31]_i_3_0\(22),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[22]_i_6_n_0\
    );
\IP2Bus_Data[22]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(22),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(22),
      O => \IP2Bus_Data[22]_i_7_n_0\
    );
\IP2Bus_Data[22]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(22),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(22),
      O => \IP2Bus_Data[22]_i_8_n_0\
    );
\IP2Bus_Data[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_1\(22),
      I1 => bank15_read(193),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(22),
      I4 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[22]_i_9_n_0\
    );
\IP2Bus_Data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF444F44444444"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[19]\,
      I2 => \IP2Bus_Data[23]_i_3_n_0\,
      I3 => \IP2Bus_Data[23]_i_4_n_0\,
      I4 => \IP2Bus_Data[23]_i_5_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \adc0_sample_rate_reg[31]\(23)
    );
\IP2Bus_Data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(23),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(23),
      I4 => \IP2Bus_Data[31]_i_12_n_0\,
      I5 => \IP2Bus_Data[23]_i_6_n_0\,
      O => \IP2Bus_Data[23]_i_2_n_0\
    );
\IP2Bus_Data[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_21_n_0\,
      I1 => \IP2Bus_Data[23]_i_7_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[23]_i_3_n_0\
    );
\IP2Bus_Data[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_17_n_0\,
      I1 => \IP2Bus_Data[23]_i_8_n_0\,
      I2 => \IP2Bus_Data[23]_i_9_n_0\,
      I3 => \IP2Bus_Data[29]_i_10_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[23]_i_4_n_0\
    );
\IP2Bus_Data[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(23),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(23),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[23]_i_5_n_0\
    );
\IP2Bus_Data[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2808080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(23),
      I3 => \IP2Bus_Data[31]_i_3_0\(23),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[23]_i_6_n_0\
    );
\IP2Bus_Data[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(23),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(23),
      O => \IP2Bus_Data[23]_i_7_n_0\
    );
\IP2Bus_Data[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(23),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(23),
      O => \IP2Bus_Data[23]_i_8_n_0\
    );
\IP2Bus_Data[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(23),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(23),
      O => \IP2Bus_Data[23]_i_9_n_0\
    );
\IP2Bus_Data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF444F44444444"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[19]\,
      I2 => \IP2Bus_Data[24]_i_3_n_0\,
      I3 => \IP2Bus_Data[24]_i_4_n_0\,
      I4 => \IP2Bus_Data[24]_i_5_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \adc0_sample_rate_reg[31]\(24)
    );
\IP2Bus_Data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(24),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(24),
      I4 => \IP2Bus_Data[31]_i_12_n_0\,
      I5 => \IP2Bus_Data[24]_i_6_n_0\,
      O => \IP2Bus_Data[24]_i_2_n_0\
    );
\IP2Bus_Data[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_21_n_0\,
      I1 => \IP2Bus_Data[24]_i_7_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[24]_i_3_n_0\
    );
\IP2Bus_Data[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_17_n_0\,
      I1 => \IP2Bus_Data[24]_i_8_n_0\,
      I2 => \IP2Bus_Data[24]_i_9_n_0\,
      I3 => \IP2Bus_Data[29]_i_10_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[24]_i_4_n_0\
    );
\IP2Bus_Data[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(24),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(24),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[24]_i_5_n_0\
    );
\IP2Bus_Data[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2808080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(24),
      I3 => \IP2Bus_Data[31]_i_3_0\(24),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[24]_i_6_n_0\
    );
\IP2Bus_Data[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(24),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(24),
      O => \IP2Bus_Data[24]_i_7_n_0\
    );
\IP2Bus_Data[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(24),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(24),
      O => \IP2Bus_Data[24]_i_8_n_0\
    );
\IP2Bus_Data[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(24),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(24),
      O => \IP2Bus_Data[24]_i_9_n_0\
    );
\IP2Bus_Data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_2_n_0\,
      I1 => \IP2Bus_Data[25]_i_3_n_0\,
      I2 => \IP2Bus_Data[25]_i_4_n_0\,
      I3 => \IP2Bus_Data[25]_i_5_n_0\,
      I4 => \IP2Bus_Data[25]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \adc0_sample_rate_reg[31]\(25)
    );
\IP2Bus_Data[25]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(25),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(25),
      O => \IP2Bus_Data[25]_i_10_n_0\
    );
\IP2Bus_Data[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_read_req_r_reg_15,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_14,
      I4 => \IP2Bus_Data[12]_i_25_0\,
      I5 => axi_RdAck_r_reg(7),
      O => bank13_read(192)
    );
\IP2Bus_Data[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_read_req_r_reg_15,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => \IP2Bus_Data[15]_i_29_1\,
      I4 => \IP2Bus_Data[12]_i_25_0\,
      I5 => \IP2Bus_Data[9]_i_30_0\,
      O => bank13_read(193)
    );
\IP2Bus_Data[25]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F77F"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_4,
      I2 => axi_RdAck_r_reg(2),
      I3 => axi_RdAck_r_reg(1),
      O => \IP2Bus_Data[25]_i_13_n_0\
    );
\IP2Bus_Data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF4F4F44444444"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[25]_i_8_n_0\,
      I3 => \IP2Bus_Data[25]_i_9_n_0\,
      I4 => \IP2Bus_Data[31]_i_12_n_0\,
      I5 => \IP2Bus_Data_reg[19]\,
      O => \IP2Bus_Data[25]_i_2_n_0\
    );
\IP2Bus_Data[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_21_n_0\,
      I1 => \IP2Bus_Data[25]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[25]_i_3_n_0\
    );
\IP2Bus_Data[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(25),
      I1 => bank11_read(193),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_1\(25),
      I4 => \IP2Bus_Data[30]_i_17_n_0\,
      O => \IP2Bus_Data[25]_i_4_n_0\
    );
\IP2Bus_Data[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data[31]_i_7_3\(25),
      I2 => bank13_read(192),
      I3 => bank13_read(193),
      I4 => \IP2Bus_Data[31]_i_7_2\(25),
      I5 => \IP2Bus_Data[29]_i_10_n_0\,
      O => \IP2Bus_Data[25]_i_5_n_0\
    );
\IP2Bus_Data[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(25),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(25),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[25]_i_6_n_0\
    );
\IP2Bus_Data[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777077707070707"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => \IP2Bus_Data[4]_i_7_n_0\,
      I3 => \IP2Bus_Data[16]_i_14_n_0\,
      I4 => \IP2Bus_Data[4]_i_9_n_0\,
      I5 => \IP2Bus_Data[25]_i_13_n_0\,
      O => \IP2Bus_Data[25]_i_7_n_0\
    );
\IP2Bus_Data[25]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(25),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_1\(25),
      O => \IP2Bus_Data[25]_i_8_n_0\
    );
\IP2Bus_Data[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(25),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(25),
      O => \IP2Bus_Data[25]_i_9_n_0\
    );
\IP2Bus_Data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF444F44444444"
    )
        port map (
      I0 => \IP2Bus_Data[26]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[19]\,
      I2 => \IP2Bus_Data[26]_i_3_n_0\,
      I3 => \IP2Bus_Data[26]_i_4_n_0\,
      I4 => \IP2Bus_Data[26]_i_5_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \adc0_sample_rate_reg[31]\(26)
    );
\IP2Bus_Data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(26),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(26),
      I4 => \IP2Bus_Data[31]_i_12_n_0\,
      I5 => \IP2Bus_Data[26]_i_6_n_0\,
      O => \IP2Bus_Data[26]_i_2_n_0\
    );
\IP2Bus_Data[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_21_n_0\,
      I1 => \IP2Bus_Data[26]_i_7_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[26]_i_3_n_0\
    );
\IP2Bus_Data[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_17_n_0\,
      I1 => \IP2Bus_Data[26]_i_8_n_0\,
      I2 => \IP2Bus_Data[26]_i_9_n_0\,
      I3 => \IP2Bus_Data[29]_i_10_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[26]_i_4_n_0\
    );
\IP2Bus_Data[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(26),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(26),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[26]_i_5_n_0\
    );
\IP2Bus_Data[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2808080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(26),
      I3 => \IP2Bus_Data[31]_i_3_0\(26),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[26]_i_6_n_0\
    );
\IP2Bus_Data[26]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(26),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(26),
      O => \IP2Bus_Data[26]_i_7_n_0\
    );
\IP2Bus_Data[26]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(26),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(26),
      O => \IP2Bus_Data[26]_i_8_n_0\
    );
\IP2Bus_Data[26]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(26),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(26),
      O => \IP2Bus_Data[26]_i_9_n_0\
    );
\IP2Bus_Data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF444F44444444"
    )
        port map (
      I0 => \IP2Bus_Data[27]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[19]\,
      I2 => \IP2Bus_Data[27]_i_3_n_0\,
      I3 => \IP2Bus_Data[27]_i_4_n_0\,
      I4 => \IP2Bus_Data[27]_i_5_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \adc0_sample_rate_reg[31]\(27)
    );
\IP2Bus_Data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(27),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(27),
      I4 => \IP2Bus_Data[31]_i_12_n_0\,
      I5 => \IP2Bus_Data[27]_i_6_n_0\,
      O => \IP2Bus_Data[27]_i_2_n_0\
    );
\IP2Bus_Data[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_21_n_0\,
      I1 => \IP2Bus_Data[27]_i_7_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[27]_i_3_n_0\
    );
\IP2Bus_Data[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDD0"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_17_n_0\,
      I1 => \IP2Bus_Data[27]_i_8_n_0\,
      I2 => \IP2Bus_Data[29]_i_10_n_0\,
      I3 => \IP2Bus_Data[27]_i_9_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[27]_i_4_n_0\
    );
\IP2Bus_Data[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(27),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(27),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[27]_i_5_n_0\
    );
\IP2Bus_Data[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2808080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(27),
      I3 => \IP2Bus_Data[31]_i_3_0\(27),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[27]_i_6_n_0\
    );
\IP2Bus_Data[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(27),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(27),
      O => \IP2Bus_Data[27]_i_7_n_0\
    );
\IP2Bus_Data[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(27),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(27),
      O => \IP2Bus_Data[27]_i_8_n_0\
    );
\IP2Bus_Data[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(27),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(27),
      O => \IP2Bus_Data[27]_i_9_n_0\
    );
\IP2Bus_Data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF444F44444444"
    )
        port map (
      I0 => \IP2Bus_Data[28]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[19]\,
      I2 => \IP2Bus_Data[28]_i_3_n_0\,
      I3 => \IP2Bus_Data[28]_i_4_n_0\,
      I4 => \IP2Bus_Data[28]_i_5_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \adc0_sample_rate_reg[31]\(28)
    );
\IP2Bus_Data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(28),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(28),
      I4 => \IP2Bus_Data[31]_i_12_n_0\,
      I5 => \IP2Bus_Data[28]_i_6_n_0\,
      O => \IP2Bus_Data[28]_i_2_n_0\
    );
\IP2Bus_Data[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_21_n_0\,
      I1 => \IP2Bus_Data[28]_i_7_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[28]_i_3_n_0\
    );
\IP2Bus_Data[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDD0"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_17_n_0\,
      I1 => \IP2Bus_Data[28]_i_8_n_0\,
      I2 => \IP2Bus_Data[29]_i_10_n_0\,
      I3 => \IP2Bus_Data[28]_i_9_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[28]_i_4_n_0\
    );
\IP2Bus_Data[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(28),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(28),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[28]_i_5_n_0\
    );
\IP2Bus_Data[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2808080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(28),
      I3 => \IP2Bus_Data[31]_i_3_0\(28),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[28]_i_6_n_0\
    );
\IP2Bus_Data[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(28),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(28),
      O => \IP2Bus_Data[28]_i_7_n_0\
    );
\IP2Bus_Data[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(28),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(28),
      O => \IP2Bus_Data[28]_i_8_n_0\
    );
\IP2Bus_Data[28]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(28),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(28),
      O => \IP2Bus_Data[28]_i_9_n_0\
    );
\IP2Bus_Data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF444F44444444"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[19]\,
      I2 => \IP2Bus_Data[29]_i_3_n_0\,
      I3 => \IP2Bus_Data[29]_i_4_n_0\,
      I4 => \IP2Bus_Data[29]_i_5_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \adc0_sample_rate_reg[31]\(29)
    );
\IP2Bus_Data[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_17_n_0\,
      I1 => \IP2Bus_Data[31]_i_46_n_0\,
      I2 => \IP2Bus_Data[31]_i_45_n_0\,
      I3 => \IP2Bus_Data_reg[15]_0\,
      I4 => \IP2Bus_Data_reg[15]\,
      I5 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[29]_i_10_n_0\
    );
\IP2Bus_Data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(29),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(29),
      I4 => \IP2Bus_Data[31]_i_12_n_0\,
      I5 => \IP2Bus_Data[29]_i_6_n_0\,
      O => \IP2Bus_Data[29]_i_2_n_0\
    );
\IP2Bus_Data[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_21_n_0\,
      I1 => \IP2Bus_Data[29]_i_7_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[29]_i_3_n_0\
    );
\IP2Bus_Data[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDD0"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_17_n_0\,
      I1 => \IP2Bus_Data[29]_i_8_n_0\,
      I2 => \IP2Bus_Data[29]_i_9_n_0\,
      I3 => \IP2Bus_Data[29]_i_10_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[29]_i_4_n_0\
    );
\IP2Bus_Data[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data_reg[31]_0\(29),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_1\(29),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[29]_i_5_n_0\
    );
\IP2Bus_Data[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2808080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(29),
      I3 => \IP2Bus_Data[31]_i_3_0\(29),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[29]_i_6_n_0\
    );
\IP2Bus_Data[29]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(29),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(29),
      O => \IP2Bus_Data[29]_i_7_n_0\
    );
\IP2Bus_Data[29]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(29),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(29),
      O => \IP2Bus_Data[29]_i_8_n_0\
    );
\IP2Bus_Data[29]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(29),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(29),
      O => \IP2Bus_Data[29]_i_9_n_0\
    );
\IP2Bus_Data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5510"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_2_n_0\,
      I1 => \IP2Bus_Data[2]_i_3_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data[2]_i_4_n_0\,
      I4 => \IP2Bus_Data[2]_i_5_n_0\,
      I5 => \IP2Bus_Data[2]_i_6_n_0\,
      O => \adc0_sample_rate_reg[31]\(2)
    );
\IP2Bus_Data[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5D0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_28_n_0\,
      I1 => \IP2Bus_Data[15]_i_51_n_0\,
      I2 => \IP2Bus_Data[2]_i_29_n_0\,
      I3 => \IP2Bus_Data[2]_i_30_n_0\,
      I4 => \IP2Bus_Data[2]_i_31_n_0\,
      I5 => \IP2Bus_Data[2]_i_32_n_0\,
      O => \IP2Bus_Data[2]_i_10_n_0\
    );
\IP2Bus_Data[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF0000E0FFE0FF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_51_n_0\,
      I1 => \IP2Bus_Data[2]_i_3_0\,
      I2 => \IP2Bus_Data[3]_i_50_n_0\,
      I3 => adc32_irq_en,
      I4 => \IP2Bus_Data[2]_i_33_n_0\,
      I5 => \IP2Bus_Data[2]_i_34_n_0\,
      O => \IP2Bus_Data[2]_i_11_n_0\
    );
\IP2Bus_Data[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020002"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_42_n_0\,
      I1 => \IP2Bus_Data[2]_i_35_n_0\,
      I2 => \IP2Bus_Data[2]_i_36_n_0\,
      I3 => \IP2Bus_Data[31]_i_41_n_0\,
      I4 => \IP2Bus_Data[2]_i_37_n_0\,
      O => \IP2Bus_Data[2]_i_12_n_0\
    );
\IP2Bus_Data[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440444"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_55_n_0\,
      I1 => \IP2Bus_Data[0]_i_14_0\(1),
      I2 => adc3_reset_reg,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \IP2Bus_Data[11]_i_20_n_0\,
      I5 => \IP2Bus_Data[3]_i_5_1\(2),
      O => \IP2Bus_Data[2]_i_13_n_0\
    );
\IP2Bus_Data[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_61_n_0\,
      I1 => adc3_do_mon(2),
      I2 => \IP2Bus_Data[4]_i_13_n_0\,
      I3 => adc2_do_mon(2),
      O => \IP2Bus_Data[2]_i_14_n_0\
    );
\IP2Bus_Data[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B3A3B3B3B3B3B3"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \IP2Bus_Data[2]_i_38_n_0\,
      I2 => \^bus2ip_addr_reg_reg[15]\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => adc3_restart_reg,
      I5 => \IP2Bus_Data[3]_i_14_1\(2),
      O => \IP2Bus_Data[2]_i_15_n_0\
    );
\IP2Bus_Data[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A8AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_39_n_0\,
      I1 => \IP2Bus_Data[2]_i_40_n_0\,
      I2 => \IP2Bus_Data[31]_i_45_n_0\,
      I3 => \IP2Bus_Data[2]_i_41_n_0\,
      I4 => \IP2Bus_Data[2]_i_42_n_0\,
      I5 => \IP2Bus_Data[13]_i_33_n_0\,
      O => \IP2Bus_Data[2]_i_16_n_0\
    );
\IP2Bus_Data[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF01FF"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => adc3_restart_reg,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => \IP2Bus_Data[0]_i_23_0\,
      O => \IP2Bus_Data[2]_i_17_n_0\
    );
\IP2Bus_Data[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F11111FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_43_n_0\,
      I1 => \IP2Bus_Data[3]_i_47_n_0\,
      I2 => adc1_do_mon(2),
      I3 => \IP2Bus_Data_reg[31]\,
      I4 => \IP2Bus_Data[8]_i_16_n_0\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[2]_i_18_n_0\
    );
\IP2Bus_Data[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808080AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_15_n_0\,
      I1 => \IP2Bus_Data[3]_i_43_n_0\,
      I2 => \IP2Bus_Data[2]_i_44_n_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      I5 => \IP2Bus_Data[2]_i_46_n_0\,
      O => \IP2Bus_Data[2]_i_19_n_0\
    );
\IP2Bus_Data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B0B0BFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_7_n_0\,
      I1 => \IP2Bus_Data[2]_i_8_n_0\,
      I2 => \IP2Bus_Data[2]_i_9_n_0\,
      I3 => \IP2Bus_Data[3]_i_11_n_0\,
      I4 => \IP2Bus_Data[2]_i_10_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \IP2Bus_Data[2]_i_2_n_0\
    );
\IP2Bus_Data[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(2),
      I3 => \IP2Bus_Data_reg[1]\,
      O => \IP2Bus_Data[2]_i_20_n_0\
    );
\IP2Bus_Data[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_47_n_0\,
      I1 => \IP2Bus_Data[15]_i_33_n_0\,
      I2 => \IP2Bus_Data[2]_i_48_n_0\,
      I3 => \IP2Bus_Data[3]_i_6_0\(2),
      I4 => \IP2Bus_Data[10]_i_10_n_0\,
      I5 => \IP2Bus_Data[3]_i_62_n_0\,
      O => \IP2Bus_Data[2]_i_21_n_0\
    );
\IP2Bus_Data[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777F3F333F3"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_49_n_0\,
      I1 => \IP2Bus_Data[3]_i_59_n_0\,
      I2 => \IP2Bus_Data[2]_i_50_n_0\,
      I3 => dac02_irq_en,
      I4 => \IP2Bus_Data[2]_i_51_n_0\,
      I5 => \IP2Bus_Data[31]_i_29_n_0\,
      O => \IP2Bus_Data[2]_i_22_n_0\
    );
\IP2Bus_Data[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F222FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_23_0\(2),
      I1 => \IP2Bus_Data[2]_i_52_n_0\,
      I2 => \IP2Bus_Data[2]_i_53_n_0\,
      I3 => \IP2Bus_Data[2]_i_5_0\,
      I4 => bank1_read(0),
      I5 => \IP2Bus_Data_reg[13]\,
      O => \IP2Bus_Data[2]_i_23_n_0\
    );
\IP2Bus_Data[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank9_read(133)
    );
\IP2Bus_Data[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8002000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => \adc3_slice2_irq_en_reg[2]\,
      I3 => \adc3_slice1_irq_en_reg[2]\,
      I4 => adc02_overvol_irq,
      I5 => \IP2Bus_Data[15]_i_21_0\(0),
      O => \IP2Bus_Data[2]_i_25_n_0\
    );
\IP2Bus_Data[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C80808080808080"
    )
        port map (
      I0 => p_44_in(2),
      I1 => \axi_read_req_r_i_2__4_n_0\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \IP2Bus_Data[0]_i_23_0\,
      I4 => mem_data_adc0(2),
      I5 => \IP2Bus_Data[0]_i_16_0\,
      O => \IP2Bus_Data[2]_i_26_n_0\
    );
\IP2Bus_Data[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(2),
      I2 => \IP2Bus_Data_reg[8]_0\,
      I3 => dac1_do_mon(2),
      I4 => \^bus2ip_addr_reg_reg[16]_4\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[2]_i_27_n_0\
    );
\IP2Bus_Data[2]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_56_n_0\,
      I1 => bank9_read(192),
      I2 => \IP2Bus_Data_reg[31]_0\(2),
      I3 => \IP2Bus_Data[15]_i_51_n_0\,
      I4 => \IP2Bus_Data[12]_i_26_n_0\,
      O => \IP2Bus_Data[2]_i_28_n_0\
    );
\IP2Bus_Data[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FF3F3F3F3F3F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_5_1\(2),
      I1 => bank9_read(141),
      I2 => adc00_disable_cal_freeze_input,
      I3 => \adc3_fifo_disable_reg[0]\,
      I4 => \adc3_cmn_en_reg[0]\,
      I5 => \axi_read_req_r_i_2__4_n_0\,
      O => \IP2Bus_Data[2]_i_29_n_0\
    );
\IP2Bus_Data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00FE"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_18_n_0\,
      I1 => \IP2Bus_Data[2]_i_11_n_0\,
      I2 => \IP2Bus_Data[2]_i_12_n_0\,
      I3 => \IP2Bus_Data[2]_i_13_n_0\,
      I4 => \IP2Bus_Data_reg[2]_0\,
      I5 => \IP2Bus_Data[2]_i_14_n_0\,
      O => \IP2Bus_Data[2]_i_3_n_0\
    );
\IP2Bus_Data[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F8080000F808"
    )
        port map (
      I0 => bank9_read(138),
      I1 => adc0_common_stat(2),
      I2 => \IP2Bus_Data[15]_i_91_n_0\,
      I3 => \IP2Bus_Data[15]_i_17_0\(0),
      I4 => \^bus2ip_addr_reg_reg[16]_8\,
      I5 => adc03_overvol_irq,
      O => \IP2Bus_Data[2]_i_30_n_0\
    );
\IP2Bus_Data[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080808080808"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_32_n_0\,
      I1 => \IP2Bus_Data[12]_i_24_n_0\,
      I2 => \IP2Bus_Data[12]_i_23_n_0\,
      I3 => \IP2Bus_Data[10]_i_33_n_0\,
      I4 => \IP2Bus_Data[12]_i_26_n_0\,
      I5 => \IP2Bus_Data[15]_i_51_n_0\,
      O => \IP2Bus_Data[2]_i_31_n_0\
    );
\IP2Bus_Data[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFFF7FF"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_1,
      I2 => \IP2Bus_Data[2]_i_10_0\,
      I3 => adc02_irq_en,
      I4 => \adc3_sim_level_reg[0]\,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[2]_i_32_n_0\
    );
\IP2Bus_Data[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFAABFAABFAA"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_39_n_0\,
      I1 => \IP2Bus_Data[15]_i_24_0\(0),
      I2 => adc30_overvol_irq,
      I3 => \^bus2ip_addr_reg_reg[11]_0\,
      I4 => \adc3_slice0_irq_en_reg[2]\,
      I5 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[2]_i_33_n_0\
    );
\IP2Bus_Data[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F8F0FFFFFFFFFFF"
    )
        port map (
      I0 => adc32_overvol_irq,
      I1 => \IP2Bus_Data[15]_i_63_0\(0),
      I2 => \IP2Bus_Data[2]_i_58_n_0\,
      I3 => \IP2Bus_Data[31]_i_51_n_0\,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I5 => \IP2Bus_Data[31]_i_50_n_0\,
      O => \IP2Bus_Data[2]_i_34_n_0\
    );
\IP2Bus_Data[2]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_44_n_0\,
      I1 => \IP2Bus_Data[15]_i_25_0\(2),
      I2 => bank15_read(139),
      I3 => bank15_read(138),
      I4 => adc3_common_stat(2),
      O => \IP2Bus_Data[2]_i_35_n_0\
    );
\IP2Bus_Data[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAC0C0C0CAC0C0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_98_n_0\,
      I1 => \IP2Bus_Data[15]_i_63_0\(0),
      I2 => bank15_read(135),
      I3 => \^bus2ip_addr_reg_reg[11]_1\,
      I4 => \IP2Bus_Data[15]_i_25_1\(0),
      I5 => adc33_overvol_irq,
      O => \IP2Bus_Data[2]_i_36_n_0\
    );
\IP2Bus_Data[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_1\(2),
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[2]_i_12_0\(2),
      I3 => bank15_read(194),
      I4 => \IP2Bus_Data[31]_i_7_0\(2),
      I5 => bank15_read(192),
      O => \IP2Bus_Data[2]_i_37_n_0\
    );
\IP2Bus_Data[2]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_28_0\(1),
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => \IP2Bus_Data[0]_i_23_0\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => adc3_restart_reg,
      O => \IP2Bus_Data[2]_i_38_n_0\
    );
\IP2Bus_Data[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFE0000EEFEEEFE"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_60_n_0\,
      I1 => \IP2Bus_Data[2]_i_61_n_0\,
      I2 => \IP2Bus_Data[3]_i_71_n_0\,
      I3 => \IP2Bus_Data[2]_i_62_n_0\,
      I4 => \IP2Bus_Data[3]_i_73_n_0\,
      I5 => \IP2Bus_Data[2]_i_16_0\,
      O => \IP2Bus_Data[2]_i_39_n_0\
    );
\IP2Bus_Data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0075"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_15_n_0\,
      I1 => \IP2Bus_Data[2]_i_16_n_0\,
      I2 => \IP2Bus_Data[2]_i_17_n_0\,
      I3 => \IP2Bus_Data_reg[3]_0\,
      I4 => \IP2Bus_Data[2]_i_18_n_0\,
      I5 => \IP2Bus_Data[2]_i_19_n_0\,
      O => \IP2Bus_Data[2]_i_4_n_0\
    );
\IP2Bus_Data[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_2\(2),
      I1 => bank13_read(193),
      I2 => \IP2Bus_Data[2]_i_16_1\(2),
      I3 => bank13_read(194),
      I4 => \IP2Bus_Data[31]_i_7_3\(2),
      I5 => bank13_read(192),
      O => \IP2Bus_Data[2]_i_40_n_0\
    );
\IP2Bus_Data[2]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_33_n_0\,
      I1 => \IP2Bus_Data[15]_i_59_0\(2),
      I2 => bank13_read(139),
      I3 => bank13_read(138),
      I4 => adc2_common_stat(2),
      O => \IP2Bus_Data[2]_i_41_n_0\
    );
\IP2Bus_Data[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAC0C0C0CAC0C0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_94_n_0\,
      I1 => \IP2Bus_Data[15]_i_22_1\(0),
      I2 => bank13_read(135),
      I3 => \^bus2ip_addr_reg_reg[14]_8\(1),
      I4 => \IP2Bus_Data[15]_i_59_1\(0),
      I5 => adc23_overvol_irq,
      O => \IP2Bus_Data[2]_i_42_n_0\
    );
\IP2Bus_Data[2]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDFFFFFDFDFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_3_0\(2),
      I1 => adc3_restart_reg,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \IP2Bus_Data[0]_i_23_0\,
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      I5 => \IP2Bus_Data[0]_i_32_0\(1),
      O => \IP2Bus_Data[2]_i_43_n_0\
    );
\IP2Bus_Data[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4444444"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_64_n_0\,
      I1 => \IP2Bus_Data[31]_i_36_n_0\,
      I2 => \IP2Bus_Data[15]_i_7_0\(0),
      I3 => \adc3_slice2_irq_en_reg[2]\,
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      I5 => \IP2Bus_Data[2]_i_65_n_0\,
      O => \IP2Bus_Data[2]_i_44_n_0\
    );
\IP2Bus_Data[2]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(2),
      I1 => bank11_read(193),
      I2 => \IP2Bus_Data[2]_i_19_1\(2),
      I3 => bank11_read(194),
      I4 => \IP2Bus_Data[31]_i_5_1\(2),
      I5 => bank11_read(192),
      O => \IP2Bus_Data[2]_i_45_n_0\
    );
\IP2Bus_Data[2]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DDD0DDD0DDDD"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_19_0\,
      I1 => \IP2Bus_Data[2]_i_66_n_0\,
      I2 => \IP2Bus_Data[2]_i_67_n_0\,
      I3 => \IP2Bus_Data[2]_i_68_n_0\,
      I4 => \IP2Bus_Data[12]_i_35_n_0\,
      I5 => \IP2Bus_Data[2]_i_69_n_0\,
      O => \IP2Bus_Data[2]_i_46_n_0\
    );
\IP2Bus_Data[2]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBFBBBB"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_31_n_0\,
      I1 => dac12_irq_en,
      I2 => \IP2Bus_Data[2]_i_21_0\,
      I3 => \IP2Bus_Data[3]_i_82_n_0\,
      I4 => \IP2Bus_Data[4]_i_35_n_0\,
      I5 => \IP2Bus_Data[15]_i_33_n_0\,
      O => \IP2Bus_Data[2]_i_47_n_0\
    );
\IP2Bus_Data[2]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAABA00000000"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_70_n_0\,
      I1 => \IP2Bus_Data[15]_i_35_n_0\,
      I2 => \IP2Bus_Data[2]_i_71_n_0\,
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_1\(2),
      I5 => \IP2Bus_Data[15]_i_36_n_0\,
      O => \IP2Bus_Data[2]_i_48_n_0\
    );
\IP2Bus_Data[2]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAABBBB"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_72_n_0\,
      I1 => \IP2Bus_Data[13]_i_19_n_0\,
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(2),
      I4 => \IP2Bus_Data[2]_i_73_n_0\,
      I5 => \IP2Bus_Data[13]_i_18_n_0\,
      O => \IP2Bus_Data[2]_i_49_n_0\
    );
\IP2Bus_Data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_20_n_0\,
      I1 => \IP2Bus_Data_reg[2]_1\,
      I2 => \IP2Bus_Data[2]_i_21_n_0\,
      I3 => \IP2Bus_Data_reg[19]\,
      I4 => \IP2Bus_Data[2]_i_22_n_0\,
      I5 => \IP2Bus_Data[2]_i_23_n_0\,
      O => \IP2Bus_Data[2]_i_5_n_0\
    );
\IP2Bus_Data[2]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF7FFFFFFF7F"
    )
        port map (
      I0 => axi_read_req_r_reg_1,
      I1 => \IP2Bus_Data[2]_i_22_0\,
      I2 => \axi_read_req_r_i_2__5_n_0\,
      I3 => \adc3_sim_level_reg[0]\,
      I4 => \^bus2ip_addr_reg_reg[16]_7\,
      I5 => \IP2Bus_Data[7]_i_3_0\(2),
      O => \IP2Bus_Data[2]_i_50_n_0\
    );
\IP2Bus_Data[2]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => \IP2Bus_Data[4]_i_36_n_0\,
      O => \IP2Bus_Data[2]_i_51_n_0\
    );
\IP2Bus_Data[2]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \axi_read_req_r_i_2__5_n_0\,
      O => \IP2Bus_Data[2]_i_52_n_0\
    );
\IP2Bus_Data[2]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_23_0\,
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => adc3_restart_reg,
      I3 => \adc3_start_stage_reg[0]\,
      O => \IP2Bus_Data[2]_i_53_n_0\
    );
\IP2Bus_Data[2]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__5_n_0\,
      I1 => adc3_reset_reg,
      O => bank1_read(0)
    );
\IP2Bus_Data[2]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007FFF7F"
    )
        port map (
      I0 => \adc3_multi_band_reg[0]\,
      I1 => \axi_read_req_r_i_2__4_n_0\,
      I2 => \IP2Bus_Data[2]_i_28_0\(2),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data_reg[31]_1\(2),
      I5 => bank9_read(192),
      O => \IP2Bus_Data[2]_i_56_n_0\
    );
\IP2Bus_Data[2]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_8,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_RdAck_r_reg(7),
      O => bank9_read(138)
    );
\IP2Bus_Data[2]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"73FF7FFF"
    )
        port map (
      I0 => adc31_overvol_irq,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \IP2Bus_Data[15]_i_48_0\,
      I3 => \IP2Bus_Data[15]_i_24_1\(0),
      I4 => \adc3_slice1_irq_en_reg[2]\,
      O => \IP2Bus_Data[2]_i_58_n_0\
    );
\IP2Bus_Data[2]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => \adc3_multi_band_reg[0]\,
      O => bank15_read(194)
    );
\IP2Bus_Data[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \IP2Bus_Data_reg[15]_1\(2),
      I1 => \IP2Bus_Data[7]_i_7_n_0\,
      O => \IP2Bus_Data[2]_i_6_n_0\
    );
\IP2Bus_Data[2]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000500054005400"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => axi_read_req_r_reg_5,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => adc20_overvol_irq,
      I5 => \IP2Bus_Data[15]_i_22_0\(0),
      O => \IP2Bus_Data[2]_i_60_n_0\
    );
\IP2Bus_Data[2]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FE00FF00FE00"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => axi_read_req_r_reg_1,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => adc3_cmn_irq_en_reg,
      I5 => adc22_irq_en,
      O => \IP2Bus_Data[2]_i_61_n_0\
    );
\IP2Bus_Data[2]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEC00EC00200020"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_39_0\,
      I1 => bank13_read(133),
      I2 => \^bus2ip_addr_reg_reg[14]_6\,
      I3 => \^bus2ip_addr_reg_reg[14]_7\,
      I4 => adc21_overvol_irq,
      I5 => \IP2Bus_Data[15]_i_60_0\(0),
      O => \IP2Bus_Data[2]_i_62_n_0\
    );
\IP2Bus_Data[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_read_req_r_reg_15,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => \IP2Bus_Data[15]_i_29_2\,
      I4 => \IP2Bus_Data[2]_i_42_0\,
      I5 => axi_RdAck_r_reg(1),
      O => bank13_read(135)
    );
\IP2Bus_Data[2]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => adc1_common_stat(2),
      I1 => bank11_read(138),
      I2 => bank11_read(139),
      I3 => \IP2Bus_Data[15]_i_27_0\(2),
      O => \IP2Bus_Data[2]_i_64_n_0\
    );
\IP2Bus_Data[2]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5044000000000000"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      I2 => adc13_overvol_irq,
      I3 => axi_read_req_r_reg_11,
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      I5 => \IP2Bus_Data[15]_i_27_1\(0),
      O => \IP2Bus_Data[2]_i_65_n_0\
    );
\IP2Bus_Data[2]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => axi_RdAck_r_reg_0,
      I2 => axi_read_req_r_reg_1,
      I3 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[2]_i_66_n_0\
    );
\IP2Bus_Data[2]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300032003200"
    )
        port map (
      I0 => \adc3_slice0_irq_en_reg[2]\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => axi_read_req_r_reg_5,
      I3 => \^bus2ip_addr_reg_reg[15]_0\,
      I4 => adc10_overvol_irq,
      I5 => \IP2Bus_Data[15]_i_26_0\(0),
      O => \IP2Bus_Data[2]_i_67_n_0\
    );
\IP2Bus_Data[2]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF0000FEFE0000"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => axi_read_req_r_reg_1,
      I3 => adc12_irq_en,
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[2]_i_68_n_0\
    );
\IP2Bus_Data[2]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300E222C000"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_46_0\,
      I1 => \^bus2ip_addr_reg_reg[15]_1\(2),
      I2 => adc11_overvol_irq,
      I3 => \IP2Bus_Data[15]_i_26_1\(0),
      I4 => \^bus2ip_addr_reg_reg[15]_1\(3),
      I5 => bank11_read(133),
      O => \IP2Bus_Data[2]_i_69_n_0\
    );
\IP2Bus_Data[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAFBFAABFAABFAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_20_n_0\,
      I1 => adc00_overvol_irq,
      I2 => \IP2Bus_Data[15]_i_5_0\(0),
      I3 => \^bus2ip_addr_reg_reg[16]_3\,
      I4 => \adc3_slice0_irq_en_reg[2]\,
      I5 => \axi_read_req_r_i_2__4_n_0\,
      O => \IP2Bus_Data[2]_i_7_n_0\
    );
\IP2Bus_Data[2]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => dac1_common_stat(2),
      I1 => bank3_read(138),
      I2 => bank3_read(139),
      I3 => \IP2Bus_Data[15]_i_9_0\(2),
      O => \IP2Bus_Data[2]_i_70_n_0\
    );
\IP2Bus_Data[2]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_0\(2),
      I1 => bank3_read(193),
      I2 => \adc3_multi_band_reg[0]\,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I4 => \IP2Bus_Data[2]_i_48_0\(2),
      O => \IP2Bus_Data[2]_i_71_n_0\
    );
\IP2Bus_Data[2]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => dac0_common_stat(2),
      I1 => bank1_read(138),
      I2 => bank1_read(139),
      I3 => \IP2Bus_Data[15]_i_12_0\(2),
      O => \IP2Bus_Data[2]_i_72_n_0\
    );
\IP2Bus_Data[2]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF007FFF7F"
    )
        port map (
      I0 => \adc3_multi_band_reg[0]\,
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => \IP2Bus_Data[2]_i_49_0\(2),
      I3 => bank1_read(193),
      I4 => \IP2Bus_Data[31]_i_3_3\(2),
      I5 => bank1_read(192),
      O => \IP2Bus_Data[2]_i_73_n_0\
    );
\IP2Bus_Data[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE0E0C0C"
    )
        port map (
      I0 => bank9_read(133),
      I1 => \IP2Bus_Data[2]_i_25_n_0\,
      I2 => \^bus2ip_addr_reg_reg[16]_5\,
      I3 => adc01_overvol_irq,
      I4 => \IP2Bus_Data[15]_i_5_2\(0),
      I5 => \IP2Bus_Data[15]_i_56_n_0\,
      O => \IP2Bus_Data[2]_i_8_n_0\
    );
\IP2Bus_Data[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF200"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_0\(2),
      I1 => \IP2Bus_Data[3]_i_27_n_0\,
      I2 => \IP2Bus_Data[2]_i_26_n_0\,
      I3 => \IP2Bus_Data[3]_i_29_n_0\,
      I4 => \IP2Bus_Data[2]_i_27_n_0\,
      O => \IP2Bus_Data[2]_i_9_n_0\
    );
\IP2Bus_Data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[19]\,
      I2 => \IP2Bus_Data[30]_i_4_n_0\,
      I3 => \IP2Bus_Data[30]_i_5_n_0\,
      I4 => \IP2Bus_Data_reg[30]\,
      I5 => \IP2Bus_Data[30]_i_7_n_0\,
      O => \adc0_sample_rate_reg[31]\(30)
    );
\IP2Bus_Data[30]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2808080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(30),
      I3 => \IP2Bus_Data[31]_i_3_0\(30),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[30]_i_10_n_0\
    );
\IP2Bus_Data[30]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_0\(30),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_1\(30),
      O => \IP2Bus_Data[30]_i_11_n_0\
    );
\IP2Bus_Data[30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(30),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(30),
      O => \IP2Bus_Data[30]_i_12_n_0\
    );
\IP2Bus_Data[30]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(30),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(30),
      O => \IP2Bus_Data[30]_i_13_n_0\
    );
\IP2Bus_Data[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD3FFFFFFCFFFF"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_RdAck_r_reg(11),
      I2 => axi_RdAck_r_reg(12),
      I3 => axi_RdAck_r_reg(13),
      I4 => axi_RdAck_r_reg(14),
      I5 => axi_RdAck_r_reg(10),
      O => \IP2Bus_Data[30]_i_14_n_0\
    );
\IP2Bus_Data[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_read_req_r_reg_15,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_14,
      I4 => \IP2Bus_Data[12]_i_25_0\,
      I5 => axi_RdAck_r_reg(7),
      O => bank11_read(192)
    );
\IP2Bus_Data[30]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_read_req_r_reg_15,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => \IP2Bus_Data[15]_i_29_1\,
      I4 => \IP2Bus_Data[12]_i_25_0\,
      I5 => \IP2Bus_Data[9]_i_30_0\,
      O => bank11_read(193)
    );
\IP2Bus_Data[30]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[31]_i_18_n_0\,
      I2 => \IP2Bus_Data[31]_i_19_n_0\,
      I3 => \IP2Bus_Data[31]_i_20_n_0\,
      O => \IP2Bus_Data[30]_i_17_n_0\
    );
\IP2Bus_Data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(30),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(30),
      I4 => \IP2Bus_Data[31]_i_12_n_0\,
      I5 => \IP2Bus_Data[30]_i_10_n_0\,
      O => \IP2Bus_Data[30]_i_2_n_0\
    );
\IP2Bus_Data[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data[30]_i_11_n_0\,
      I2 => \IP2Bus_Data_reg[3]\,
      I3 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \IP2Bus_Data[30]_i_4_n_0\
    );
\IP2Bus_Data[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFFFFF0FF"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_12_n_0\,
      I1 => \IP2Bus_Data[31]_i_24_n_0\,
      I2 => \IP2Bus_Data[30]_i_13_n_0\,
      I3 => \IP2Bus_Data[31]_i_21_n_0\,
      I4 => \IP2Bus_Data[30]_i_14_n_0\,
      I5 => \IP2Bus_Data_reg[15]_0\,
      O => \IP2Bus_Data[30]_i_5_n_0\
    );
\IP2Bus_Data[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8880000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(30),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(30),
      I4 => \IP2Bus_Data[30]_i_17_n_0\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[30]_i_7_n_0\
    );
\IP2Bus_Data[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_14,
      I4 => \IP2Bus_Data[12]_i_25_0\,
      I5 => axi_RdAck_r_reg(7),
      O => bank1_read(192)
    );
\IP2Bus_Data[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => \IP2Bus_Data[15]_i_29_1\,
      I4 => \IP2Bus_Data[12]_i_25_0\,
      I5 => \IP2Bus_Data[9]_i_30_0\,
      O => bank1_read(193)
    );
\IP2Bus_Data[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]\,
      I1 => \IP2Bus_Data[4]_i_7_n_0\,
      I2 => \IP2Bus_Data[4]_i_9_n_0\,
      I3 => \IP2Bus_Data[31]_i_28_n_0\,
      O => \IP2Bus_Data[31]_i_10_n_0\
    );
\IP2Bus_Data[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(31),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(31),
      O => \IP2Bus_Data[31]_i_11_n_0\
    );
\IP2Bus_Data[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_29_n_0\,
      I1 => \IP2Bus_Data[13]_i_8_n_0\,
      I2 => \IP2Bus_Data[4]_i_23_n_0\,
      O => \IP2Bus_Data[31]_i_12_n_0\
    );
\IP2Bus_Data[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2808080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_30_n_0\,
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[31]_i_3_1\(31),
      I3 => \IP2Bus_Data[31]_i_3_0\(31),
      I4 => bank3_read(193),
      O => \IP2Bus_Data[31]_i_13_n_0\
    );
\IP2Bus_Data[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_9_n_0\,
      I1 => \IP2Bus_Data[3]_i_9_n_0\,
      I2 => \IP2Bus_Data[3]_i_11_n_0\,
      O => \IP2Bus_Data[31]_i_14_n_0\
    );
\IP2Bus_Data[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => \IP2Bus_Data[15]_i_29_1\,
      I4 => \IP2Bus_Data[12]_i_25_0\,
      I5 => \IP2Bus_Data[9]_i_30_0\,
      O => bank9_read(193)
    );
\IP2Bus_Data[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_14,
      I4 => \IP2Bus_Data[12]_i_25_0\,
      I5 => axi_RdAck_r_reg(7),
      O => bank9_read(192)
    );
\IP2Bus_Data[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(31),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(31),
      O => \IP2Bus_Data[31]_i_17_n_0\
    );
\IP2Bus_Data[31]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => adc3_restart_reg,
      I2 => \IP2Bus_Data[0]_i_23_0\,
      I3 => adc3_reset_reg,
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[31]_i_18_n_0\
    );
\IP2Bus_Data[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \adc3_multi_band_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => bank11_read(193),
      I3 => bank11_read(192),
      I4 => \IP2Bus_Data[31]_i_36_n_0\,
      I5 => \IP2Bus_Data[31]_i_37_n_0\,
      O => \IP2Bus_Data[31]_i_19_n_0\
    );
\IP2Bus_Data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBBAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_n_0\,
      I2 => \IP2Bus_Data[31]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[31]\,
      I4 => \IP2Bus_Data[31]_i_7_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \adc0_sample_rate_reg[31]\(31)
    );
\IP2Bus_Data[31]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_38_n_0\,
      I1 => \IP2Bus_Data[31]_i_39_n_0\,
      I2 => adc3_cmn_irq_en_reg,
      I3 => \^bus2ip_addr_reg_reg[15]_0\,
      I4 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[31]_i_20_n_0\
    );
\IP2Bus_Data[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_41_n_0\,
      I1 => \IP2Bus_Data[31]_i_42_n_0\,
      I2 => \IP2Bus_Data[3]_i_18_n_0\,
      I3 => \IP2Bus_Data_reg[2]_0\,
      O => \IP2Bus_Data[31]_i_21_n_0\
    );
\IP2Bus_Data[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(31),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(31),
      O => \IP2Bus_Data[31]_i_22_n_0\
    );
\IP2Bus_Data[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(31),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_7_3\(31),
      O => \IP2Bus_Data[31]_i_23_n_0\
    );
\IP2Bus_Data[31]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_45_n_0\,
      I1 => \IP2Bus_Data[31]_i_46_n_0\,
      I2 => \IP2Bus_Data[2]_i_17_n_0\,
      O => \IP2Bus_Data[31]_i_24_n_0\
    );
\IP2Bus_Data[31]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_RdAck_r_reg(5),
      I2 => axi_RdAck_r_reg(3),
      I3 => axi_RdAck_r_reg(6),
      I4 => axi_timeout_en_reg_0,
      O => bank0_read(65)
    );
\IP2Bus_Data[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFFF"
    )
        port map (
      I0 => bank0_read(33),
      I1 => \IP2Bus_Data[16]_i_17_n_0\,
      I2 => \IP2Bus_Data[0]_i_24_n_0\,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I4 => bank0_read(65),
      I5 => bank0_read(42),
      O => \IP2Bus_Data[31]_i_28_n_0\
    );
\IP2Bus_Data[31]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020A0A000000000"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_36_n_0\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \IP2Bus_Data[31]_i_48_n_0\,
      I3 => axi_read_req_r_reg_2,
      I4 => \axi_read_req_r_i_2__5_n_0\,
      I5 => \IP2Bus_Data[15]_i_46_n_0\,
      O => \IP2Bus_Data[31]_i_29_n_0\
    );
\IP2Bus_Data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444FFFFF444"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => \IP2Bus_Data[31]_i_10_n_0\,
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \IP2Bus_Data[31]_i_12_n_0\,
      I4 => \IP2Bus_Data[31]_i_13_n_0\,
      I5 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[31]_i_3_n_0\
    );
\IP2Bus_Data[31]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_31_n_0\,
      I1 => \IP2Bus_Data[0]_i_6_0\,
      I2 => \IP2Bus_Data[15]_i_33_n_0\,
      I3 => \IP2Bus_Data[15]_i_29_n_0\,
      I4 => \IP2Bus_Data_reg[1]\,
      I5 => \IP2Bus_Data_reg[13]\,
      O => \IP2Bus_Data[31]_i_30_n_0\
    );
\IP2Bus_Data[31]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_read_req_tog_reg,
      I2 => \IP2Bus_Data[15]_i_29_1\,
      I3 => axi_RdAck_r_reg(0),
      I4 => \IP2Bus_Data[12]_i_25_0\,
      I5 => axi_RdAck_r_reg(7),
      O => bank3_read(192)
    );
\IP2Bus_Data[31]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_read_req_tog_reg,
      I2 => \IP2Bus_Data[15]_i_29_1\,
      I3 => \IP2Bus_Data[12]_i_25_0\,
      I4 => axi_RdAck_r_reg(7),
      I5 => axi_RdAck_r_reg(0),
      O => bank3_read(193)
    );
\IP2Bus_Data[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => axi_read_req_r_reg_11,
      O => \IP2Bus_Data[31]_i_36_n_0\
    );
\IP2Bus_Data[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => bank11_read(138),
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => \adc3_cmn_en_reg[0]\,
      I3 => \adc3_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[31]_i_37_n_0\
    );
\IP2Bus_Data[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => axi_read_req_r_reg_1,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => axi_RdAck_r_reg_0,
      O => \IP2Bus_Data[31]_i_38_n_0\
    );
\IP2Bus_Data[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0037"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => \adc3_slice1_irq_en_reg[2]\,
      I3 => \^bus2ip_addr_reg_reg[15]_1\(2),
      O => \IP2Bus_Data[31]_i_39_n_0\
    );
\IP2Bus_Data[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[31]_1\(31),
      I2 => bank9_read(193),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data_reg[31]_0\(31),
      O => \IP2Bus_Data[31]_i_4_n_0\
    );
\IP2Bus_Data[31]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => axi_read_req_r_reg_5,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[31]_i_40_n_0\
    );
\IP2Bus_Data[31]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \adc3_multi_band_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => bank15_read(193),
      I3 => bank15_read(192),
      I4 => \IP2Bus_Data[12]_i_44_n_0\,
      I5 => \IP2Bus_Data[12]_i_43_n_0\,
      O => \IP2Bus_Data[31]_i_41_n_0\
    );
\IP2Bus_Data[31]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_39_n_0\,
      I1 => \IP2Bus_Data[31]_i_50_n_0\,
      I2 => axi_read_req_r_reg_2,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \IP2Bus_Data[31]_i_51_n_0\,
      O => \IP2Bus_Data[31]_i_42_n_0\
    );
\IP2Bus_Data[31]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_12,
      I2 => axi_read_req_r_reg_13,
      I3 => axi_read_req_r_reg_14,
      I4 => \IP2Bus_Data[12]_i_25_0\,
      I5 => axi_RdAck_r_reg(7),
      O => bank15_read(192)
    );
\IP2Bus_Data[31]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_12,
      I2 => axi_read_req_r_reg_13,
      I3 => \IP2Bus_Data[15]_i_29_1\,
      I4 => \IP2Bus_Data[12]_i_25_0\,
      I5 => \IP2Bus_Data[9]_i_30_0\,
      O => bank15_read(193)
    );
\IP2Bus_Data[31]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0111FFFFFFFF"
    )
        port map (
      I0 => bank13_read(192),
      I1 => bank13_read(193),
      I2 => \^bus2ip_addr_reg_reg[15]\,
      I3 => \adc3_multi_band_reg[0]\,
      I4 => \IP2Bus_Data[12]_i_32_n_0\,
      I5 => \IP2Bus_Data[12]_i_33_n_0\,
      O => \IP2Bus_Data[31]_i_45_n_0\
    );
\IP2Bus_Data[31]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000880888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_52_n_0\,
      I1 => \IP2Bus_Data[31]_i_53_n_0\,
      I2 => axi_read_req_r_reg_2,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => adc3_cmn_irq_en_reg,
      I5 => \IP2Bus_Data[31]_i_54_n_0\,
      O => \IP2Bus_Data[31]_i_46_n_0\
    );
\IP2Bus_Data[31]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_timeout_en_reg_0,
      I2 => axi_RdAck_r_reg(6),
      I3 => axi_RdAck_r_reg(5),
      I4 => axi_RdAck_r_reg(3),
      O => bank0_read(33)
    );
\IP2Bus_Data[31]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \adc3_slice1_irq_en_reg[2]\,
      I1 => \IP2Bus_Data[15]_i_48_0\,
      I2 => \axi_read_req_r_i_2__5_n_0\,
      O => \IP2Bus_Data[31]_i_48_n_0\
    );
\IP2Bus_Data[31]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_read_req_r_reg_15,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_8,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_RdAck_r_reg(7),
      O => bank11_read(138)
    );
\IP2Bus_Data[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_17_n_0\,
      I1 => \IP2Bus_Data[31]_i_18_n_0\,
      I2 => \IP2Bus_Data[31]_i_19_n_0\,
      I3 => \IP2Bus_Data[31]_i_20_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[31]_i_5_n_0\
    );
\IP2Bus_Data[31]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => axi_read_req_r_reg_5,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[31]_i_50_n_0\
    );
\IP2Bus_Data[31]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_48_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[31]_i_51_n_0\
    );
\IP2Bus_Data[31]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => axi_read_req_r_reg_1,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => axi_RdAck_r_reg_0,
      O => \IP2Bus_Data[31]_i_52_n_0\
    );
\IP2Bus_Data[31]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_7\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[15]\,
      O => \IP2Bus_Data[31]_i_53_n_0\
    );
\IP2Bus_Data[31]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => axi_read_req_r_reg_5,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[15]\,
      O => \IP2Bus_Data[31]_i_54_n_0\
    );
\IP2Bus_Data[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000F8888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_21_n_0\,
      I1 => \IP2Bus_Data[31]_i_22_n_0\,
      I2 => \IP2Bus_Data[31]_i_23_n_0\,
      I3 => \IP2Bus_Data[31]_i_24_n_0\,
      I4 => \IP2Bus_Data_reg[15]_0\,
      I5 => \IP2Bus_Data_reg[15]\,
      O => \IP2Bus_Data[31]_i_7_n_0\
    );
\IP2Bus_Data[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E401E000E401E0"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(13),
      I3 => axi_RdAck_r_reg(14),
      I4 => axi_RdAck_r_reg(10),
      I5 => Bus2IP_RdCE,
      O => \IP2Bus_Data[31]_i_8_n_0\
    );
\IP2Bus_Data[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => irq_enables(6),
      I1 => bank0_read(65),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I3 => \IP2Bus_Data[31]_i_3_4\,
      O => \IP2Bus_Data[31]_i_9_n_0\
    );
\IP2Bus_Data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44545555"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_2_n_0\,
      I1 => \IP2Bus_Data[3]_i_3_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data[3]_i_5_n_0\,
      I4 => \IP2Bus_Data_reg[3]\,
      I5 => \IP2Bus_Data[3]_i_6_n_0\,
      O => \adc0_sample_rate_reg[31]\(3)
    );
\IP2Bus_Data[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4544FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_32_n_0\,
      I1 => \IP2Bus_Data[15]_i_56_n_0\,
      I2 => \IP2Bus_Data[3]_i_33_n_0\,
      I3 => \IP2Bus_Data[3]_i_34_n_0\,
      I4 => \IP2Bus_Data[3]_i_35_n_0\,
      O => \IP2Bus_Data[3]_i_10_n_0\
    );
\IP2Bus_Data[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A2A00000000"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_36_n_0\,
      I1 => axi_RdAck_r_reg_0,
      I2 => \axi_read_req_r_i_2__4_n_0\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => \IP2Bus_Data[0]_i_23_0\,
      I5 => \IP2Bus_Data_reg[0]_0\,
      O => \IP2Bus_Data[3]_i_11_n_0\
    );
\IP2Bus_Data[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => adc1_do_mon(3),
      I1 => \IP2Bus_Data_reg[31]\,
      I2 => \IP2Bus_Data[8]_i_16_n_0\,
      O => \IP2Bus_Data[3]_i_12_n_0\
    );
\IP2Bus_Data[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2AAA2A22222222"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_37_n_0\,
      I1 => \IP2Bus_Data[2]_i_17_n_0\,
      I2 => \IP2Bus_Data[31]_i_46_n_0\,
      I3 => \IP2Bus_Data[3]_i_38_n_0\,
      I4 => \IP2Bus_Data[3]_i_39_n_0\,
      I5 => \IP2Bus_Data[3]_i_40_n_0\,
      O => \IP2Bus_Data[3]_i_14_n_0\
    );
\IP2Bus_Data[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555700000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_0\,
      I1 => adc3_reset_reg,
      I2 => \IP2Bus_Data[0]_i_23_0\,
      I3 => adc3_restart_reg,
      I4 => \adc3_start_stage_reg[0]\,
      I5 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[3]_i_15_n_0\
    );
\IP2Bus_Data[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000015FF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_41_n_0\,
      I1 => \IP2Bus_Data[3]_i_42_n_0\,
      I2 => \IP2Bus_Data[31]_i_19_n_0\,
      I3 => \IP2Bus_Data[3]_i_43_n_0\,
      I4 => \IP2Bus_Data[3]_i_44_n_0\,
      I5 => \IP2Bus_Data[3]_i_45_n_0\,
      O => \IP2Bus_Data[3]_i_16_n_0\
    );
\IP2Bus_Data[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0800"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_0\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => adc3_restart_reg,
      I3 => \IP2Bus_Data[3]_i_3_0\(3),
      I4 => \IP2Bus_Data[3]_i_46_n_0\,
      I5 => \IP2Bus_Data[3]_i_47_n_0\,
      O => \IP2Bus_Data[3]_i_17_n_0\
    );
\IP2Bus_Data[3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => adc3_restart_reg,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \IP2Bus_Data[0]_i_23_0\,
      O => \IP2Bus_Data[3]_i_18_n_0\
    );
\IP2Bus_Data[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0E0000EE0E"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_48_n_0\,
      I1 => \IP2Bus_Data[3]_i_49_n_0\,
      I2 => adc33_irq_en,
      I3 => \IP2Bus_Data[3]_i_50_n_0\,
      I4 => \IP2Bus_Data[3]_i_5_0\,
      I5 => \IP2Bus_Data[3]_i_51_n_0\,
      O => \IP2Bus_Data[3]_i_19_n_0\
    );
\IP2Bus_Data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10555555FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_7_n_0\,
      I1 => \IP2Bus_Data[3]_i_8_n_0\,
      I2 => \IP2Bus_Data[3]_i_9_n_0\,
      I3 => \IP2Bus_Data[3]_i_10_n_0\,
      I4 => \IP2Bus_Data[3]_i_11_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \IP2Bus_Data[3]_i_2_n_0\
    );
\IP2Bus_Data[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020002"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_42_n_0\,
      I1 => \IP2Bus_Data[3]_i_52_n_0\,
      I2 => \IP2Bus_Data[3]_i_53_n_0\,
      I3 => \IP2Bus_Data[31]_i_41_n_0\,
      I4 => \IP2Bus_Data[3]_i_54_n_0\,
      O => \IP2Bus_Data[3]_i_20_n_0\
    );
\IP2Bus_Data[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440444"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_55_n_0\,
      I1 => \IP2Bus_Data[0]_i_14_0\(1),
      I2 => adc3_reset_reg,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \IP2Bus_Data[11]_i_20_n_0\,
      I5 => \IP2Bus_Data[3]_i_5_1\(3),
      O => \IP2Bus_Data[3]_i_21_n_0\
    );
\IP2Bus_Data[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_61_n_0\,
      I1 => adc3_do_mon(3),
      I2 => \IP2Bus_Data[4]_i_13_n_0\,
      I3 => adc2_do_mon(3),
      O => \IP2Bus_Data[3]_i_22_n_0\
    );
\IP2Bus_Data[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABABABBBBBBBB"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]\,
      I1 => \IP2Bus_Data[3]_i_56_n_0\,
      I2 => \IP2Bus_Data[3]_i_57_n_0\,
      I3 => \IP2Bus_Data[3]_i_58_n_0\,
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[3]_i_59_n_0\,
      O => \IP2Bus_Data[3]_i_23_n_0\
    );
\IP2Bus_Data[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_60_n_0\,
      I1 => \IP2Bus_Data[15]_i_33_n_0\,
      I2 => \IP2Bus_Data[3]_i_61_n_0\,
      I3 => \IP2Bus_Data[3]_i_6_0\(3),
      I4 => \IP2Bus_Data[10]_i_10_n_0\,
      I5 => \IP2Bus_Data[3]_i_62_n_0\,
      O => \IP2Bus_Data[3]_i_24_n_0\
    );
\IP2Bus_Data[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(3),
      I3 => \IP2Bus_Data_reg[1]\,
      O => \IP2Bus_Data[3]_i_26_n_0\
    );
\IP2Bus_Data[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => \IP2Bus_Data[0]_i_23_0\,
      I2 => axi_RdAck_r_reg_0,
      I3 => \axi_read_req_r_i_2__4_n_0\,
      O => \IP2Bus_Data[3]_i_27_n_0\
    );
\IP2Bus_Data[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C80808080808080"
    )
        port map (
      I0 => p_44_in(3),
      I1 => \axi_read_req_r_i_2__4_n_0\,
      I2 => \adc3_start_stage_reg[0]\,
      I3 => \IP2Bus_Data[0]_i_23_0\,
      I4 => mem_data_adc0(3),
      I5 => \IP2Bus_Data[0]_i_16_0\,
      O => \IP2Bus_Data[3]_i_28_n_0\
    );
\IP2Bus_Data[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800880088008000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => \IP2Bus_Data[3]_i_36_n_0\,
      I2 => axi_RdAck_r_reg_0,
      I3 => \axi_read_req_r_i_2__4_n_0\,
      I4 => \adc3_start_stage_reg[0]\,
      I5 => \IP2Bus_Data[0]_i_23_0\,
      O => \IP2Bus_Data[3]_i_29_n_0\
    );
\IP2Bus_Data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5757FF57"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_12_n_0\,
      I1 => \IP2Bus_Data_reg[3]_0\,
      I2 => \IP2Bus_Data[3]_i_14_n_0\,
      I3 => \IP2Bus_Data[3]_i_15_n_0\,
      I4 => \IP2Bus_Data[3]_i_16_n_0\,
      I5 => \IP2Bus_Data[3]_i_17_n_0\,
      O => \IP2Bus_Data[3]_i_3_n_0\
    );
\IP2Bus_Data[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(3),
      I2 => \IP2Bus_Data_reg[8]_0\,
      I3 => dac1_do_mon(3),
      I4 => \^bus2ip_addr_reg_reg[16]_4\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[3]_i_30_n_0\
    );
\IP2Bus_Data[3]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF2F2"
    )
        port map (
      I0 => adc0_common_stat(3),
      I1 => \IP2Bus_Data[12]_i_28_n_0\,
      I2 => \IP2Bus_Data[3]_i_63_n_0\,
      I3 => \IP2Bus_Data[12]_i_27_n_0\,
      I4 => \IP2Bus_Data[15]_i_5_1\(3),
      O => \IP2Bus_Data[3]_i_31_n_0\
    );
\IP2Bus_Data[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFEAFFAAFFEA"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_23_n_0\,
      I1 => \axi_read_req_r_i_2__4_n_0\,
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => \^bus2ip_addr_reg_reg[16]_3\,
      I4 => \IP2Bus_Data[15]_i_5_0\(1),
      I5 => adc00_irq_sync(0),
      O => \IP2Bus_Data[3]_i_32_n_0\
    );
\IP2Bus_Data[3]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
        port map (
      I0 => adc01_irq_sync(0),
      I1 => \^bus2ip_addr_reg_reg[16]_5\,
      I2 => \adc3_slice1_irq_en_reg[2]\,
      I3 => \axi_read_req_r_i_2__4_n_0\,
      I4 => \IP2Bus_Data[15]_i_5_2\(1),
      O => \IP2Bus_Data[3]_i_33_n_0\
    );
\IP2Bus_Data[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F755FFFFF777FFFF"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => adc02_irq_sync(0),
      I3 => \IP2Bus_Data[15]_i_21_0\(1),
      I4 => \IP2Bus_Data[3]_i_64_n_0\,
      I5 => \adc3_slice2_irq_en_reg[2]\,
      O => \IP2Bus_Data[3]_i_34_n_0\
    );
\IP2Bus_Data[3]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFFF7FF"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_1,
      I2 => \IP2Bus_Data[3]_i_10_0\,
      I3 => adc03_irq_en,
      I4 => \adc3_sim_level_reg[0]\,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[3]_i_35_n_0\
    );
\IP2Bus_Data[3]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_timeout_en_reg_0,
      I1 => \IP2Bus_Data[16]_i_16_0\,
      I2 => axi_read_req_r_reg_9,
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => axi_read_req_r_reg_10,
      I5 => axi_RdAck_r_reg(13),
      O => \IP2Bus_Data[3]_i_36_n_0\
    );
\IP2Bus_Data[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B3A3B3B3B3B3B3"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \IP2Bus_Data[2]_i_38_n_0\,
      I2 => \^bus2ip_addr_reg_reg[15]\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => adc3_restart_reg,
      I5 => \IP2Bus_Data[3]_i_14_1\(3),
      O => \IP2Bus_Data[3]_i_37_n_0\
    );
\IP2Bus_Data[3]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDDDDF"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_33_n_0\,
      I1 => \IP2Bus_Data[12]_i_32_n_0\,
      I2 => bank13_read(194),
      I3 => bank13_read(193),
      I4 => bank13_read(192),
      I5 => \IP2Bus_Data[3]_i_66_n_0\,
      O => \IP2Bus_Data[3]_i_38_n_0\
    );
\IP2Bus_Data[3]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4455555544F0F0F0"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_67_n_0\,
      I1 => \IP2Bus_Data[15]_i_22_1\(1),
      I2 => \IP2Bus_Data[3]_i_68_n_0\,
      I3 => \adc3_slice2_irq_en_reg[2]\,
      I4 => \^bus2ip_addr_reg_reg[15]\,
      I5 => \IP2Bus_Data[15]_i_94_n_0\,
      O => \IP2Bus_Data[3]_i_39_n_0\
    );
\IP2Bus_Data[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFE0000EEFEEEFE"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_69_n_0\,
      I1 => \IP2Bus_Data[3]_i_70_n_0\,
      I2 => \IP2Bus_Data[3]_i_71_n_0\,
      I3 => \IP2Bus_Data[3]_i_72_n_0\,
      I4 => \IP2Bus_Data[3]_i_73_n_0\,
      I5 => \IP2Bus_Data[3]_i_14_0\,
      O => \IP2Bus_Data[3]_i_40_n_0\
    );
\IP2Bus_Data[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_74_n_0\,
      I1 => \IP2Bus_Data[31]_i_36_n_0\,
      I2 => \IP2Bus_Data[3]_i_75_n_0\,
      I3 => \IP2Bus_Data[15]_i_7_0\(1),
      I4 => \adc3_slice2_irq_en_reg[2]\,
      I5 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[3]_i_41_n_0\
    );
\IP2Bus_Data[3]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_0\(3),
      I2 => \IP2Bus_Data[31]_i_5_1\(3),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[3]_i_42_n_0\
    );
\IP2Bus_Data[3]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040004040404"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_35_n_0\,
      I1 => \IP2Bus_Data[31]_i_39_n_0\,
      I2 => \IP2Bus_Data[31]_i_38_n_0\,
      I3 => \IP2Bus_Data[10]_i_40_n_0\,
      I4 => \IP2Bus_Data[31]_i_37_n_0\,
      I5 => \IP2Bus_Data[31]_i_36_n_0\,
      O => \IP2Bus_Data[3]_i_43_n_0\
    );
\IP2Bus_Data[3]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022303330223000"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_76_n_0\,
      I1 => \IP2Bus_Data[31]_i_38_n_0\,
      I2 => adc13_irq_en,
      I3 => bank11_read(129),
      I4 => \IP2Bus_Data[31]_i_40_n_0\,
      I5 => \IP2Bus_Data[3]_i_16_1\,
      O => \IP2Bus_Data[3]_i_44_n_0\
    );
\IP2Bus_Data[3]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_16_0\,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => axi_read_req_r_reg_1,
      I3 => axi_RdAck_r_reg_0,
      I4 => \adc3_sim_level_reg[0]\,
      O => \IP2Bus_Data[3]_i_45_n_0\
    );
\IP2Bus_Data[3]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_32_0\(1),
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => \IP2Bus_Data[0]_i_23_0\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => adc3_restart_reg,
      O => \IP2Bus_Data[3]_i_46_n_0\
    );
\IP2Bus_Data[3]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F5F5F7F"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[0]_i_23_0\,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      I3 => adc3_restart_reg,
      I4 => \adc3_start_stage_reg[0]\,
      I5 => adc3_reset_reg,
      O => \IP2Bus_Data[3]_i_47_n_0\
    );
\IP2Bus_Data[3]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFAABFAABFAA"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_39_n_0\,
      I1 => \IP2Bus_Data[15]_i_24_0\(1),
      I2 => adc30_irq_sync(0),
      I3 => \^bus2ip_addr_reg_reg[11]_0\,
      I4 => \adc3_slice0_irq_en_reg[2]\,
      I5 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[3]_i_48_n_0\
    );
\IP2Bus_Data[3]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F070F00000000000"
    )
        port map (
      I0 => adc32_irq_sync(0),
      I1 => \IP2Bus_Data[15]_i_63_0\(1),
      I2 => \IP2Bus_Data[3]_i_78_n_0\,
      I3 => \IP2Bus_Data[31]_i_51_n_0\,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I5 => \IP2Bus_Data[31]_i_50_n_0\,
      O => \IP2Bus_Data[3]_i_49_n_0\
    );
\IP2Bus_Data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00FE"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_18_n_0\,
      I1 => \IP2Bus_Data[3]_i_19_n_0\,
      I2 => \IP2Bus_Data[3]_i_20_n_0\,
      I3 => \IP2Bus_Data[3]_i_21_n_0\,
      I4 => \IP2Bus_Data_reg[2]_0\,
      I5 => \IP2Bus_Data[3]_i_22_n_0\,
      O => \IP2Bus_Data[3]_i_5_n_0\
    );
\IP2Bus_Data[3]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => axi_read_req_r_reg_1,
      I3 => adc3_cmn_irq_en_reg,
      I4 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[3]_i_50_n_0\
    );
\IP2Bus_Data[3]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => axi_RdAck_r_reg_0,
      I2 => axi_read_req_r_reg_1,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[3]_i_51_n_0\
    );
\IP2Bus_Data[3]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_44_n_0\,
      I1 => \IP2Bus_Data[15]_i_25_0\(3),
      I2 => bank15_read(139),
      I3 => bank15_read(138),
      I4 => adc3_common_stat(3),
      O => \IP2Bus_Data[3]_i_52_n_0\
    );
\IP2Bus_Data[3]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAC0C0C0CAC0C0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_98_n_0\,
      I1 => \IP2Bus_Data[15]_i_63_0\(1),
      I2 => bank15_read(135),
      I3 => \^bus2ip_addr_reg_reg[11]_1\,
      I4 => \IP2Bus_Data[15]_i_25_1\(1),
      I5 => adc33_irq_sync(0),
      O => \IP2Bus_Data[3]_i_53_n_0\
    );
\IP2Bus_Data[3]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(3),
      I2 => \IP2Bus_Data[31]_i_7_0\(3),
      I3 => bank15_read(192),
      O => \IP2Bus_Data[3]_i_54_n_0\
    );
\IP2Bus_Data[3]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \IP2Bus_Data[0]_i_23_0\,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[3]_i_55_n_0\
    );
\IP2Bus_Data[3]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FFF4F4F4F"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_52_n_0\,
      I1 => \IP2Bus_Data[3]_i_23_0\(3),
      I2 => \IP2Bus_Data_reg[13]\,
      I3 => \IP2Bus_Data[2]_i_53_n_0\,
      I4 => \IP2Bus_Data[3]_i_23_1\,
      I5 => bank1_read(0),
      O => \IP2Bus_Data[3]_i_56_n_0\
    );
\IP2Bus_Data[3]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7F00"
    )
        port map (
      I0 => dac03_irq_en,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \axi_read_req_r_i_2__5_n_0\,
      I3 => \IP2Bus_Data[4]_i_36_n_0\,
      I4 => \IP2Bus_Data[3]_i_79_n_0\,
      O => \IP2Bus_Data[3]_i_57_n_0\
    );
\IP2Bus_Data[3]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF700"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_80_n_0\,
      I1 => \IP2Bus_Data[13]_i_20_n_0\,
      I2 => \IP2Bus_Data[13]_i_19_n_0\,
      I3 => \IP2Bus_Data[3]_i_81_n_0\,
      I4 => \IP2Bus_Data[13]_i_18_n_0\,
      O => \IP2Bus_Data[3]_i_58_n_0\
    );
\IP2Bus_Data[3]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF01FF"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => adc3_restart_reg,
      I3 => \axi_read_req_r_i_2__5_n_0\,
      I4 => \IP2Bus_Data[0]_i_23_0\,
      O => \IP2Bus_Data[3]_i_59_n_0\
    );
\IP2Bus_Data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[15]_1\(3),
      I2 => \IP2Bus_Data[3]_i_23_n_0\,
      I3 => \IP2Bus_Data[3]_i_24_n_0\,
      I4 => \IP2Bus_Data_reg[2]_1\,
      I5 => \IP2Bus_Data[3]_i_26_n_0\,
      O => \IP2Bus_Data[3]_i_6_n_0\
    );
\IP2Bus_Data[3]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFAAEFEF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_31_n_0\,
      I1 => \IP2Bus_Data[4]_i_35_n_0\,
      I2 => dac13_irq_en,
      I3 => \IP2Bus_Data[3]_i_82_n_0\,
      I4 => \IP2Bus_Data[3]_i_24_0\,
      I5 => \IP2Bus_Data[15]_i_33_n_0\,
      O => \IP2Bus_Data[3]_i_60_n_0\
    );
\IP2Bus_Data[3]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8880000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_1\(3),
      I1 => bank3_read(192),
      I2 => bank3_read(193),
      I3 => \IP2Bus_Data[31]_i_3_0\(3),
      I4 => \IP2Bus_Data[15]_i_29_n_0\,
      I5 => \IP2Bus_Data[3]_i_83_n_0\,
      O => \IP2Bus_Data[3]_i_61_n_0\
    );
\IP2Bus_Data[3]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \IP2Bus_Data[2]_i_21_1\(1),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I3 => \IP2Bus_Data[0]_i_23_0\,
      I4 => \adc3_start_stage_reg[0]\,
      I5 => adc3_restart_reg,
      O => \IP2Bus_Data[3]_i_62_n_0\
    );
\IP2Bus_Data[3]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C008000"
    )
        port map (
      I0 => adc03_irq_sync(0),
      I1 => \axi_read_req_r_i_2__4_n_0\,
      I2 => axi_read_req_r_reg_11,
      I3 => \IP2Bus_Data[15]_i_17_0\(1),
      I4 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[3]_i_63_n_0\
    );
\IP2Bus_Data[3]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_5\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \axi_read_req_r_i_2__4_n_0\,
      O => \IP2Bus_Data[3]_i_64_n_0\
    );
\IP2Bus_Data[3]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_read_req_r_reg_15,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => \IP2Bus_Data[12]_i_25_0\,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_RdAck_r_reg(7),
      O => bank13_read(194)
    );
\IP2Bus_Data[3]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(3),
      I2 => \IP2Bus_Data[31]_i_7_3\(3),
      I3 => bank13_read(192),
      O => \IP2Bus_Data[3]_i_66_n_0\
    );
\IP2Bus_Data[3]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00337333"
    )
        port map (
      I0 => adc23_irq_sync(0),
      I1 => \IP2Bus_Data[15]_i_59_1\(1),
      I2 => axi_read_req_r_reg_11,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => \adc3_slice2_irq_en_reg[2]\,
      O => \IP2Bus_Data[3]_i_67_n_0\
    );
\IP2Bus_Data[3]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => adc2_common_stat(3),
      I1 => bank13_read(138),
      I2 => bank13_read(139),
      I3 => \IP2Bus_Data[15]_i_59_0\(3),
      O => \IP2Bus_Data[3]_i_68_n_0\
    );
\IP2Bus_Data[3]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000500054005400"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => axi_read_req_r_reg_5,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => adc20_irq_sync(0),
      I5 => \IP2Bus_Data[15]_i_22_0\(1),
      O => \IP2Bus_Data[3]_i_69_n_0\
    );
\IP2Bus_Data[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF400"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_27_n_0\,
      I1 => \IP2Bus_Data[7]_i_4_0\(3),
      I2 => \IP2Bus_Data[3]_i_28_n_0\,
      I3 => \IP2Bus_Data[3]_i_29_n_0\,
      I4 => \IP2Bus_Data[3]_i_30_n_0\,
      O => \IP2Bus_Data[3]_i_7_n_0\
    );
\IP2Bus_Data[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FE00FF00FE00"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => axi_read_req_r_reg_1,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => adc3_cmn_irq_en_reg,
      I5 => adc23_irq_en,
      O => \IP2Bus_Data[3]_i_70_n_0\
    );
\IP2Bus_Data[3]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => axi_read_req_r_reg_5,
      O => \IP2Bus_Data[3]_i_71_n_0\
    );
\IP2Bus_Data[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEC00EC00200020"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_40_0\,
      I1 => bank13_read(133),
      I2 => \^bus2ip_addr_reg_reg[14]_6\,
      I3 => \^bus2ip_addr_reg_reg[14]_7\,
      I4 => adc21_irq_sync(0),
      I5 => \IP2Bus_Data[15]_i_60_0\(1),
      O => \IP2Bus_Data[3]_i_72_n_0\
    );
\IP2Bus_Data[3]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => axi_RdAck_r_reg_0,
      I2 => axi_read_req_r_reg_1,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      O => \IP2Bus_Data[3]_i_73_n_0\
    );
\IP2Bus_Data[3]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => adc1_common_stat(3),
      I1 => bank11_read(138),
      I2 => bank11_read(139),
      I3 => \IP2Bus_Data[15]_i_27_0\(3),
      O => \IP2Bus_Data[3]_i_74_n_0\
    );
\IP2Bus_Data[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5044000000000000"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      I2 => adc13_irq_sync(0),
      I3 => axi_read_req_r_reg_11,
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      I5 => \IP2Bus_Data[15]_i_27_1\(1),
      O => \IP2Bus_Data[3]_i_75_n_0\
    );
\IP2Bus_Data[3]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300E222C000"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_44_0\,
      I1 => \^bus2ip_addr_reg_reg[15]_1\(2),
      I2 => adc11_irq_sync(0),
      I3 => \IP2Bus_Data[15]_i_26_1\(1),
      I4 => \^bus2ip_addr_reg_reg[15]_1\(3),
      I5 => bank11_read(133),
      O => \IP2Bus_Data[3]_i_76_n_0\
    );
\IP2Bus_Data[3]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"73FF7FFF"
    )
        port map (
      I0 => adc31_irq_sync(0),
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \IP2Bus_Data[15]_i_48_0\,
      I3 => \IP2Bus_Data[15]_i_24_1\(1),
      I4 => \adc3_slice1_irq_en_reg[2]\,
      O => \IP2Bus_Data[3]_i_78_n_0\
    );
\IP2Bus_Data[3]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74447777"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_3_0\(3),
      I1 => \^bus2ip_addr_reg_reg[16]_7\,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \axi_read_req_r_i_2__5_n_0\,
      I4 => \IP2Bus_Data[3]_i_57_0\,
      O => \IP2Bus_Data[3]_i_79_n_0\
    );
\IP2Bus_Data[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0880000"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data_reg[31]_1\(3),
      I2 => \IP2Bus_Data_reg[31]_0\(3),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data[12]_i_9_n_0\,
      I5 => \IP2Bus_Data[3]_i_31_n_0\,
      O => \IP2Bus_Data[3]_i_8_n_0\
    );
\IP2Bus_Data[3]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(3),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(3),
      O => \IP2Bus_Data[3]_i_80_n_0\
    );
\IP2Bus_Data[3]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => dac0_common_stat(3),
      I1 => bank1_read(138),
      I2 => bank1_read(139),
      I3 => \IP2Bus_Data[15]_i_12_0\(3),
      O => \IP2Bus_Data[3]_i_81_n_0\
    );
\IP2Bus_Data[3]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => axi_RdAck_r_reg_0,
      I2 => axi_read_req_r_reg_1,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      O => \IP2Bus_Data[3]_i_82_n_0\
    );
\IP2Bus_Data[3]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100000001000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_74_n_0\,
      I1 => bank3_read(135),
      I2 => \IP2Bus_Data[15]_i_9_0\(3),
      I3 => bank3_read(139),
      I4 => bank3_read(138),
      I5 => dac1_common_stat(3),
      O => \IP2Bus_Data[3]_i_83_n_0\
    );
\IP2Bus_Data[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000444"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_23_n_0\,
      I1 => \IP2Bus_Data[12]_i_24_n_0\,
      I2 => \axi_read_req_r_i_2__4_n_0\,
      I3 => \adc3_slice1_irq_en_reg[2]\,
      I4 => \^bus2ip_addr_reg_reg[16]_5\,
      I5 => \IP2Bus_Data[15]_i_56_n_0\,
      O => \IP2Bus_Data[3]_i_9_n_0\
    );
\IP2Bus_Data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD00FC55FDFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_n_0\,
      I1 => \IP2Bus_Data[4]_i_3_n_0\,
      I2 => \IP2Bus_Data[4]_i_4_n_0\,
      I3 => \IP2Bus_Data[4]_i_5_n_0\,
      I4 => \IP2Bus_Data_reg[0]\,
      I5 => \IP2Bus_Data[4]_i_6_n_0\,
      O => \adc0_sample_rate_reg[31]\(4)
    );
\IP2Bus_Data[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_14_n_0\,
      I1 => bank0_read(40),
      I2 => \IP2Bus_Data[31]_i_28_n_0\,
      I3 => irq_enables(2),
      I4 => \IP2Bus_Data[4]_i_2_0\,
      I5 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      O => \IP2Bus_Data[4]_i_10_n_0\
    );
\IP2Bus_Data[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0BFF0BFFFFFF00"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_24_n_0\,
      I1 => \IP2Bus_Data[31]_i_41_n_0\,
      I2 => \IP2Bus_Data[4]_i_25_n_0\,
      I3 => \IP2Bus_Data[12]_i_41_n_0\,
      I4 => \IP2Bus_Data[4]_i_26_n_0\,
      I5 => \IP2Bus_Data[31]_i_42_n_0\,
      O => \IP2Bus_Data[4]_i_11_n_0\
    );
\IP2Bus_Data[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_r_reg(14),
      I1 => axi_RdAck_r_reg(10),
      I2 => Bus2IP_RdCE,
      I3 => axi_RdAck_r_reg(13),
      I4 => axi_RdAck_r_reg(12),
      I5 => axi_RdAck_r_reg(11),
      O => \IP2Bus_Data[4]_i_13_n_0\
    );
\IP2Bus_Data[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_27_n_0\,
      I1 => \IP2Bus_Data[31]_i_46_n_0\,
      I2 => \IP2Bus_Data[4]_i_28_n_0\,
      I3 => adc2_cmn_irq_en,
      I4 => \IP2Bus_Data[2]_i_17_n_0\,
      I5 => \IP2Bus_Data_reg[15]_0\,
      O => \IP2Bus_Data[4]_i_14_n_0\
    );
\IP2Bus_Data[4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBABABA"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_29_n_0\,
      I1 => \IP2Bus_Data[12]_i_15_n_0\,
      I2 => \IP2Bus_Data[4]_i_30_n_0\,
      I3 => \IP2Bus_Data[4]_i_31_n_0\,
      I4 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[4]_i_15_n_0\
    );
\IP2Bus_Data[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(4),
      I2 => \IP2Bus_Data_reg[8]_0\,
      I3 => dac1_do_mon(4),
      I4 => \^bus2ip_addr_reg_reg[16]_4\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[4]_i_16_n_0\
    );
\IP2Bus_Data[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_22_n_0\,
      I1 => \IP2Bus_Data[7]_i_4_0\(4),
      I2 => \IP2Bus_Data[4]_i_32_n_0\,
      I3 => \IP2Bus_Data[11]_i_19_n_0\,
      O => \IP2Bus_Data[4]_i_17_n_0\
    );
\IP2Bus_Data[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22F222F222F2"
    )
        port map (
      I0 => adc0_common_stat(4),
      I1 => \IP2Bus_Data[12]_i_28_n_0\,
      I2 => \IP2Bus_Data[15]_i_5_1\(4),
      I3 => \IP2Bus_Data[12]_i_27_n_0\,
      I4 => \IP2Bus_Data[4]_i_33_n_0\,
      I5 => \IP2Bus_Data[12]_i_9_n_0\,
      O => \IP2Bus_Data[4]_i_18_n_0\
    );
\IP2Bus_Data[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(4),
      I3 => \IP2Bus_Data_reg[1]\,
      O => \IP2Bus_Data[4]_i_19_n_0\
    );
\IP2Bus_Data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DDD0DDD0DDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data_reg[15]_1\(4),
      I1 => \IP2Bus_Data[8]_i_7_n_0\,
      I2 => \IP2Bus_Data[4]_i_7_n_0\,
      I3 => \IP2Bus_Data[4]_i_8_n_0\,
      I4 => \IP2Bus_Data[4]_i_9_n_0\,
      I5 => \IP2Bus_Data[4]_i_10_n_0\,
      O => \IP2Bus_Data[4]_i_2_n_0\
    );
\IP2Bus_Data[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA0C00000000"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_34_n_0\,
      I1 => dac1_cmn_irq_en,
      I2 => \IP2Bus_Data[4]_i_35_n_0\,
      I3 => \IP2Bus_Data[15]_i_33_n_0\,
      I4 => \IP2Bus_Data[15]_i_31_n_0\,
      I5 => \IP2Bus_Data[0]_i_6_0\,
      O => \IP2Bus_Data[4]_i_20_n_0\
    );
\IP2Bus_Data[4]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7F00"
    )
        port map (
      I0 => dac0_cmn_irq_en,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \axi_read_req_r_i_2__5_n_0\,
      I3 => \IP2Bus_Data[4]_i_36_n_0\,
      I4 => \IP2Bus_Data[4]_i_37_n_0\,
      O => \IP2Bus_Data[4]_i_21_n_0\
    );
\IP2Bus_Data[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002000A080A08"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_29_n_0\,
      I1 => \IP2Bus_Data[13]_i_19_n_0\,
      I2 => \IP2Bus_Data[13]_i_18_n_0\,
      I3 => \IP2Bus_Data[13]_i_20_n_0\,
      I4 => \IP2Bus_Data[4]_i_38_n_0\,
      I5 => \IP2Bus_Data[4]_i_39_n_0\,
      O => \IP2Bus_Data[4]_i_22_n_0\
    );
\IP2Bus_Data[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333700000000"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_23_0\,
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => adc3_restart_reg,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => adc3_reset_reg,
      I5 => \IP2Bus_Data_reg[13]\,
      O => \IP2Bus_Data[4]_i_23_n_0\
    );
\IP2Bus_Data[4]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(4),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(4),
      O => \IP2Bus_Data[4]_i_24_n_0\
    );
\IP2Bus_Data[4]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_44_n_0\,
      I1 => \IP2Bus_Data[15]_i_25_0\(4),
      I2 => bank15_read(139),
      I3 => bank15_read(138),
      I4 => adc3_common_stat(4),
      O => \IP2Bus_Data[4]_i_25_n_0\
    );
\IP2Bus_Data[4]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_50_n_0\,
      I1 => adc3_cmn_irq_en,
      O => \IP2Bus_Data[4]_i_26_n_0\
    );
\IP2Bus_Data[4]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEAAAE"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_40_n_0\,
      I1 => \IP2Bus_Data[12]_i_33_n_0\,
      I2 => \IP2Bus_Data[4]_i_40_n_0\,
      I3 => \IP2Bus_Data[12]_i_32_n_0\,
      I4 => \IP2Bus_Data[4]_i_41_n_0\,
      O => \IP2Bus_Data[4]_i_27_n_0\
    );
\IP2Bus_Data[4]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => adc3_cmn_irq_en_reg,
      I1 => axi_RdAck_r_reg_0,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => axi_read_req_r_reg_1,
      O => \IP2Bus_Data[4]_i_28_n_0\
    );
\IP2Bus_Data[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[31]_i_18_n_0\,
      I2 => adc1_cmn_irq_en,
      I3 => \IP2Bus_Data[31]_i_38_n_0\,
      I4 => adc3_cmn_irq_en_reg,
      I5 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[4]_i_29_n_0\
    );
\IP2Bus_Data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555F7F7FFF7"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data[4]_i_11_n_0\,
      I2 => \IP2Bus_Data_reg[4]\,
      I3 => adc2_do_mon(4),
      I4 => \IP2Bus_Data[4]_i_13_n_0\,
      I5 => \IP2Bus_Data[30]_i_14_n_0\,
      O => \IP2Bus_Data[4]_i_3_n_0\
    );
\IP2Bus_Data[4]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_36_n_0\,
      I1 => \IP2Bus_Data[15]_i_27_0\(4),
      I2 => bank11_read(139),
      I3 => bank11_read(138),
      I4 => adc1_common_stat(4),
      O => \IP2Bus_Data[4]_i_30_n_0\
    );
\IP2Bus_Data[4]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(4),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(4),
      O => \IP2Bus_Data[4]_i_31_n_0\
    );
\IP2Bus_Data[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57FFDFFFFFFFFF"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_1,
      I2 => adc3_cmn_irq_en_reg,
      I3 => \adc3_sim_level_reg[0]\,
      I4 => adc0_powerup_state_irq,
      I5 => adc0_cmn_irq_en,
      O => \IP2Bus_Data[4]_i_32_n_0\
    );
\IP2Bus_Data[4]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data_reg[31]_1\(4),
      I2 => \IP2Bus_Data_reg[31]_0\(4),
      I3 => bank9_read(192),
      O => \IP2Bus_Data[4]_i_33_n_0\
    );
\IP2Bus_Data[4]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8880000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_1\(4),
      I1 => bank3_read(192),
      I2 => bank3_read(193),
      I3 => \IP2Bus_Data[31]_i_3_0\(4),
      I4 => \IP2Bus_Data[15]_i_29_n_0\,
      I5 => \IP2Bus_Data[4]_i_42_n_0\,
      O => \IP2Bus_Data[4]_i_34_n_0\
    );
\IP2Bus_Data[4]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => axi_read_req_r_reg_1,
      I3 => adc3_cmn_irq_en_reg,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      O => \IP2Bus_Data[4]_i_35_n_0\
    );
\IP2Bus_Data[4]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0037"
    )
        port map (
      I0 => axi_read_req_r_reg_1,
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[16]_7\,
      O => \IP2Bus_Data[4]_i_36_n_0\
    );
\IP2Bus_Data[4]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444777777777777"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_3_0\(4),
      I1 => \^bus2ip_addr_reg_reg[16]_7\,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \axi_read_req_r_i_2__5_n_0\,
      I4 => dac0_cmn_irq_en,
      I5 => dac0_powerup_state_irq,
      O => \IP2Bus_Data[4]_i_37_n_0\
    );
\IP2Bus_Data[4]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(4),
      I2 => \IP2Bus_Data[31]_i_3_2\(4),
      I3 => bank1_read(192),
      O => \IP2Bus_Data[4]_i_38_n_0\
    );
\IP2Bus_Data[4]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => dac0_common_stat(4),
      I1 => bank1_read(138),
      I2 => bank1_read(139),
      I3 => \IP2Bus_Data[15]_i_12_0\(4),
      O => \IP2Bus_Data[4]_i_39_n_0\
    );
\IP2Bus_Data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40554000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \^bus2ip_addr_reg_reg[14]_1\,
      I2 => adc1_do_mon(4),
      I3 => \IP2Bus_Data_reg[15]\,
      I4 => \IP2Bus_Data[4]_i_14_n_0\,
      I5 => \IP2Bus_Data[4]_i_15_n_0\,
      O => \IP2Bus_Data[4]_i_4_n_0\
    );
\IP2Bus_Data[4]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(4),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(4),
      O => \IP2Bus_Data[4]_i_40_n_0\
    );
\IP2Bus_Data[4]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => adc2_common_stat(4),
      I1 => bank13_read(138),
      I2 => bank13_read(139),
      I3 => \IP2Bus_Data[15]_i_59_0\(4),
      O => \IP2Bus_Data[4]_i_41_n_0\
    );
\IP2Bus_Data[4]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100000001000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_74_n_0\,
      I1 => bank3_read(135),
      I2 => \IP2Bus_Data[15]_i_9_0\(4),
      I3 => bank3_read(139),
      I4 => bank3_read(138),
      I5 => dac1_common_stat(4),
      O => \IP2Bus_Data[4]_i_42_n_0\
    );
\IP2Bus_Data[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01115555FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_16_n_0\,
      I1 => \IP2Bus_Data[4]_i_17_n_0\,
      I2 => \IP2Bus_Data[11]_i_9_n_0\,
      I3 => \IP2Bus_Data[4]_i_18_n_0\,
      I4 => \IP2Bus_Data_reg[0]_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \IP2Bus_Data[4]_i_5_n_0\
    );
\IP2Bus_Data[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AB00ABABABAB"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_19_n_0\,
      I1 => \IP2Bus_Data_reg[1]\,
      I2 => \IP2Bus_Data[4]_i_20_n_0\,
      I3 => \IP2Bus_Data[4]_i_21_n_0\,
      I4 => \IP2Bus_Data[4]_i_22_n_0\,
      I5 => \IP2Bus_Data[4]_i_23_n_0\,
      O => \IP2Bus_Data[4]_i_6_n_0\
    );
\IP2Bus_Data[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222AAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_14_n_0\,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => \IP2Bus_Data[15]_i_29_1\,
      I3 => axi_read_req_r_reg_4,
      I4 => \adc3_start_stage_reg[0]\,
      O => \IP2Bus_Data[4]_i_7_n_0\
    );
\IP2Bus_Data[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F507FFFFFFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_r_reg(0),
      I1 => axi_RdAck_r_reg(4),
      I2 => axi_RdAck_r_reg(2),
      I3 => axi_RdAck_r_reg(1),
      I4 => axi_read_req_r_reg_4,
      I5 => \axi_read_req_r_i_2__1_n_0\,
      O => \IP2Bus_Data[4]_i_8_n_0\
    );
\IP2Bus_Data[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888088008800880"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_4,
      I2 => axi_RdAck_r_reg(1),
      I3 => axi_RdAck_r_reg(2),
      I4 => axi_RdAck_r_reg(4),
      I5 => axi_RdAck_r_reg(0),
      O => \IP2Bus_Data[4]_i_9_n_0\
    );
\IP2Bus_Data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABFFABFFABAB"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[5]_i_3_n_0\,
      I3 => \IP2Bus_Data[5]_i_4_n_0\,
      I4 => \IP2Bus_Data[5]_i_5_n_0\,
      I5 => \IP2Bus_Data[5]_i_6_n_0\,
      O => \adc0_sample_rate_reg[31]\(5)
    );
\IP2Bus_Data[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_23_n_0\,
      I1 => \IP2Bus_Data[7]_i_3_0\(5),
      I2 => \^bus2ip_addr_reg_reg[16]_7\,
      O => \IP2Bus_Data[5]_i_10_n_0\
    );
\IP2Bus_Data[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(5),
      I2 => \IP2Bus_Data_reg[8]_0\,
      I3 => dac1_do_mon(5),
      I4 => \^bus2ip_addr_reg_reg[16]_4\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[5]_i_11_n_0\
    );
\IP2Bus_Data[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_0\(5),
      I1 => \IP2Bus_Data[7]_i_22_n_0\,
      I2 => \IP2Bus_Data[5]_i_21_n_0\,
      I3 => \IP2Bus_Data[12]_i_9_n_0\,
      I4 => \IP2Bus_Data[5]_i_22_n_0\,
      I5 => \IP2Bus_Data[11]_i_9_n_0\,
      O => \IP2Bus_Data[5]_i_12_n_0\
    );
\IP2Bus_Data[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \^bus2ip_addr_reg_reg[14]_1\,
      I2 => adc1_do_mon(5),
      I3 => \IP2Bus_Data_reg[15]\,
      O => \IP2Bus_Data[5]_i_13_n_0\
    );
\IP2Bus_Data[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2777277727770000"
    )
        port map (
      I0 => bank13_read(138),
      I1 => adc2_common_stat(5),
      I2 => bank13_read(139),
      I3 => \IP2Bus_Data[15]_i_59_0\(5),
      I4 => \IP2Bus_Data[5]_i_23_n_0\,
      I5 => \IP2Bus_Data[12]_i_32_n_0\,
      O => \IP2Bus_Data[5]_i_14_n_0\
    );
\IP2Bus_Data[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8880000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(5),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(5),
      I4 => \IP2Bus_Data[31]_i_19_n_0\,
      I5 => \IP2Bus_Data[5]_i_24_n_0\,
      O => \IP2Bus_Data[5]_i_15_n_0\
    );
\IP2Bus_Data[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_25_n_0\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(5),
      I3 => \IP2Bus_Data[31]_i_7_0\(5),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_41_n_0\,
      O => \IP2Bus_Data[5]_i_16_n_0\
    );
\IP2Bus_Data[5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_13_n_0\,
      I1 => adc2_do_mon(5),
      I2 => \IP2Bus_Data[13]_i_17_0\,
      I3 => adc3_do_mon(4),
      O => \IP2Bus_Data[5]_i_17_n_0\
    );
\IP2Bus_Data[5]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_9_0\(5),
      I1 => bank3_read(139),
      I2 => bank3_read(138),
      I3 => dac1_common_stat(5),
      I4 => \IP2Bus_Data[15]_i_36_n_0\,
      O => \IP2Bus_Data[5]_i_18_n_0\
    );
\IP2Bus_Data[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_29_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(5),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_1\(5),
      O => \IP2Bus_Data[5]_i_19_n_0\
    );
\IP2Bus_Data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F444F444F444"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[15]_1\(5),
      I2 => irq_enables(3),
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I5 => \IP2Bus_Data_reg[5]\,
      O => \IP2Bus_Data[5]_i_2_n_0\
    );
\IP2Bus_Data[5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400040"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(5),
      I2 => bank1_read(139),
      I3 => bank1_read(138),
      I4 => dac0_common_stat(5),
      O => \IP2Bus_Data[5]_i_20_n_0\
    );
\IP2Bus_Data[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_0\(5),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_1\(5),
      O => \IP2Bus_Data[5]_i_21_n_0\
    );
\IP2Bus_Data[5]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_27_n_0\,
      I1 => \IP2Bus_Data[15]_i_5_1\(5),
      I2 => \IP2Bus_Data[12]_i_28_n_0\,
      I3 => adc0_common_stat(5),
      O => \IP2Bus_Data[5]_i_22_n_0\
    );
\IP2Bus_Data[5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(5),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(5),
      O => \IP2Bus_Data[5]_i_23_n_0\
    );
\IP2Bus_Data[5]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_27_0\(5),
      I1 => bank11_read(139),
      I2 => bank11_read(138),
      I3 => adc1_common_stat(5),
      I4 => \IP2Bus_Data[31]_i_36_n_0\,
      O => \IP2Bus_Data[5]_i_24_n_0\
    );
\IP2Bus_Data[5]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_44_n_0\,
      I1 => \IP2Bus_Data[15]_i_25_0\(5),
      I2 => bank15_read(139),
      I3 => bank15_read(138),
      I4 => adc3_common_stat(5),
      O => \IP2Bus_Data[5]_i_25_n_0\
    );
\IP2Bus_Data[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE0E"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_7_n_0\,
      I1 => \IP2Bus_Data[5]_i_8_n_0\,
      I2 => \IP2Bus_Data[13]_i_7_n_0\,
      I3 => \IP2Bus_Data[5]_i_9_n_0\,
      I4 => \IP2Bus_Data[5]_i_10_n_0\,
      O => \IP2Bus_Data[5]_i_3_n_0\
    );
\IP2Bus_Data[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_11_n_0\,
      I1 => \IP2Bus_Data[5]_i_12_n_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \IP2Bus_Data[5]_i_4_n_0\
    );
\IP2Bus_Data[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544FFFF45444544"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_13_n_0\,
      I1 => \IP2Bus_Data_reg[15]\,
      I2 => \IP2Bus_Data[5]_i_14_n_0\,
      I3 => \IP2Bus_Data[12]_i_14_n_0\,
      I4 => \IP2Bus_Data[12]_i_15_n_0\,
      I5 => \IP2Bus_Data[5]_i_15_n_0\,
      O => \IP2Bus_Data[5]_i_5_n_0\
    );
\IP2Bus_Data[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FFD5"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data[5]_i_16_n_0\,
      I2 => \IP2Bus_Data[12]_i_19_n_0\,
      I3 => \IP2Bus_Data[5]_i_17_n_0\,
      I4 => \IP2Bus_Data[30]_i_14_n_0\,
      O => \IP2Bus_Data[5]_i_6_n_0\
    );
\IP2Bus_Data[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(5),
      I3 => \IP2Bus_Data_reg[1]\,
      O => \IP2Bus_Data[5]_i_7_n_0\
    );
\IP2Bus_Data[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => \IP2Bus_Data_reg[1]\,
      I1 => \IP2Bus_Data[5]_i_18_n_0\,
      I2 => \IP2Bus_Data[5]_i_19_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_n_0\,
      O => \IP2Bus_Data[5]_i_8_n_0\
    );
\IP2Bus_Data[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(5),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(5),
      I4 => \IP2Bus_Data[13]_i_8_n_0\,
      I5 => \IP2Bus_Data[5]_i_20_n_0\,
      O => \IP2Bus_Data[5]_i_9_n_0\
    );
\IP2Bus_Data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABFFABFFABAB"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[6]_i_3_n_0\,
      I3 => \IP2Bus_Data[6]_i_4_n_0\,
      I4 => \IP2Bus_Data[6]_i_5_n_0\,
      I5 => \IP2Bus_Data[6]_i_6_n_0\,
      O => \adc0_sample_rate_reg[31]\(6)
    );
\IP2Bus_Data[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_23_n_0\,
      I1 => \IP2Bus_Data[7]_i_3_0\(6),
      I2 => \^bus2ip_addr_reg_reg[16]_7\,
      O => \IP2Bus_Data[6]_i_10_n_0\
    );
\IP2Bus_Data[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(6),
      I2 => \IP2Bus_Data_reg[8]_0\,
      I3 => dac1_do_mon(6),
      I4 => \^bus2ip_addr_reg_reg[16]_4\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[6]_i_11_n_0\
    );
\IP2Bus_Data[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_0\(6),
      I1 => \IP2Bus_Data[7]_i_22_n_0\,
      I2 => \IP2Bus_Data[6]_i_21_n_0\,
      I3 => \IP2Bus_Data[12]_i_9_n_0\,
      I4 => \IP2Bus_Data[6]_i_22_n_0\,
      I5 => \IP2Bus_Data[11]_i_9_n_0\,
      O => \IP2Bus_Data[6]_i_12_n_0\
    );
\IP2Bus_Data[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \^bus2ip_addr_reg_reg[14]_1\,
      I2 => adc1_do_mon(6),
      I3 => \IP2Bus_Data_reg[15]\,
      O => \IP2Bus_Data[6]_i_13_n_0\
    );
\IP2Bus_Data[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2777277727770000"
    )
        port map (
      I0 => bank13_read(138),
      I1 => adc2_common_stat(6),
      I2 => bank13_read(139),
      I3 => \IP2Bus_Data[15]_i_59_0\(6),
      I4 => \IP2Bus_Data[6]_i_23_n_0\,
      I5 => \IP2Bus_Data[12]_i_32_n_0\,
      O => \IP2Bus_Data[6]_i_14_n_0\
    );
\IP2Bus_Data[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8880000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_1\(6),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_0\(6),
      I4 => \IP2Bus_Data[31]_i_19_n_0\,
      I5 => \IP2Bus_Data[6]_i_24_n_0\,
      O => \IP2Bus_Data[6]_i_15_n_0\
    );
\IP2Bus_Data[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0880000FFFFFFFF"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(6),
      I2 => \IP2Bus_Data[31]_i_7_0\(6),
      I3 => bank15_read(192),
      I4 => \IP2Bus_Data[31]_i_41_n_0\,
      I5 => \IP2Bus_Data[6]_i_25_n_0\,
      O => \IP2Bus_Data[6]_i_16_n_0\
    );
\IP2Bus_Data[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_13_n_0\,
      I1 => adc2_do_mon(6),
      I2 => \IP2Bus_Data[13]_i_17_0\,
      I3 => adc3_do_mon(5),
      O => \IP2Bus_Data[6]_i_17_n_0\
    );
\IP2Bus_Data[6]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_29_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(6),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_1\(6),
      O => \IP2Bus_Data[6]_i_18_n_0\
    );
\IP2Bus_Data[6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_36_n_0\,
      I1 => \IP2Bus_Data[15]_i_9_0\(6),
      I2 => bank3_read(139),
      I3 => bank3_read(138),
      I4 => dac1_common_stat(6),
      O => \IP2Bus_Data[6]_i_19_n_0\
    );
\IP2Bus_Data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F444F444F444"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[15]_1\(6),
      I2 => irq_enables(4),
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I5 => \IP2Bus_Data_reg[6]\,
      O => \IP2Bus_Data[6]_i_2_n_0\
    );
\IP2Bus_Data[6]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400040"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(6),
      I2 => bank1_read(139),
      I3 => bank1_read(138),
      I4 => dac0_common_stat(6),
      O => \IP2Bus_Data[6]_i_20_n_0\
    );
\IP2Bus_Data[6]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_0\(6),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_1\(6),
      O => \IP2Bus_Data[6]_i_21_n_0\
    );
\IP2Bus_Data[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_27_n_0\,
      I1 => \IP2Bus_Data[15]_i_5_1\(6),
      I2 => \IP2Bus_Data[12]_i_28_n_0\,
      I3 => adc0_common_stat(6),
      O => \IP2Bus_Data[6]_i_22_n_0\
    );
\IP2Bus_Data[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(6),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(6),
      O => \IP2Bus_Data[6]_i_23_n_0\
    );
\IP2Bus_Data[6]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_27_0\(6),
      I1 => bank11_read(139),
      I2 => bank11_read(138),
      I3 => adc1_common_stat(6),
      I4 => \IP2Bus_Data[31]_i_36_n_0\,
      O => \IP2Bus_Data[6]_i_24_n_0\
    );
\IP2Bus_Data[6]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_25_0\(6),
      I1 => bank15_read(139),
      I2 => bank15_read(138),
      I3 => adc3_common_stat(6),
      I4 => \IP2Bus_Data[12]_i_44_n_0\,
      O => \IP2Bus_Data[6]_i_25_n_0\
    );
\IP2Bus_Data[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE0E"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_7_n_0\,
      I1 => \IP2Bus_Data[6]_i_8_n_0\,
      I2 => \IP2Bus_Data[13]_i_7_n_0\,
      I3 => \IP2Bus_Data[6]_i_9_n_0\,
      I4 => \IP2Bus_Data[6]_i_10_n_0\,
      O => \IP2Bus_Data[6]_i_3_n_0\
    );
\IP2Bus_Data[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_11_n_0\,
      I1 => \IP2Bus_Data[6]_i_12_n_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \IP2Bus_Data[6]_i_4_n_0\
    );
\IP2Bus_Data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544FFFF45444544"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_13_n_0\,
      I1 => \IP2Bus_Data_reg[15]\,
      I2 => \IP2Bus_Data[6]_i_14_n_0\,
      I3 => \IP2Bus_Data[12]_i_14_n_0\,
      I4 => \IP2Bus_Data[12]_i_15_n_0\,
      I5 => \IP2Bus_Data[6]_i_15_n_0\,
      O => \IP2Bus_Data[6]_i_5_n_0\
    );
\IP2Bus_Data[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FFD5"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data[6]_i_16_n_0\,
      I2 => \IP2Bus_Data[12]_i_19_n_0\,
      I3 => \IP2Bus_Data[6]_i_17_n_0\,
      I4 => \IP2Bus_Data[30]_i_14_n_0\,
      O => \IP2Bus_Data[6]_i_6_n_0\
    );
\IP2Bus_Data[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(6),
      I3 => \IP2Bus_Data_reg[1]\,
      O => \IP2Bus_Data[6]_i_7_n_0\
    );
\IP2Bus_Data[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => \IP2Bus_Data_reg[1]\,
      I1 => \IP2Bus_Data[6]_i_18_n_0\,
      I2 => \IP2Bus_Data[6]_i_19_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_n_0\,
      O => \IP2Bus_Data[6]_i_8_n_0\
    );
\IP2Bus_Data[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(6),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(6),
      I4 => \IP2Bus_Data[13]_i_8_n_0\,
      I5 => \IP2Bus_Data[6]_i_20_n_0\,
      O => \IP2Bus_Data[6]_i_9_n_0\
    );
\IP2Bus_Data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABFFABFFABAB"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_2_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[7]_i_3_n_0\,
      I3 => \IP2Bus_Data[7]_i_4_n_0\,
      I4 => \IP2Bus_Data[7]_i_5_n_0\,
      I5 => \IP2Bus_Data[7]_i_6_n_0\,
      O => \adc0_sample_rate_reg[31]\(7)
    );
\IP2Bus_Data[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_2\(7),
      I1 => bank1_read(192),
      I2 => bank1_read(193),
      I3 => \IP2Bus_Data[31]_i_3_3\(7),
      I4 => \IP2Bus_Data[13]_i_8_n_0\,
      I5 => \IP2Bus_Data[7]_i_21_n_0\,
      O => \IP2Bus_Data[7]_i_10_n_0\
    );
\IP2Bus_Data[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_23_n_0\,
      I1 => \IP2Bus_Data[7]_i_3_0\(7),
      I2 => \^bus2ip_addr_reg_reg[16]_7\,
      O => \IP2Bus_Data[7]_i_11_n_0\
    );
\IP2Bus_Data[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(7),
      I2 => \IP2Bus_Data_reg[8]_0\,
      I3 => dac1_do_mon(7),
      I4 => \^bus2ip_addr_reg_reg[16]_4\,
      I5 => \IP2Bus_Data_reg[3]\,
      O => \IP2Bus_Data[7]_i_12_n_0\
    );
\IP2Bus_Data[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_0\(7),
      I1 => \IP2Bus_Data[7]_i_22_n_0\,
      I2 => \IP2Bus_Data[7]_i_23_n_0\,
      I3 => \IP2Bus_Data[12]_i_9_n_0\,
      I4 => \IP2Bus_Data[7]_i_24_n_0\,
      I5 => \IP2Bus_Data[11]_i_9_n_0\,
      O => \IP2Bus_Data[7]_i_13_n_0\
    );
\IP2Bus_Data[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \^bus2ip_addr_reg_reg[14]_1\,
      I2 => adc1_do_mon(7),
      I3 => \IP2Bus_Data_reg[15]\,
      O => \IP2Bus_Data[7]_i_14_n_0\
    );
\IP2Bus_Data[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2777277727770000"
    )
        port map (
      I0 => bank13_read(138),
      I1 => adc2_common_stat(7),
      I2 => bank13_read(139),
      I3 => \IP2Bus_Data[15]_i_59_0\(7),
      I4 => \IP2Bus_Data[7]_i_25_n_0\,
      I5 => \IP2Bus_Data[12]_i_32_n_0\,
      O => \IP2Bus_Data[7]_i_15_n_0\
    );
\IP2Bus_Data[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_26_n_0\,
      I1 => \IP2Bus_Data[31]_i_5_1\(7),
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_5_0\(7),
      I5 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[7]_i_16_n_0\
    );
\IP2Bus_Data[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_27_n_0\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(7),
      I3 => \IP2Bus_Data[31]_i_7_0\(7),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_41_n_0\,
      O => \IP2Bus_Data[7]_i_17_n_0\
    );
\IP2Bus_Data[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_13_n_0\,
      I1 => adc2_do_mon(7),
      I2 => \IP2Bus_Data[13]_i_17_0\,
      I3 => adc3_do_mon(6),
      O => \IP2Bus_Data[7]_i_18_n_0\
    );
\IP2Bus_Data[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_29_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(7),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_1\(7),
      O => \IP2Bus_Data[7]_i_19_n_0\
    );
\IP2Bus_Data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F444F444F444"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[15]_1\(7),
      I2 => irq_enables(5),
      I3 => \IP2Bus_Data[31]_i_10_n_0\,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I5 => \IP2Bus_Data_reg[7]\,
      O => \IP2Bus_Data[7]_i_2_n_0\
    );
\IP2Bus_Data[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_36_n_0\,
      I1 => \IP2Bus_Data[15]_i_9_0\(7),
      I2 => bank3_read(139),
      I3 => bank3_read(138),
      I4 => dac1_common_stat(7),
      O => \IP2Bus_Data[7]_i_20_n_0\
    );
\IP2Bus_Data[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400040"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(7),
      I2 => bank1_read(139),
      I3 => bank1_read(138),
      I4 => dac0_common_stat(7),
      O => \IP2Bus_Data[7]_i_21_n_0\
    );
\IP2Bus_Data[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_27_n_0\,
      I1 => \axi_read_req_r_i_2__4_n_0\,
      I2 => adc3_reset_reg,
      I3 => adc3_restart_reg,
      O => \IP2Bus_Data[7]_i_22_n_0\
    );
\IP2Bus_Data[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data_reg[31]_1\(7),
      I2 => \IP2Bus_Data_reg[31]_0\(7),
      I3 => bank9_read(192),
      O => \IP2Bus_Data[7]_i_23_n_0\
    );
\IP2Bus_Data[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_27_n_0\,
      I1 => \IP2Bus_Data[15]_i_5_1\(7),
      I2 => \IP2Bus_Data[12]_i_28_n_0\,
      I3 => adc0_common_stat(7),
      O => \IP2Bus_Data[7]_i_24_n_0\
    );
\IP2Bus_Data[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(7),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(7),
      O => \IP2Bus_Data[7]_i_25_n_0\
    );
\IP2Bus_Data[7]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_36_n_0\,
      I1 => \IP2Bus_Data[15]_i_27_0\(7),
      I2 => bank11_read(139),
      I3 => bank11_read(138),
      I4 => adc1_common_stat(7),
      O => \IP2Bus_Data[7]_i_26_n_0\
    );
\IP2Bus_Data[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_44_n_0\,
      I1 => \IP2Bus_Data[15]_i_25_0\(7),
      I2 => bank15_read(139),
      I3 => bank15_read(138),
      I4 => adc3_common_stat(7),
      O => \IP2Bus_Data[7]_i_27_n_0\
    );
\IP2Bus_Data[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE0E"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_8_n_0\,
      I1 => \IP2Bus_Data[7]_i_9_n_0\,
      I2 => \IP2Bus_Data[13]_i_7_n_0\,
      I3 => \IP2Bus_Data[7]_i_10_n_0\,
      I4 => \IP2Bus_Data[7]_i_11_n_0\,
      O => \IP2Bus_Data[7]_i_3_n_0\
    );
\IP2Bus_Data[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_12_n_0\,
      I1 => \IP2Bus_Data[7]_i_13_n_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \IP2Bus_Data[7]_i_4_n_0\
    );
\IP2Bus_Data[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544FFFF45444544"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_14_n_0\,
      I1 => \IP2Bus_Data_reg[15]\,
      I2 => \IP2Bus_Data[7]_i_15_n_0\,
      I3 => \IP2Bus_Data[12]_i_14_n_0\,
      I4 => \IP2Bus_Data[12]_i_15_n_0\,
      I5 => \IP2Bus_Data[7]_i_16_n_0\,
      O => \IP2Bus_Data[7]_i_5_n_0\
    );
\IP2Bus_Data[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FFD5"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data[7]_i_17_n_0\,
      I2 => \IP2Bus_Data[12]_i_19_n_0\,
      I3 => \IP2Bus_Data[7]_i_18_n_0\,
      I4 => \IP2Bus_Data[30]_i_14_n_0\,
      O => \IP2Bus_Data[7]_i_6_n_0\
    );
\IP2Bus_Data[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_14_n_0\,
      I1 => bank0_read(2),
      I2 => \IP2Bus_Data_reg[0]\,
      O => \IP2Bus_Data[7]_i_7_n_0\
    );
\IP2Bus_Data[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(7),
      I3 => \IP2Bus_Data_reg[1]\,
      O => \IP2Bus_Data[7]_i_8_n_0\
    );
\IP2Bus_Data[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => \IP2Bus_Data_reg[1]\,
      I1 => \IP2Bus_Data[7]_i_19_n_0\,
      I2 => \IP2Bus_Data[7]_i_20_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_n_0\,
      O => \IP2Bus_Data[7]_i_9_n_0\
    );
\IP2Bus_Data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_2_n_0\,
      I1 => \IP2Bus_Data[8]_i_3_n_0\,
      I2 => \IP2Bus_Data[8]_i_4_n_0\,
      I3 => \IP2Bus_Data[8]_i_5_n_0\,
      I4 => \IP2Bus_Data[8]_i_6_n_0\,
      I5 => \IP2Bus_Data_reg[8]\,
      O => \adc0_sample_rate_reg[31]\(8)
    );
\IP2Bus_Data[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => \axi_read_req_r_i_2__4_n_0\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => p_44_in(4),
      O => \IP2Bus_Data[8]_i_10_n_0\
    );
\IP2Bus_Data[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_0\(8),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_1\(8),
      I4 => \IP2Bus_Data[12]_i_9_n_0\,
      I5 => \IP2Bus_Data[8]_i_23_n_0\,
      O => \IP2Bus_Data[8]_i_11_n_0\
    );
\IP2Bus_Data[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_RdAck_r_reg(11),
      I2 => axi_RdAck_r_reg(12),
      I3 => axi_RdAck_r_reg(14),
      I4 => axi_RdAck_r_reg(10),
      I5 => Bus2IP_RdCE,
      O => \^bus2ip_addr_reg_reg[16]_4\
    );
\IP2Bus_Data[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_3_0\(0),
      I1 => \IP2Bus_Data[11]_i_20_n_0\,
      I2 => \IP2Bus_Data[8]_i_24_n_0\,
      I3 => \IP2Bus_Data[31]_i_41_n_0\,
      I4 => \IP2Bus_Data[8]_i_25_n_0\,
      I5 => \IP2Bus_Data[11]_i_23_n_0\,
      O => \IP2Bus_Data[8]_i_14_n_0\
    );
\IP2Bus_Data[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_61_n_0\,
      I1 => adc3_do_mon(7),
      I2 => \IP2Bus_Data[4]_i_13_n_0\,
      I3 => adc2_do_mon(8),
      O => \IP2Bus_Data[8]_i_15_n_0\
    );
\IP2Bus_Data[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(14),
      I1 => axi_RdAck_r_reg(10),
      I2 => Bus2IP_RdCE,
      I3 => axi_RdAck_r_reg(13),
      I4 => axi_RdAck_r_reg(12),
      I5 => axi_RdAck_r_reg(11),
      O => \IP2Bus_Data[8]_i_16_n_0\
    );
\IP2Bus_Data[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEEEFEFEFEFE"
    )
        port map (
      I0 => \IP2Bus_Data_reg[15]\,
      I1 => \IP2Bus_Data[8]_i_26_n_0\,
      I2 => \IP2Bus_Data[2]_i_17_n_0\,
      I3 => \IP2Bus_Data[8]_i_27_n_0\,
      I4 => \IP2Bus_Data[8]_i_28_n_0\,
      I5 => \IP2Bus_Data[13]_i_33_n_0\,
      O => \IP2Bus_Data[8]_i_17_n_0\
    );
\IP2Bus_Data[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A8A8AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_29_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => \IP2Bus_Data[8]_i_30_n_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      I4 => \IP2Bus_Data[8]_i_31_n_0\,
      I5 => \IP2Bus_Data[31]_i_18_n_0\,
      O => \IP2Bus_Data[8]_i_18_n_0\
    );
\IP2Bus_Data[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004444400000000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_31_n_0\,
      I1 => \IP2Bus_Data[15]_i_33_n_0\,
      I2 => \IP2Bus_Data[8]_i_32_n_0\,
      I3 => \IP2Bus_Data[15]_i_35_n_0\,
      I4 => \IP2Bus_Data[8]_i_33_n_0\,
      I5 => \IP2Bus_Data[15]_i_36_n_0\,
      O => \IP2Bus_Data[8]_i_19_n_0\
    );
\IP2Bus_Data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFBAFFBA00"
    )
        port map (
      I0 => bank0_read(0),
      I1 => \IP2Bus_Data[8]_i_7_n_0\,
      I2 => \IP2Bus_Data_reg[15]_1\(8),
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data[8]_i_8_n_0\,
      I5 => \IP2Bus_Data[8]_i_9_n_0\,
      O => \IP2Bus_Data[8]_i_2_n_0\
    );
\IP2Bus_Data[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[13]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(8),
      I3 => \IP2Bus_Data_reg[1]\,
      O => \IP2Bus_Data[8]_i_20_n_0\
    );
\IP2Bus_Data[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(8),
      I2 => \IP2Bus_Data[31]_i_3_2\(8),
      I3 => bank1_read(192),
      O => \IP2Bus_Data[8]_i_21_n_0\
    );
\IP2Bus_Data[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400040"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(8),
      I2 => bank1_read(139),
      I3 => bank1_read(138),
      I4 => dac0_common_stat(8),
      O => \IP2Bus_Data[8]_i_22_n_0\
    );
\IP2Bus_Data[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_27_n_0\,
      I1 => \IP2Bus_Data[15]_i_5_1\(8),
      I2 => \IP2Bus_Data[12]_i_28_n_0\,
      I3 => adc0_common_stat(8),
      O => \IP2Bus_Data[8]_i_23_n_0\
    );
\IP2Bus_Data[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(8),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(8),
      O => \IP2Bus_Data[8]_i_24_n_0\
    );
\IP2Bus_Data[8]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_44_n_0\,
      I1 => \IP2Bus_Data[15]_i_25_0\(8),
      I2 => bank15_read(139),
      I3 => bank15_read(138),
      I4 => adc3_common_stat(8),
      O => \IP2Bus_Data[8]_i_25_n_0\
    );
\IP2Bus_Data[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_17_n_0\,
      I1 => \IP2Bus_Data[11]_i_28_n_0\,
      I2 => \IP2Bus_Data[11]_i_4_0\(0),
      I3 => \IP2Bus_Data_reg[15]_0\,
      O => \IP2Bus_Data[8]_i_26_n_0\
    );
\IP2Bus_Data[8]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_33_n_0\,
      I1 => \IP2Bus_Data[15]_i_59_0\(8),
      I2 => bank13_read(139),
      I3 => bank13_read(138),
      I4 => adc2_common_stat(8),
      O => \IP2Bus_Data[8]_i_27_n_0\
    );
\IP2Bus_Data[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_33_n_0\,
      I1 => \IP2Bus_Data[31]_i_7_3\(8),
      I2 => bank13_read(192),
      I3 => bank13_read(193),
      I4 => \IP2Bus_Data[31]_i_7_2\(8),
      I5 => \IP2Bus_Data[12]_i_32_n_0\,
      O => \IP2Bus_Data[8]_i_28_n_0\
    );
\IP2Bus_Data[8]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      I3 => \IP2Bus_Data[11]_i_14_0\(0),
      I4 => adc3_restart_reg,
      O => \IP2Bus_Data[8]_i_29_n_0\
    );
\IP2Bus_Data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_10_n_0\,
      I1 => \IP2Bus_Data[8]_i_11_n_0\,
      I2 => \IP2Bus_Data[11]_i_9_n_0\,
      I3 => \IP2Bus_Data_reg[0]_0\,
      I4 => \^bus2ip_addr_reg_reg[16]_4\,
      I5 => dac1_do_mon(8),
      O => \IP2Bus_Data[8]_i_3_n_0\
    );
\IP2Bus_Data[8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_36_n_0\,
      I1 => \IP2Bus_Data[15]_i_27_0\(8),
      I2 => bank11_read(139),
      I3 => bank11_read(138),
      I4 => adc1_common_stat(8),
      O => \IP2Bus_Data[8]_i_30_n_0\
    );
\IP2Bus_Data[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_0\(8),
      I2 => \IP2Bus_Data[31]_i_5_1\(8),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[8]_i_31_n_0\
    );
\IP2Bus_Data[8]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_1\(8),
      I1 => bank3_read(192),
      I2 => bank3_read(193),
      I3 => \IP2Bus_Data[31]_i_3_0\(8),
      O => \IP2Bus_Data[8]_i_32_n_0\
    );
\IP2Bus_Data[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => dac1_common_stat(8),
      I1 => bank3_read(138),
      I2 => bank3_read(139),
      I3 => \IP2Bus_Data[15]_i_9_0\(8),
      O => \IP2Bus_Data[8]_i_33_n_0\
    );
\IP2Bus_Data[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \IP2Bus_Data_reg[8]_0\,
      I1 => adc0_do_mon(8),
      I2 => \^bus2ip_addr_reg_reg[16]_1\,
      O => \IP2Bus_Data[8]_i_4_n_0\
    );
\IP2Bus_Data[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880008"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => \IP2Bus_Data_reg[2]\,
      I2 => \IP2Bus_Data[8]_i_14_n_0\,
      I3 => \IP2Bus_Data_reg[2]_0\,
      I4 => \IP2Bus_Data[8]_i_15_n_0\,
      O => \IP2Bus_Data[8]_i_5_n_0\
    );
\IP2Bus_Data[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080AAAAAA80AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\,
      I1 => adc1_do_mon(8),
      I2 => \IP2Bus_Data[8]_i_16_n_0\,
      I3 => \IP2Bus_Data[8]_i_17_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data[8]_i_18_n_0\,
      O => \IP2Bus_Data[8]_i_6_n_0\
    );
\IP2Bus_Data[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bank0_read(2),
      I1 => \IP2Bus_Data[15]_i_14_n_0\,
      O => \IP2Bus_Data[8]_i_7_n_0\
    );
\IP2Bus_Data[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8A88"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_6_0\,
      I1 => \IP2Bus_Data[8]_i_19_n_0\,
      I2 => \IP2Bus_Data[10]_i_10_n_0\,
      I3 => \IP2Bus_Data[11]_i_5_0\(0),
      I4 => \IP2Bus_Data_reg[1]\,
      I5 => \IP2Bus_Data[8]_i_20_n_0\,
      O => \IP2Bus_Data[8]_i_8_n_0\
    );
\IP2Bus_Data[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF44444444444"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_8_n_0\,
      I1 => \IP2Bus_Data[11]_i_5_1\(0),
      I2 => \IP2Bus_Data[8]_i_21_n_0\,
      I3 => \IP2Bus_Data[13]_i_8_n_0\,
      I4 => \IP2Bus_Data[8]_i_22_n_0\,
      I5 => \IP2Bus_Data[13]_i_7_n_0\,
      O => \IP2Bus_Data[8]_i_9_n_0\
    );
\IP2Bus_Data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0EFFFFFE0EFE0E"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_2_n_0\,
      I1 => \IP2Bus_Data[9]_i_3_n_0\,
      I2 => \IP2Bus_Data_reg[0]\,
      I3 => \IP2Bus_Data[9]_i_4_n_0\,
      I4 => \IP2Bus_Data[9]_i_5_n_0\,
      I5 => \IP2Bus_Data_reg[8]\,
      O => \adc0_sample_rate_reg[31]\(9)
    );
\IP2Bus_Data[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => \IP2Bus_Data_reg[1]\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(9),
      I3 => \IP2Bus_Data_reg[13]\,
      O => \IP2Bus_Data[9]_i_10_n_0\
    );
\IP2Bus_Data[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_13_n_0\,
      I1 => \IP2Bus_Data[4]_i_9_n_0\,
      I2 => \IP2Bus_Data[16]_i_14_n_0\,
      I3 => \IP2Bus_Data[4]_i_7_n_0\,
      O => \IP2Bus_Data[9]_i_11_n_0\
    );
\IP2Bus_Data[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222022202020202"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_18_n_0\,
      I1 => \IP2Bus_Data[9]_i_5_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => \IP2Bus_Data[11]_i_9_n_0\,
      I4 => \IP2Bus_Data[9]_i_20_n_0\,
      I5 => \IP2Bus_Data[9]_i_21_n_0\,
      O => \IP2Bus_Data[9]_i_12_n_0\
    );
\IP2Bus_Data[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55454444FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_22_n_0\,
      I1 => \IP2Bus_Data_reg[2]_0\,
      I2 => \IP2Bus_Data[11]_i_23_n_0\,
      I3 => \IP2Bus_Data[9]_i_23_n_0\,
      I4 => \IP2Bus_Data[9]_i_24_n_0\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[9]_i_13_n_0\
    );
\IP2Bus_Data[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[8]_i_16_n_0\,
      I2 => adc1_do_mon(9),
      O => \IP2Bus_Data[9]_i_14_n_0\
    );
\IP2Bus_Data[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000455"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[13]_i_33_n_0\,
      I2 => \IP2Bus_Data[9]_i_25_n_0\,
      I3 => \IP2Bus_Data[2]_i_17_n_0\,
      I4 => \IP2Bus_Data[9]_i_26_n_0\,
      I5 => \IP2Bus_Data_reg[15]\,
      O => \IP2Bus_Data[9]_i_15_n_0\
    );
\IP2Bus_Data[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_18_n_0\,
      I1 => \IP2Bus_Data[9]_i_27_n_0\,
      I2 => \IP2Bus_Data[31]_i_20_n_0\,
      I3 => \IP2Bus_Data[9]_i_28_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[9]_i_16_n_0\
    );
\IP2Bus_Data[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_36_n_0\,
      I1 => \IP2Bus_Data[15]_i_9_0\(9),
      I2 => bank3_read(139),
      I3 => bank3_read(138),
      I4 => dac1_common_stat(9),
      O => \IP2Bus_Data[9]_i_17_n_0\
    );
\IP2Bus_Data[9]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \IP2Bus_Data_reg[8]_0\,
      I1 => adc0_do_mon(9),
      I2 => \^bus2ip_addr_reg_reg[16]_1\,
      O => \IP2Bus_Data[9]_i_18_n_0\
    );
\IP2Bus_Data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800FFFFF800F800"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_6_n_0\,
      I1 => \IP2Bus_Data[13]_i_8_n_0\,
      I2 => \IP2Bus_Data[9]_i_7_n_0\,
      I3 => \IP2Bus_Data[13]_i_7_n_0\,
      I4 => \IP2Bus_Data[10]_i_8_n_0\,
      I5 => \IP2Bus_Data[11]_i_5_1\(1),
      O => \IP2Bus_Data[9]_i_2_n_0\
    );
\IP2Bus_Data[9]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_29_n_0\,
      I1 => \IP2Bus_Data[15]_i_51_n_0\,
      I2 => \IP2Bus_Data[10]_i_33_n_0\,
      I3 => \IP2Bus_Data[12]_i_26_n_0\,
      I4 => \IP2Bus_Data[9]_i_30_n_0\,
      O => \IP2Bus_Data[9]_i_20_n_0\
    );
\IP2Bus_Data[9]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => \axi_read_req_r_i_2__4_n_0\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => p_44_in(5),
      O => \IP2Bus_Data[9]_i_21_n_0\
    );
\IP2Bus_Data[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_61_n_0\,
      I1 => adc3_do_mon(8),
      I2 => \IP2Bus_Data[4]_i_13_n_0\,
      I3 => adc2_do_mon(9),
      O => \IP2Bus_Data[9]_i_22_n_0\
    );
\IP2Bus_Data[9]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_31_n_0\,
      I1 => \IP2Bus_Data[12]_i_42_n_0\,
      I2 => \IP2Bus_Data[12]_i_43_n_0\,
      I3 => \IP2Bus_Data[9]_i_32_n_0\,
      I4 => \IP2Bus_Data[12]_i_44_n_0\,
      O => \IP2Bus_Data[9]_i_23_n_0\
    );
\IP2Bus_Data[9]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_20_n_0\,
      I1 => \IP2Bus_Data[11]_i_3_0\(1),
      O => \IP2Bus_Data[9]_i_24_n_0\
    );
\IP2Bus_Data[9]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_33_n_0\,
      I1 => \IP2Bus_Data[12]_i_32_n_0\,
      I2 => \IP2Bus_Data[9]_i_34_n_0\,
      I3 => \IP2Bus_Data[12]_i_33_n_0\,
      O => \IP2Bus_Data[9]_i_25_n_0\
    );
\IP2Bus_Data[9]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_17_n_0\,
      I1 => \IP2Bus_Data[11]_i_28_n_0\,
      I2 => \IP2Bus_Data[11]_i_4_0\(1),
      I3 => \IP2Bus_Data_reg[15]_0\,
      O => \IP2Bus_Data[9]_i_26_n_0\
    );
\IP2Bus_Data[9]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFF8AFF"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_35_n_0\,
      I1 => \IP2Bus_Data[9]_i_36_n_0\,
      I2 => \IP2Bus_Data[10]_i_40_n_0\,
      I3 => \IP2Bus_Data[31]_i_36_n_0\,
      I4 => \IP2Bus_Data[31]_i_37_n_0\,
      O => \IP2Bus_Data[9]_i_27_n_0\
    );
\IP2Bus_Data[9]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      I3 => \IP2Bus_Data[11]_i_14_0\(1),
      I4 => adc3_restart_reg,
      O => \IP2Bus_Data[9]_i_28_n_0\
    );
\IP2Bus_Data[9]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]_0\(9),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      I3 => \IP2Bus_Data_reg[31]_1\(9),
      O => \IP2Bus_Data[9]_i_29_n_0\
    );
\IP2Bus_Data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFFBA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[1]\,
      I1 => \IP2Bus_Data[10]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[9]\,
      I3 => \IP2Bus_Data[15]_i_10_n_0\,
      I4 => \IP2Bus_Data[9]_i_9_n_0\,
      I5 => \IP2Bus_Data[9]_i_10_n_0\,
      O => \IP2Bus_Data[9]_i_3_n_0\
    );
\IP2Bus_Data[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000800000008"
    )
        port map (
      I0 => bank9_read(139),
      I1 => \IP2Bus_Data[15]_i_5_1\(9),
      I2 => bank9_read(137),
      I3 => \^bus2ip_addr_reg_reg[16]_8\,
      I4 => bank9_read(138),
      I5 => adc0_common_stat(9),
      O => \IP2Bus_Data[9]_i_30_n_0\
    );
\IP2Bus_Data[9]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(9),
      I1 => bank15_read(192),
      I2 => bank15_read(193),
      I3 => \IP2Bus_Data[31]_i_7_1\(9),
      O => \IP2Bus_Data[9]_i_31_n_0\
    );
\IP2Bus_Data[9]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => adc3_common_stat(9),
      I1 => bank15_read(138),
      I2 => bank15_read(139),
      I3 => \IP2Bus_Data[15]_i_25_0\(9),
      O => \IP2Bus_Data[9]_i_32_n_0\
    );
\IP2Bus_Data[9]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => adc2_common_stat(9),
      I1 => bank13_read(138),
      I2 => bank13_read(139),
      I3 => \IP2Bus_Data[15]_i_59_0\(9),
      O => \IP2Bus_Data[9]_i_33_n_0\
    );
\IP2Bus_Data[9]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(9),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(9),
      O => \IP2Bus_Data[9]_i_34_n_0\
    );
\IP2Bus_Data[9]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => adc1_common_stat(9),
      I1 => bank11_read(138),
      I2 => bank11_read(139),
      I3 => \IP2Bus_Data[15]_i_27_0\(9),
      O => \IP2Bus_Data[9]_i_35_n_0\
    );
\IP2Bus_Data[9]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_0\(9),
      I2 => \IP2Bus_Data[31]_i_5_1\(9),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[9]_i_36_n_0\
    );
\IP2Bus_Data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEAAAAEEEEAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_11_n_0\,
      I1 => adc3_reset_reg,
      I2 => adc3_restart_reg,
      I3 => \IP2Bus_Data_reg[15]_1\(9),
      I4 => \axi_read_req_r_i_2__1_n_0\,
      I5 => \adc3_start_stage_reg[0]\,
      O => \IP2Bus_Data[9]_i_4_n_0\
    );
\IP2Bus_Data[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222A222222222"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_12_n_0\,
      I1 => \IP2Bus_Data_reg[3]\,
      I2 => \IP2Bus_Data[9]_i_13_n_0\,
      I3 => \IP2Bus_Data[9]_i_14_n_0\,
      I4 => \IP2Bus_Data[9]_i_15_n_0\,
      I5 => \IP2Bus_Data[9]_i_16_n_0\,
      O => \IP2Bus_Data[9]_i_5_n_0\
    );
\IP2Bus_Data[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(9),
      I2 => \IP2Bus_Data[31]_i_3_2\(9),
      I3 => bank1_read(192),
      O => \IP2Bus_Data[9]_i_6_n_0\
    );
\IP2Bus_Data[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55400040"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_0\(9),
      I2 => bank1_read(139),
      I3 => bank1_read(138),
      I4 => dac0_common_stat(9),
      O => \IP2Bus_Data[9]_i_7_n_0\
    );
\IP2Bus_Data[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F77FFFF"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_0\(9),
      I2 => \IP2Bus_Data[31]_i_3_1\(9),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[15]_i_29_n_0\,
      I5 => \IP2Bus_Data[9]_i_17_n_0\,
      O => \IP2Bus_Data[9]_i_9_n_0\
    );
access_type_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF0400"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\,
      I2 => dac_disable,
      I3 => \FSM_onehot_state_reg[1]\(0),
      I4 => access_type_reg_0,
      O => \FSM_onehot_state_reg[0]_4\
    );
\access_type_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33FF0200"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac_disable,
      I3 => \FSM_sequential_fsm_cs_reg[1]\(0),
      I4 => access_type_reg,
      O => \FSM_onehot_state_reg[0]_5\
    );
\access_type_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF0400"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I2 => adc_disable,
      I3 => \FSM_onehot_state_reg[1]_2\(0),
      I4 => access_type_reg_4,
      O => \FSM_onehot_state_reg[0]_6\
    );
\access_type_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33FF0200"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_2\,
      I1 => \^bus2ip_addr_reg_reg[14]_1\,
      I2 => adc_disable,
      I3 => \FSM_sequential_fsm_cs_reg[1]_0\(0),
      I4 => access_type_reg_2,
      O => \FSM_onehot_state_reg[0]_7\
    );
\access_type_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF0400"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_0\,
      I1 => \^bus2ip_addr_reg_reg[14]\,
      I2 => adc_disable,
      I3 => \FSM_onehot_state_reg[1]_4\(0),
      I4 => access_type_reg_3,
      O => \FSM_onehot_state_reg[0]_8\
    );
\access_type_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33FF0200"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_2\,
      I1 => \^bus2ip_addr_reg_reg[16]_1\,
      I2 => adc_disable,
      I3 => \FSM_sequential_fsm_cs_reg[2]\(0),
      I4 => access_type_reg_1,
      O => \FSM_onehot_state_reg[0]_9\
    );
adc00_cal_freeze_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => adc00_disable_cal_freeze_input_reg,
      I2 => axi_read_req_r_reg_8,
      I3 => axi_RdAck_r_reg(7),
      I4 => axi_RdAck_r_reg(0),
      O => bank9_write(9)
    );
adc00_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => adc3_cmn_irq_en_reg,
      O => bank9_write(2)
    );
adc00_irq_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(12),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(13),
      O => adc00_irq_en_i_2_n_0
    );
\adc0_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank9_write(7)
    );
\adc0_end_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank9_write(0)
    );
\adc0_fifo_disable[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_fifo_disable_reg[0]\,
      O => bank9_write(8)
    );
\adc0_multi_band[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_multi_band_reg[0]\,
      O => bank9_write(12)
    );
\adc0_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank9_write(10)
    );
adc0_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => adc00_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => adc0_reset
    );
adc0_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc00_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => adc0_restart
    );
\adc0_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank9_write(11)
    );
\adc0_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank9_write(1)
    );
\adc0_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank9_write(3)
    );
\adc0_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank9_write(4)
    );
\adc0_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank9_write(5)
    );
\adc0_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank9_write(6)
    );
adc10_irq_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => adc3_cmn_irq_en_reg,
      O => bank11_write(2)
    );
\adc1_cmn_en[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_cmn_en_reg[0]\,
      O => bank11_write(7)
    );
\adc1_end_stage[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_start_stage_reg[0]\,
      O => bank11_write(0)
    );
\adc1_fifo_disable[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_fifo_disable_reg[0]\,
      O => bank11_write(8)
    );
\adc1_multi_band[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_multi_band_reg[0]\,
      O => bank11_write(11)
    );
\adc1_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_ref_clk_freq_reg[0]\,
      O => bank11_write(9)
    );
adc1_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => adc3_reset_reg,
      I5 => s_axi_wdata(0),
      O => adc1_reset
    );
adc1_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => adc3_restart_reg,
      I5 => s_axi_wdata(0),
      O => adc1_restart
    );
\adc1_sample_rate[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_sample_rate_reg[0]\,
      O => bank11_write(10)
    );
\adc1_sim_level[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_sim_level_reg[0]\,
      O => bank11_write(1)
    );
\adc1_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_slice0_irq_en_reg[2]\,
      O => bank11_write(3)
    );
\adc1_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_slice1_irq_en_reg[2]\,
      O => bank11_write(4)
    );
\adc1_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_slice2_irq_en_reg[2]\,
      O => bank11_write(5)
    );
\adc1_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_slice3_irq_en_reg[2]\,
      O => bank11_write(6)
    );
adc20_irq_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => adc3_cmn_irq_en_reg,
      O => bank13_write(2)
    );
\adc2_cmn_en[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_cmn_en_reg[0]\,
      O => bank13_write(7)
    );
\adc2_end_stage[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_start_stage_reg[0]\,
      O => bank13_write(0)
    );
\adc2_fifo_disable[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_fifo_disable_reg[0]\,
      O => bank13_write(8)
    );
\adc2_multi_band[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_multi_band_reg[0]\,
      O => bank13_write(11)
    );
\adc2_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_ref_clk_freq_reg[0]\,
      O => bank13_write(9)
    );
adc2_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => adc3_reset_reg,
      I5 => s_axi_wdata(0),
      O => adc2_reset
    );
adc2_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => adc3_restart_reg,
      I5 => s_axi_wdata(0),
      O => adc2_restart
    );
\adc2_sample_rate[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_sample_rate_reg[0]\,
      O => bank13_write(10)
    );
\adc2_sim_level[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_sim_level_reg[0]\,
      O => bank13_write(1)
    );
\adc2_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_slice0_irq_en_reg[2]\,
      O => bank13_write(3)
    );
\adc2_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_slice1_irq_en_reg[2]\,
      O => bank13_write(4)
    );
\adc2_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_slice2_irq_en_reg[2]\,
      O => bank13_write(5)
    );
\adc2_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(13),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(11),
      I4 => \adc3_slice3_irq_en_reg[2]\,
      O => bank13_write(6)
    );
adc30_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => adc3_cmn_irq_en_reg,
      O => bank15_write(2)
    );
adc30_irq_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(9),
      I1 => axi_RdAck_r_reg(8),
      I2 => axi_RdAck_r_reg(10),
      I3 => axi_timeout_en_reg,
      I4 => axi_RdAck_r_reg(14),
      I5 => Bus2IP_WrCE,
      O => adc30_irq_en_i_2_n_0
    );
\adc3_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank15_write(7)
    );
\adc3_end_stage[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank15_write(0)
    );
\adc3_fifo_disable[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_fifo_disable_reg[0]\,
      O => bank15_write(8)
    );
\adc3_multi_band[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_multi_band_reg[0]\,
      O => bank15_write(11)
    );
\adc3_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank15_write(9)
    );
adc3_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => adc30_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => adc3_reset
    );
adc3_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc30_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => adc3_restart
    );
\adc3_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank15_write(10)
    );
\adc3_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank15_write(1)
    );
\adc3_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank15_write(3)
    );
\adc3_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank15_write(4)
    );
\adc3_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank15_write(5)
    );
\adc3_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank15_write(6)
    );
axi_RdAck_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8FFFFFFFF"
    )
        port map (
      I0 => axi_RdAck_r_reg(10),
      I1 => axi_RdAck_r_reg(14),
      I2 => axi_RdAck_r_reg(12),
      I3 => axi_RdAck_r_reg(11),
      I4 => axi_RdAck_r_reg(13),
      I5 => Bus2IP_RdCE,
      O => \bus2ip_addr_reg_reg[13]\
    );
axi_RdAck_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => axi_RdAck_r_i_3_n_0,
      I1 => \^bus2ip_addr_reg_reg[11]_1\,
      I2 => \^bus2ip_addr_reg_reg[14]_3\,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I4 => axi_RdAck_r_i_4_n_0,
      I5 => axi_RdAck_r_i_5_n_0,
      O => \bus2ip_addr_reg_reg[14]_5\
    );
axi_RdAck_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000070307"
    )
        port map (
      I0 => axi_read_req_r_reg_11,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => \^bus2ip_addr_reg_reg[15]_1\(2),
      I3 => axi_read_req_r_reg_2,
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      I5 => axi_RdAck_r_i_6_n_0,
      O => axi_RdAck_r_i_3_n_0
    );
axi_RdAck_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEAA"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_5\,
      I1 => \axi_read_req_r_i_2__5_n_0\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => axi_RdAck_r_reg_0,
      I4 => \^bus2ip_addr_reg_reg[15]_1\(4),
      O => axi_RdAck_r_i_4_n_0
    );
axi_RdAck_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAFFE0"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => axi_read_req_r_reg_11,
      I2 => \axi_read_req_r_i_2__4_n_0\,
      I3 => \^bus2ip_addr_reg_reg[14]_7\,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I5 => axi_RdAck_r_i_8_n_0,
      O => axi_RdAck_r_i_5_n_0
    );
axi_RdAck_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC0C0FFEAC0C0"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => axi_RdAck_r_reg_0,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => axi_read_req_r_reg_5,
      I5 => \^bus2ip_addr_reg_reg[15]_0\,
      O => axi_RdAck_r_i_6_n_0
    );
axi_RdAck_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888FCCCF888"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      I3 => axi_RdAck_r_reg_0,
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => \IP2Bus_Data[15]_i_48_0\,
      O => axi_RdAck_r_i_8_n_0
    );
axi_read_req_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => \adc3_sim_level_reg[0]\,
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\
    );
\axi_read_req_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => axi_read_req_r_reg_1,
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\(0)
    );
\axi_read_req_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]\,
      I1 => axi_read_req_r_reg_1,
      O => \^bus2ip_addr_reg_reg[14]_8\(0)
    );
\axi_read_req_r_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => axi_read_req_r_reg_5,
      O => \^bus2ip_addr_reg_reg[11]_0\
    );
\axi_read_req_r_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(12),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_read_req_r_reg_6,
      O => \^bus2ip_addr_reg_reg[14]_3\
    );
\axi_read_req_r_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(12),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_read_req_r_reg_6,
      O => \^bus2ip_addr_reg_reg[15]_1\(1)
    );
\axi_read_req_r_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(11),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_read_req_r_reg_6,
      O => \^bus2ip_addr_reg_reg[16]_3\
    );
\axi_read_req_r_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_4,
      I2 => axi_RdAck_r_reg(4),
      I3 => axi_RdAck_r_reg(2),
      I4 => axi_RdAck_r_reg(0),
      I5 => axi_RdAck_r_reg(1),
      O => \bus2ip_addr_reg_reg[14]_9\(0)
    );
\axi_read_req_r_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(11),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => axi_read_req_r_reg_4,
      I5 => axi_read_req_r_reg_3,
      O => \^bus2ip_addr_reg_reg[16]_7\
    );
\axi_read_req_r_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_12,
      I2 => axi_read_req_r_reg_13,
      I3 => axi_read_req_r_reg_9,
      I4 => axi_RdAck_r_reg(7),
      I5 => axi_read_req_r_reg_3,
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\
    );
\axi_read_req_r_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(12),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => axi_read_req_r_reg_6,
      I5 => axi_read_req_r_reg_3,
      O => \^bus2ip_addr_reg_reg[14]_6\
    );
\axi_read_req_r_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(12),
      I3 => \axi_read_req_r_i_2__6_n_0\,
      I4 => axi_read_req_r_reg_6,
      I5 => axi_read_req_r_reg_3,
      O => \^bus2ip_addr_reg_reg[15]_1\(3)
    );
\axi_read_req_r_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_2,
      O => \bus2ip_addr_reg_reg[14]_9\(2)
    );
\axi_read_req_r_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_0\,
      I1 => axi_read_req_r_reg_1,
      O => \^bus2ip_addr_reg_reg[15]_1\(0)
    );
\axi_read_req_r_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_12,
      I2 => axi_read_req_r_reg_13,
      I3 => axi_read_req_r_reg_6,
      I4 => adc00_disable_cal_freeze_input_reg,
      I5 => axi_RdAck_r_reg(0),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\(1)
    );
\axi_read_req_r_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_read_req_r_reg_15,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_6,
      I4 => adc00_disable_cal_freeze_input_reg,
      I5 => axi_RdAck_r_reg(0),
      O => \^bus2ip_addr_reg_reg[14]_7\
    );
\axi_read_req_r_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_read_req_r_reg_15,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_6,
      I4 => adc00_disable_cal_freeze_input_reg,
      I5 => axi_RdAck_r_reg(0),
      O => \^bus2ip_addr_reg_reg[15]_1\(2)
    );
\axi_read_req_r_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_6,
      I4 => adc00_disable_cal_freeze_input_reg,
      I5 => axi_RdAck_r_reg(0),
      O => \^bus2ip_addr_reg_reg[16]_5\
    );
\axi_read_req_r_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_1,
      O => \bus2ip_addr_reg_reg[14]_9\(1)
    );
\axi_read_req_r_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(11),
      I3 => axi_RdAck_r_reg(12),
      I4 => axi_read_req_r_reg_14,
      I5 => axi_read_req_r_reg_6,
      O => \^bus2ip_addr_reg_reg[16]_6\(0)
    );
\axi_read_req_r_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__5_n_0\,
      I1 => axi_read_req_r_reg_1,
      O => \^bus2ip_addr_reg_reg[14]_4\(0)
    );
\axi_read_req_r_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => axi_read_req_r_reg_11,
      O => \^bus2ip_addr_reg_reg[11]_1\
    );
\axi_read_req_r_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_read_req_r_reg_15,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_14,
      I4 => axi_read_req_r_reg_8,
      I5 => axi_RdAck_r_reg(7),
      O => \^bus2ip_addr_reg_reg[14]_8\(1)
    );
\axi_read_req_r_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_0\,
      I1 => axi_read_req_r_reg_11,
      O => \^bus2ip_addr_reg_reg[15]_1\(4)
    );
\axi_read_req_r_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__6_n_0\,
      I3 => axi_read_req_r_reg_14,
      I4 => axi_read_req_r_reg_8,
      I5 => axi_RdAck_r_reg(7),
      O => \^bus2ip_addr_reg_reg[16]_8\
    );
axi_read_req_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(9),
      I1 => axi_RdAck_r_reg(8),
      I2 => axi_RdAck_r_reg(10),
      I3 => axi_timeout_en_reg,
      I4 => axi_RdAck_r_reg(14),
      I5 => Bus2IP_RdCE,
      O => \^bus2ip_addr_reg_reg[11]\
    );
\axi_read_req_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => axi_timeout_en_reg,
      I1 => Bus2IP_RdCE,
      I2 => axi_RdAck_r_reg(10),
      I3 => axi_RdAck_r_reg(8),
      I4 => axi_RdAck_r_reg(9),
      I5 => axi_RdAck_r_reg(14),
      O => \axi_read_req_r_i_2__1_n_0\
    );
\axi_read_req_r_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(13),
      I3 => axi_RdAck_r_reg(11),
      O => \^bus2ip_addr_reg_reg[15]\
    );
\axi_read_req_r_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(13),
      I3 => axi_RdAck_r_reg(11),
      O => \^bus2ip_addr_reg_reg[15]_0\
    );
\axi_read_req_r_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_RdAck_r_reg(11),
      I2 => axi_RdAck_r_reg(12),
      I3 => axi_RdAck_r_reg(13),
      O => \axi_read_req_r_i_2__4_n_0\
    );
\axi_read_req_r_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \axi_read_req_r_i_2__6_n_0\,
      I1 => axi_RdAck_r_reg(11),
      I2 => axi_RdAck_r_reg(12),
      I3 => axi_RdAck_r_reg(13),
      O => \axi_read_req_r_i_2__5_n_0\
    );
\axi_read_req_r_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => axi_RdAck_r_reg(14),
      I1 => axi_RdAck_r_reg(9),
      I2 => axi_RdAck_r_reg(8),
      I3 => axi_RdAck_r_reg(10),
      I4 => Bus2IP_RdCE,
      O => \axi_read_req_r_i_2__6_n_0\
    );
\axi_read_req_tog_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r,
      I3 => axi_read_req_tog,
      O => axi_read_req_r_reg
    );
\axi_read_req_tog_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \axi_read_req_r_i_2__4_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => axi_read_req_r_0,
      I3 => axi_read_req_tog_reg_0,
      O => axi_read_req_r_reg_0
    );
axi_read_req_tog_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => axi_read_req_tog_reg,
      I1 => Bus2IP_RdCE,
      I2 => axi_RdAck_r_reg(10),
      I3 => axi_RdAck_r_reg(8),
      I4 => axi_RdAck_r_reg(9),
      I5 => axi_RdAck_r_reg(14),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\
    );
dac00_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => adc3_cmn_irq_en_reg,
      O => bank1_write(2)
    );
dac00_irq_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(12),
      I2 => dac0_irq_en_i_4_n_0,
      I3 => axi_RdAck_r_reg(13),
      O => dac00_irq_en_i_2_n_0
    );
\dac0_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank1_write(7)
    );
\dac0_end_stage[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => dac00_irq_en_i_2_n_0,
      I2 => \dac1_end_stage_reg[0]\,
      O => master_reset_reg_0(0)
    );
\dac0_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => dac00_irq_en_i_2_n_0,
      I2 => \adc3_fifo_disable_reg[0]\,
      I3 => dac0_fifo_disable(0),
      O => \s_axi_wdata[0]_0\
    );
dac0_irq_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => axi_timeout_en_reg_0,
      I1 => axi_RdAck_r_reg(6),
      I2 => axi_RdAck_r_reg(3),
      I3 => axi_RdAck_r_reg(5),
      I4 => axi_timeout_en_reg,
      I5 => dac0_irq_en_i_4_n_0,
      O => bank0_write(1)
    );
dac0_irq_en_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => axi_RdAck_r_reg(14),
      I1 => axi_RdAck_r_reg(9),
      I2 => axi_RdAck_r_reg(8),
      I3 => axi_RdAck_r_reg(10),
      I4 => Bus2IP_WrCE,
      O => dac0_irq_en_i_4_n_0
    );
\dac0_multi_band[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_multi_band_reg[0]\,
      O => bank1_write(10)
    );
\dac0_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank1_write(8)
    );
dac0_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => dac00_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => dac0_reset
    );
dac0_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => dac00_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => dac0_restart
    );
\dac0_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank1_write(9)
    );
\dac0_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank1_write(1)
    );
\dac0_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank1_write(3)
    );
\dac0_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank1_write(4)
    );
\dac0_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank1_write(5)
    );
\dac0_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank1_write(6)
    );
\dac0_start_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank1_write(0)
    );
dac10_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => adc3_cmn_irq_en_reg,
      O => bank3_write(2)
    );
dac10_irq_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => axi_RdAck_r_reg(12),
      I1 => axi_RdAck_r_reg(11),
      I2 => axi_RdAck_r_reg(13),
      I3 => dac0_irq_en_i_4_n_0,
      O => dac10_irq_en_i_2_n_0
    );
\dac1_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank3_write(7)
    );
\dac1_end_stage[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => dac10_irq_en_i_2_n_0,
      I2 => \dac1_end_stage_reg[0]\,
      O => master_reset_reg(0)
    );
\dac1_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => dac10_irq_en_i_2_n_0,
      I2 => \adc3_fifo_disable_reg[0]\,
      I3 => dac1_fifo_disable(0),
      O => s_axi_wdata_0_sn_1
    );
\dac1_multi_band[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_multi_band_reg[0]\,
      O => bank3_write(10)
    );
\dac1_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank3_write(8)
    );
dac1_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => dac10_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => dac1_reset
    );
dac1_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => dac10_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => dac1_restart
    );
\dac1_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank3_write(9)
    );
\dac1_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank3_write(1)
    );
\dac1_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank3_write(3)
    );
\dac1_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank3_write(4)
    );
\dac1_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank3_write(5)
    );
\dac1_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank3_write(6)
    );
\dac1_start_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank3_write(0)
    );
dummy_read_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => axi_RdAck_r_reg(10),
      I2 => axi_RdAck_r_reg(14),
      I3 => axi_RdAck_r_reg(12),
      I4 => axi_RdAck_r_reg(11),
      I5 => axi_RdAck_r_reg(13),
      O => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\
    );
\dummy_read_req_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => axi_RdAck_r_reg(10),
      I2 => axi_RdAck_r_reg(14),
      I3 => axi_RdAck_r_reg(13),
      I4 => axi_RdAck_r_reg(11),
      I5 => axi_RdAck_r_reg(12),
      O => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\
    );
\dummy_read_req_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(13),
      I3 => Bus2IP_WrCE,
      I4 => axi_RdAck_r_reg(10),
      I5 => axi_RdAck_r_reg(14),
      O => \^bus2ip_addr_reg_reg[14]\
    );
\dummy_read_req_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(11),
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(13),
      I3 => Bus2IP_WrCE,
      I4 => axi_RdAck_r_reg(10),
      I5 => axi_RdAck_r_reg(14),
      O => \^bus2ip_addr_reg_reg[14]_2\
    );
dummy_read_req_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(13),
      I1 => axi_RdAck_r_reg(11),
      I2 => axi_RdAck_r_reg(12),
      I3 => Bus2IP_WrCE,
      I4 => axi_RdAck_r_reg(10),
      I5 => axi_RdAck_r_reg(14),
      O => \^bus2ip_addr_reg_reg[16]_2\
    );
icount_out0_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444404040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \icount_out_reg[11]\,
      I3 => Bus2IP_WrCE,
      I4 => \icount_out_reg[11]_1\,
      I5 => IP2Bus_WrAck0,
      O => \FSM_sequential_access_cs_reg[0]_0\
    );
\icount_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA0200"
    )
        port map (
      I0 => counter_en_reg,
      I1 => Q(1),
      I2 => \icount_out_reg[11]\,
      I3 => \icount_out[11]_i_3_n_0\,
      I4 => \icount_out_reg[11]_0\,
      I5 => cs_ce_ld_enable_i,
      O => counter_en_reg_reg
    );
\icount_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700FFFF07000700"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => \icount_out_reg[11]_1\,
      I2 => IP2Bus_WrAck0,
      I3 => Q(2),
      I4 => IP2Bus_RdAck,
      I5 => Q(0),
      O => \icount_out[11]_i_3_n_0\
    );
\icount_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222F200000000"
    )
        port map (
      I0 => Q(0),
      I1 => IP2Bus_RdAck,
      I2 => Q(2),
      I3 => IP2Bus_WrAck0,
      I4 => axi_wrce,
      I5 => \icount_out_reg[12]\,
      O => \FSM_sequential_access_cs_reg[0]\
    );
\icount_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111700000000"
    )
        port map (
      I0 => axi_RdAck_r_reg(10),
      I1 => axi_RdAck_r_reg(14),
      I2 => axi_RdAck_r_reg(12),
      I3 => axi_RdAck_r_reg(11),
      I4 => axi_RdAck_r_reg(13),
      I5 => Bus2IP_WrCE,
      O => axi_wrce
    );
master_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => dac0_irq_en_i_4_n_0,
      I1 => axi_RdAck_r_reg(12),
      I2 => axi_RdAck_r_reg(11),
      I3 => axi_RdAck_r_reg(13),
      I4 => adc3_restart_reg,
      I5 => s_axi_wdata(0),
      O => master_reset
    );
rx2_u_adc_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]\,
      I1 => \FSM_onehot_state_reg[1]_4\(1),
      O => adc2_drp_we
    );
rx3_u_adc_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I1 => \FSM_onehot_state_reg[1]_2\(1),
      O => adc3_drp_we
    );
s_axi_awready_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \^s_axi_awready_i\
    );
s_axi_wready_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00540000"
    )
        port map (
      I0 => Q(1),
      I1 => IP2Bus_WrAck,
      I2 => \icount_out_reg[11]\,
      I3 => Q(0),
      I4 => Q(2),
      O => s_axi_wready_i
    );
s_axi_wready_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\,
      I1 => dac_disable,
      I2 => \FSM_onehot_state_reg[1]\(0),
      I3 => access_type_reg_0,
      I4 => user_drp_drdy,
      I5 => \FSM_onehot_state_reg[1]_0\,
      O => drp_WrAck(1)
    );
s_axi_wready_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => \icount_out_reg[11]_1\,
      I2 => s_axi_wready_reg_i_4_n_0,
      I3 => drp_WrAck(7),
      I4 => drp_WrAck(6),
      I5 => s_axi_wready_reg_i_7_n_0,
      O => IP2Bus_WrAck
    );
s_axi_wready_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => drp_WrAck(4),
      I1 => s_axi_wready_reg_i_2_3,
      I2 => \FSM_sequential_fsm_cs_reg[1]_0\(0),
      I3 => adc_disable,
      I4 => \^bus2ip_addr_reg_reg[14]_2\,
      O => s_axi_wready_reg_i_4_n_0
    );
s_axi_wready_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I1 => adc_disable,
      I2 => \FSM_onehot_state_reg[1]_2\(0),
      I3 => access_type_reg_4,
      I4 => s_axi_wready_reg_i_2_1,
      I5 => \FSM_onehot_state_reg[1]_3\,
      O => drp_WrAck(7)
    );
s_axi_wready_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]\,
      I1 => adc_disable,
      I2 => \FSM_onehot_state_reg[1]_4\(0),
      I3 => access_type_reg_3,
      I4 => s_axi_wready_reg_i_2_0,
      I5 => \FSM_onehot_state_reg[1]_5\,
      O => drp_WrAck(6)
    );
s_axi_wready_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => s_axi_wready_reg_i_2_2,
      I1 => \FSM_sequential_fsm_cs_reg[1]\(0),
      I2 => dac_disable,
      I3 => \^bus2ip_addr_reg_reg[16]_0\,
      I4 => drp_WrAck(1),
      O => s_axi_wready_reg_i_7_n_0
    );
s_axi_wready_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_2\,
      I1 => adc_disable,
      I2 => \FSM_sequential_fsm_cs_reg[2]\(0),
      I3 => adc0_drp_rdy,
      I4 => access_type_reg_1,
      I5 => \FSM_onehot_state_reg[1]_6\,
      O => drp_WrAck(4)
    );
\startup_delay[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => axi_RdAck_r_reg(13),
      I2 => axi_RdAck_r_reg(11),
      I3 => axi_RdAck_r_reg(12),
      I4 => dac0_irq_en_i_4_n_0,
      O => bank0_write(0)
    );
tx1_u_dac_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\,
      I1 => \FSM_onehot_state_reg[1]\(1),
      O => dac1_drp_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_bgt_fsm is
  port (
    \mem_data_adc0_reg[25]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    trim_code : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \trim_code_reg[4]_0\ : out STD_LOGIC;
    \trim_code_reg[5]_0\ : out STD_LOGIC;
    \trim_code_reg[3]_0\ : out STD_LOGIC;
    \trim_code_reg[5]_1\ : out STD_LOGIC;
    drp_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_den : out STD_LOGIC;
    drp_wen : out STD_LOGIC;
    adc_bgt_req : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wait_event_i_2 : in STD_LOGIC;
    wait_event_i_2_0 : in STD_LOGIC;
    \drpdi_por_i_reg[8]\ : in STD_LOGIC;
    \drpdi_por_i_reg[8]_0\ : in STD_LOGIC;
    \drpdi_por_i_reg[10]\ : in STD_LOGIC;
    \drpdi_por_i_reg[9]\ : in STD_LOGIC;
    \drpdi_por_i_reg[9]_0\ : in STD_LOGIC;
    \drpdi_por_i_reg[6]\ : in STD_LOGIC;
    \drpdi_por_i_reg[5]\ : in STD_LOGIC;
    \drpdi_por_i_reg[5]_0\ : in STD_LOGIC;
    adc0_bgt_reset_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    bgt_drp_arb_gnt : in STD_LOGIC;
    \rdata_ctrl_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bgt_sm_start_adc : in STD_LOGIC;
    adc_drp_rdy_bgt : in STD_LOGIC;
    adc0_sm_reset_i_0 : in STD_LOGIC;
    \timer_125ns_count_reg[0]_0\ : in STD_LOGIC;
    adc0_reset_i : in STD_LOGIC;
    p_44_in : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_bgt_fsm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_bgt_fsm is
  signal \FSM_sequential_bgt_sm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_8_n_0\ : STD_LOGIC;
  signal \^adc_bgt_req\ : STD_LOGIC;
  signal bgt_sm_done_adc : STD_LOGIC;
  signal \bgt_sm_state__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \bgt_sm_state__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal done_i_1_n_0 : STD_LOGIC;
  signal drp_addr0_in : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal \drp_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \drp_den_i_1__0_n_0\ : STD_LOGIC;
  signal drp_den_i_2_n_0 : STD_LOGIC;
  signal \drp_di[0]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[10]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[11]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[12]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[13]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[14]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[15]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[15]_i_2_n_0\ : STD_LOGIC;
  signal \drp_di[1]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[2]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[4]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[5]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[6]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[7]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[8]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[9]_i_1_n_0\ : STD_LOGIC;
  signal drp_gnt_r : STD_LOGIC;
  signal drp_req_i_1_n_0 : STD_LOGIC;
  signal drp_req_i_2_n_0 : STD_LOGIC;
  signal drp_wen_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal rdata_ctrl : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal \rdata_ctrl[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_ctrl[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_status[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_status[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_status_reg_n_0_[0]\ : STD_LOGIC;
  signal sm_count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sm_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_3_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_4_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_5_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_6_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_7_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_8_n_0\ : STD_LOGIC;
  signal \sm_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \sm_count_reg_n_0_[1]\ : STD_LOGIC;
  signal status_i_1_n_0 : STD_LOGIC;
  signal status_i_2_n_0 : STD_LOGIC;
  signal status_reg_n_0 : STD_LOGIC;
  signal timer_125ns_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal timer_125ns_count0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \timer_125ns_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \timer_125ns_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \timer_125ns_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \timer_125ns_count[3]_i_2_n_0\ : STD_LOGIC;
  signal timer_125ns_start_i_1_n_0 : STD_LOGIC;
  signal timer_125ns_start_i_2_n_0 : STD_LOGIC;
  signal timer_125ns_start_i_3_n_0 : STD_LOGIC;
  signal timer_125ns_start_i_4_n_0 : STD_LOGIC;
  signal timer_125ns_start_reg_n_0 : STD_LOGIC;
  signal \^trim_code\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \trim_code[5]_i_1_n_0\ : STD_LOGIC;
  signal vbg_ctrl : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \vbg_ctrl[0]_i_1_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[4]_i_2_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[6]_i_1_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[6]_i_3_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[6]_i_4_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[8]_i_1_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[8]_i_3_n_0\ : STD_LOGIC;
  signal \vbg_ctrl_reg_n_0_[0]\ : STD_LOGIC;
  signal \vbg_ctrl_reg_n_0_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_bgt_sm_state[2]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \FSM_sequential_bgt_sm_state[4]_i_4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \FSM_sequential_bgt_sm_state[4]_i_7\ : label is "soft_lutpair201";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[0]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[1]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[2]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[3]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[4]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute SOFT_HLUTNM of \drp_addr[5]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \drp_addr[6]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of drp_den_i_2 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \drp_di[0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \drp_di[10]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \drp_di[11]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \drp_di[12]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \drp_di[13]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \drp_di[14]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \drp_di[15]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \drp_di[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \drp_di[2]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \drp_di[3]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \drp_di[4]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \drp_di[5]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \drp_di[6]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \drp_di[8]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \drp_di[9]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of drp_req_i_1 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of drp_wen_i_1 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rdata_ctrl[15]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rdata_status[0]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sm_count[1]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sm_count[1]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sm_count[1]_i_4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sm_count[1]_i_5\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sm_count[1]_i_6\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sm_count[1]_i_7\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of status_i_1 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of status_i_2 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \timer_125ns_count[1]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \timer_125ns_count[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \timer_125ns_count[3]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of timer_125ns_start_i_2 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of timer_125ns_start_i_4 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \vbg_ctrl[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \vbg_ctrl[2]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \vbg_ctrl[4]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \vbg_ctrl[5]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \vbg_ctrl[6]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \vbg_ctrl[6]_i_3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \vbg_ctrl[8]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \vbg_ctrl[8]_i_3\ : label is "soft_lutpair202";
begin
  adc_bgt_req <= \^adc_bgt_req\;
  trim_code(5 downto 0) <= \^trim_code\(5 downto 0);
\FSM_sequential_bgt_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055015700550155"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(3),
      I5 => \sm_count_reg_n_0_[1]\,
      O => \bgt_sm_state__1\(0)
    );
\FSM_sequential_bgt_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000ABFF00"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => \sm_count_reg_n_0_[1]\,
      I3 => \bgt_sm_state__0\(1),
      I4 => \bgt_sm_state__0\(0),
      I5 => \bgt_sm_state__0\(4),
      O => \bgt_sm_state__1\(1)
    );
\FSM_sequential_bgt_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044BAFF00"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(3),
      I2 => \FSM_sequential_bgt_sm_state[2]_i_2_n_0\,
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(0),
      I5 => \bgt_sm_state__0\(4),
      O => \bgt_sm_state__1\(2)
    );
\FSM_sequential_bgt_sm_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sm_count_reg_n_0_[0]\,
      I1 => \sm_count_reg_n_0_[1]\,
      O => \FSM_sequential_bgt_sm_state[2]_i_2_n_0\
    );
\FSM_sequential_bgt_sm_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C00F000F000C8"
    )
        port map (
      I0 => \sm_count_reg_n_0_[1]\,
      I1 => \bgt_sm_state__0\(0),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(2),
      I5 => \bgt_sm_state__0\(1),
      O => \bgt_sm_state__1\(3)
    );
\FSM_sequential_bgt_sm_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF09080100"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(4),
      I3 => bgt_sm_start_adc,
      I4 => \FSM_sequential_bgt_sm_state[4]_i_4_n_0\,
      I5 => \FSM_sequential_bgt_sm_state[4]_i_5_n_0\,
      O => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100040001000"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(1),
      I5 => status_reg_n_0,
      O => \bgt_sm_state__1\(4)
    );
\FSM_sequential_bgt_sm_state[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      O => \FSM_sequential_bgt_sm_state[4]_i_4_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => \FSM_sequential_bgt_sm_state[4]_i_6_n_0\,
      I1 => \FSM_sequential_bgt_sm_state[4]_i_7_n_0\,
      I2 => \FSM_sequential_bgt_sm_state[4]_i_8_n_0\,
      I3 => timer_125ns_count(3),
      I4 => timer_125ns_count(1),
      I5 => timer_125ns_count(2),
      O => \FSM_sequential_bgt_sm_state[4]_i_5_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200220022302200"
    )
        port map (
      I0 => adc_drp_rdy_bgt,
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(0),
      I3 => \sm_count[1]_i_7_n_0\,
      I4 => bgt_drp_arb_gnt,
      I5 => drp_gnt_r,
      O => \FSM_sequential_bgt_sm_state[4]_i_6_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D4"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(0),
      I4 => \bgt_sm_state__0\(4),
      O => \FSM_sequential_bgt_sm_state[4]_i_7_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000101000"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => timer_125ns_count(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(4),
      I5 => \bgt_sm_state__0\(0),
      O => \FSM_sequential_bgt_sm_state[4]_i_8_n_0\
    );
\FSM_sequential_bgt_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \bgt_sm_state__1\(0),
      Q => \bgt_sm_state__0\(0),
      R => adc0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \bgt_sm_state__1\(1),
      Q => \bgt_sm_state__0\(1),
      R => adc0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \bgt_sm_state__1\(2),
      Q => \bgt_sm_state__0\(2),
      R => adc0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \bgt_sm_state__1\(3),
      Q => \bgt_sm_state__0\(3),
      R => adc0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \bgt_sm_state__1\(4),
      Q => \bgt_sm_state__0\(4),
      R => adc0_bgt_reset_i
    );
done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => status_reg_n_0,
      I1 => \vbg_ctrl[6]_i_3_n_0\,
      I2 => \bgt_sm_state__0\(1),
      I3 => \bgt_sm_state__0\(2),
      I4 => adc_drp_rdy_bgt,
      I5 => bgt_sm_done_adc,
      O => done_i_1_n_0
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => done_i_1_n_0,
      Q => bgt_sm_done_adc,
      R => adc0_bgt_reset_i
    );
\drp_addr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00220083"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(0),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(2),
      O => \drp_addr[10]_i_1_n_0\
    );
\drp_addr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(3),
      O => drp_addr0_in(5)
    );
\drp_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      O => drp_addr0_in(6)
    );
\drp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_addr[10]_i_1_n_0\,
      D => \bgt_sm_state__0\(1),
      Q => drp_addr(2),
      R => adc0_bgt_reset_i
    );
\drp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_addr[10]_i_1_n_0\,
      D => drp_addr0_in(5),
      Q => drp_addr(0),
      R => adc0_bgt_reset_i
    );
\drp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_addr[10]_i_1_n_0\,
      D => drp_addr0_in(6),
      Q => drp_addr(1),
      R => adc0_bgt_reset_i
    );
\drp_den_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0E0E0F"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(0),
      O => \drp_den_i_1__0_n_0\
    );
drp_den_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"308E"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(0),
      O => drp_den_i_2_n_0
    );
drp_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_den_i_1__0_n_0\,
      D => drp_den_i_2_n_0,
      Q => drp_den,
      R => adc0_bgt_reset_i
    );
\drp_di[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => \vbg_ctrl_reg_n_0_[0]\,
      O => \drp_di[0]_i_1_n_0\
    );
\drp_di[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(10),
      O => \drp_di[10]_i_1_n_0\
    );
\drp_di[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(11),
      O => \drp_di[11]_i_1_n_0\
    );
\drp_di[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(12),
      O => \drp_di[12]_i_1_n_0\
    );
\drp_di[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(13),
      O => \drp_di[13]_i_1_n_0\
    );
\drp_di[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(14),
      O => \drp_di[14]_i_1_n_0\
    );
\drp_di[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100080D"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(0),
      O => \drp_di[15]_i_1_n_0\
    );
\drp_di[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(15),
      O => \drp_di[15]_i_2_n_0\
    );
\drp_di[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(0),
      O => \drp_di[1]_i_1_n_0\
    );
\drp_di[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(1),
      O => \drp_di[2]_i_1_n_0\
    );
\drp_di[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(2),
      O => \drp_di[3]_i_1_n_0\
    );
\drp_di[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(3),
      O => \drp_di[4]_i_1_n_0\
    );
\drp_di[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(4),
      O => \drp_di[5]_i_1_n_0\
    );
\drp_di[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(5),
      O => \drp_di[6]_i_1_n_0\
    );
\drp_di[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(1),
      O => \drp_di[7]_i_1_n_0\
    );
\drp_di[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E6"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => \vbg_ctrl_reg_n_0_[8]\,
      O => \drp_di[8]_i_1_n_0\
    );
\drp_di[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(9),
      O => \drp_di[9]_i_1_n_0\
    );
\drp_di_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[0]_i_1_n_0\,
      Q => drp_di(0),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[10]_i_1_n_0\,
      Q => drp_di(10),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[11]_i_1_n_0\,
      Q => drp_di(11),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[12]_i_1_n_0\,
      Q => drp_di(12),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[13]_i_1_n_0\,
      Q => drp_di(13),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[14]_i_1_n_0\,
      Q => drp_di(14),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[15]_i_2_n_0\,
      Q => drp_di(15),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[1]_i_1_n_0\,
      Q => drp_di(1),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[2]_i_1_n_0\,
      Q => drp_di(2),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[3]_i_1_n_0\,
      Q => drp_di(3),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[4]_i_1_n_0\,
      Q => drp_di(4),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[5]_i_1_n_0\,
      Q => drp_di(5),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[6]_i_1_n_0\,
      Q => drp_di(6),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[7]_i_1_n_0\,
      Q => drp_di(7),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[8]_i_1_n_0\,
      Q => drp_di(8),
      R => adc0_bgt_reset_i
    );
\drp_di_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[9]_i_1_n_0\,
      Q => drp_di(9),
      R => adc0_bgt_reset_i
    );
drp_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bgt_drp_arb_gnt,
      Q => drp_gnt_r,
      R => adc0_bgt_reset_i
    );
drp_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => \bgt_sm_state__0\(4),
      I2 => drp_req_i_2_n_0,
      I3 => \^adc_bgt_req\,
      O => drp_req_i_1_n_0
    );
drp_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000A300000000"
    )
        port map (
      I0 => adc_drp_rdy_bgt,
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(3),
      I5 => \bgt_sm_state__0\(0),
      O => drp_req_i_2_n_0
    );
drp_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_req_i_1_n_0,
      Q => \^adc_bgt_req\,
      R => adc0_bgt_reset_i
    );
drp_wen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"118C"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(0),
      O => drp_wen_i_1_n_0
    );
drp_wen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_den_i_1__0_n_0\,
      D => drp_wen_i_1_n_0,
      Q => drp_wen,
      R => adc0_bgt_reset_i
    );
\drpdi_por_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAEAAA"
    )
        port map (
      I0 => \drpdi_por_i_reg[10]\,
      I1 => \^trim_code\(4),
      I2 => \^trim_code\(3),
      I3 => \drpdi_por_i_reg[8]_0\,
      I4 => \^trim_code\(5),
      O => D(1)
    );
\drpdi_por_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^trim_code\(3),
      I1 => \^trim_code\(4),
      I2 => \^trim_code\(5),
      I3 => \drpdi_por_i_reg[5]\,
      I4 => \drpdi_por_i_reg[5]_0\,
      O => \trim_code_reg[3]_0\
    );
\drpdi_por_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \drpdi_por_i_reg[6]\,
      I1 => \^trim_code\(5),
      I2 => \^trim_code\(4),
      I3 => \^trim_code\(3),
      I4 => \^trim_code\(1),
      I5 => \drpdi_por_i_reg[8]_0\,
      O => \trim_code_reg[5]_0\
    );
\drpdi_por_i[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => \^trim_code\(5),
      I1 => \^trim_code\(4),
      I2 => \^trim_code\(3),
      I3 => \^trim_code\(2),
      I4 => \drpdi_por_i_reg[8]_0\,
      O => \trim_code_reg[5]_1\
    );
\drpdi_por_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEAEAE"
    )
        port map (
      I0 => \drpdi_por_i_reg[8]\,
      I1 => \drpdi_por_i_reg[8]_0\,
      I2 => \^trim_code\(3),
      I3 => \^trim_code\(5),
      I4 => \^trim_code\(4),
      O => D(0)
    );
\drpdi_por_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF222222FF22222"
    )
        port map (
      I0 => \drpdi_por_i_reg[9]\,
      I1 => \drpdi_por_i_reg[9]_0\,
      I2 => \^trim_code\(4),
      I3 => \^trim_code\(3),
      I4 => \drpdi_por_i_reg[8]_0\,
      I5 => \^trim_code\(5),
      O => \trim_code_reg[4]_0\
    );
\rdata_ctrl[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => adc0_bgt_reset_i,
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(1),
      I3 => adc_drp_rdy_bgt,
      I4 => \rdata_ctrl[15]_i_2_n_0\,
      O => \rdata_ctrl[15]_i_1_n_0\
    );
\rdata_ctrl[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      O => \rdata_ctrl[15]_i_2_n_0\
    );
\rdata_ctrl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => \rdata_ctrl_reg[15]_0\(2),
      Q => rdata_ctrl(10),
      R => '0'
    );
\rdata_ctrl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => \rdata_ctrl_reg[15]_0\(3),
      Q => rdata_ctrl(11),
      R => '0'
    );
\rdata_ctrl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => \rdata_ctrl_reg[15]_0\(4),
      Q => rdata_ctrl(12),
      R => '0'
    );
\rdata_ctrl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => \rdata_ctrl_reg[15]_0\(5),
      Q => rdata_ctrl(13),
      R => '0'
    );
\rdata_ctrl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => \rdata_ctrl_reg[15]_0\(6),
      Q => rdata_ctrl(14),
      R => '0'
    );
\rdata_ctrl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => \rdata_ctrl_reg[15]_0\(7),
      Q => rdata_ctrl(15),
      R => '0'
    );
\rdata_ctrl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => \rdata_ctrl_reg[15]_0\(1),
      Q => rdata_ctrl(9),
      R => '0'
    );
\rdata_status[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \rdata_ctrl_reg[15]_0\(0),
      I1 => \rdata_status[0]_i_2_n_0\,
      I2 => adc0_bgt_reset_i,
      I3 => adc_drp_rdy_bgt,
      I4 => \bgt_sm_state__0\(0),
      I5 => \rdata_status_reg_n_0_[0]\,
      O => \rdata_status[0]_i_1_n_0\
    );
\rdata_status[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      O => \rdata_status[0]_i_2_n_0\
    );
\rdata_status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \rdata_status[0]_i_1_n_0\,
      Q => \rdata_status_reg_n_0_[0]\,
      R => '0'
    );
\sm_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000101FC0C"
    )
        port map (
      I0 => \sm_count[1]_i_7_n_0\,
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      I3 => \rdata_status_reg_n_0_[0]\,
      I4 => \bgt_sm_state__0\(4),
      I5 => \sm_count_reg_n_0_[0]\,
      O => sm_count(0)
    );
\sm_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FFFFFF40"
    )
        port map (
      I0 => \sm_count[1]_i_3_n_0\,
      I1 => timer_125ns_count(0),
      I2 => \sm_count[1]_i_4_n_0\,
      I3 => \sm_count[1]_i_5_n_0\,
      I4 => \sm_count[1]_i_6_n_0\,
      I5 => \sm_count[1]_i_7_n_0\,
      O => \sm_count[1]_i_1_n_0\
    );
\sm_count[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \sm_count[1]_i_8_n_0\,
      I1 => \sm_count_reg_n_0_[0]\,
      I2 => \sm_count_reg_n_0_[1]\,
      O => sm_count(1)
    );
\sm_count[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => timer_125ns_count(2),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(3),
      O => \sm_count[1]_i_3_n_0\
    );
\sm_count[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(0),
      O => \sm_count[1]_i_4_n_0\
    );
\sm_count[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(4),
      O => \sm_count[1]_i_5_n_0\
    );
\sm_count[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      O => \sm_count[1]_i_6_n_0\
    );
\sm_count[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      O => \sm_count[1]_i_7_n_0\
    );
\sm_count[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540454A"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \rdata_status_reg_n_0_[0]\,
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(2),
      I5 => \bgt_sm_state__0\(1),
      O => \sm_count[1]_i_8_n_0\
    );
\sm_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \sm_count[1]_i_1_n_0\,
      D => sm_count(0),
      Q => \sm_count_reg_n_0_[0]\,
      R => adc0_bgt_reset_i
    );
\sm_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \sm_count[1]_i_1_n_0\,
      D => sm_count(1),
      Q => \sm_count_reg_n_0_[1]\,
      R => adc0_bgt_reset_i
    );
status_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \rdata_status_reg_n_0_[0]\,
      I3 => status_i_2_n_0,
      I4 => status_reg_n_0,
      O => status_i_1_n_0
    );
status_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004001"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(1),
      O => status_i_2_n_0
    );
status_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => status_i_1_n_0,
      Q => status_reg_n_0,
      R => adc0_bgt_reset_i
    );
\timer_125ns_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer_125ns_count(0),
      O => timer_125ns_count0(0)
    );
\timer_125ns_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFFFEF"
    )
        port map (
      I0 => timer_125ns_start_reg_n_0,
      I1 => adc0_sm_reset_i_0,
      I2 => \timer_125ns_count_reg[0]_0\,
      I3 => adc0_reset_i,
      I4 => p_44_in(1),
      I5 => p_44_in(0),
      O => \timer_125ns_count[1]_i_1_n_0\
    );
\timer_125ns_count[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => timer_125ns_count(3),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(2),
      I3 => timer_125ns_count(0),
      O => p_1_in
    );
\timer_125ns_count[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => timer_125ns_count(1),
      I1 => timer_125ns_count(0),
      O => timer_125ns_count0(1)
    );
\timer_125ns_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA9"
    )
        port map (
      I0 => timer_125ns_count(2),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(0),
      I3 => timer_125ns_start_reg_n_0,
      O => \timer_125ns_count[2]_i_1_n_0\
    );
\timer_125ns_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => timer_125ns_count(0),
      I1 => timer_125ns_count(2),
      I2 => timer_125ns_count(1),
      I3 => timer_125ns_count(3),
      I4 => timer_125ns_start_reg_n_0,
      O => \timer_125ns_count[3]_i_1_n_0\
    );
\timer_125ns_count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA9"
    )
        port map (
      I0 => timer_125ns_count(3),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(2),
      I3 => timer_125ns_count(0),
      I4 => timer_125ns_start_reg_n_0,
      O => \timer_125ns_count[3]_i_2_n_0\
    );
\timer_125ns_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => timer_125ns_count0(0),
      Q => timer_125ns_count(0),
      R => \timer_125ns_count[1]_i_1_n_0\
    );
\timer_125ns_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => timer_125ns_count0(1),
      Q => timer_125ns_count(1),
      R => \timer_125ns_count[1]_i_1_n_0\
    );
\timer_125ns_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \timer_125ns_count[3]_i_1_n_0\,
      D => \timer_125ns_count[2]_i_1_n_0\,
      Q => timer_125ns_count(2),
      R => adc0_bgt_reset_i
    );
\timer_125ns_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \timer_125ns_count[3]_i_1_n_0\,
      D => \timer_125ns_count[3]_i_2_n_0\,
      Q => timer_125ns_count(3),
      R => adc0_bgt_reset_i
    );
timer_125ns_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040FF40404000"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => adc_drp_rdy_bgt,
      I2 => \bgt_sm_state__0\(2),
      I3 => timer_125ns_start_i_2_n_0,
      I4 => timer_125ns_start_i_3_n_0,
      I5 => timer_125ns_start_reg_n_0,
      O => timer_125ns_start_i_1_n_0
    );
timer_125ns_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(1),
      O => timer_125ns_start_i_2_n_0
    );
timer_125ns_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080C0808080"
    )
        port map (
      I0 => \rdata_ctrl[15]_i_2_n_0\,
      I1 => adc_drp_rdy_bgt,
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(1),
      I4 => timer_125ns_start_i_4_n_0,
      I5 => status_reg_n_0,
      O => timer_125ns_start_i_3_n_0
    );
timer_125ns_start_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(4),
      O => timer_125ns_start_i_4_n_0
    );
timer_125ns_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => timer_125ns_start_i_1_n_0,
      Q => timer_125ns_start_reg_n_0,
      R => adc0_bgt_reset_i
    );
\trim_code[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \vbg_ctrl[6]_i_3_n_0\,
      I1 => status_reg_n_0,
      I2 => adc0_bgt_reset_i,
      I3 => \bgt_sm_state__0\(1),
      I4 => \bgt_sm_state__0\(2),
      I5 => adc_drp_rdy_bgt,
      O => \trim_code[5]_i_1_n_0\
    );
\trim_code_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(0),
      Q => \^trim_code\(0),
      R => '0'
    );
\trim_code_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(1),
      Q => \^trim_code\(1),
      R => '0'
    );
\trim_code_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(2),
      Q => \^trim_code\(2),
      R => '0'
    );
\trim_code_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(3),
      Q => \^trim_code\(3),
      R => '0'
    );
\trim_code_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(4),
      Q => \^trim_code\(4),
      R => '0'
    );
\trim_code_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(5),
      Q => \^trim_code\(5),
      R => '0'
    );
\vbg_ctrl[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0FF44440400"
    )
        port map (
      I0 => \rdata_status_reg_n_0_[0]\,
      I1 => \vbg_ctrl[4]_i_2_n_0\,
      I2 => adc0_bgt_reset_i,
      I3 => \sm_count[1]_i_5_n_0\,
      I4 => \vbg_ctrl[8]_i_3_n_0\,
      I5 => \vbg_ctrl_reg_n_0_[0]\,
      O => \vbg_ctrl[0]_i_1_n_0\
    );
\vbg_ctrl[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(4),
      I2 => \vbg_ctrl_reg_n_0_[0]\,
      I3 => p_0_in(0),
      O => vbg_ctrl(1)
    );
\vbg_ctrl[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000800"
    )
        port map (
      I0 => \vbg_ctrl_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => p_0_in(1),
      O => vbg_ctrl(2)
    );
\vbg_ctrl[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000800000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \vbg_ctrl_reg_n_0_[0]\,
      I2 => p_0_in(1),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(3),
      I5 => p_0_in(2),
      O => vbg_ctrl(3)
    );
\vbg_ctrl[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \vbg_ctrl_reg_n_0_[0]\,
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => \vbg_ctrl[4]_i_2_n_0\,
      I5 => p_0_in(3),
      O => vbg_ctrl(4)
    );
\vbg_ctrl[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(4),
      O => \vbg_ctrl[4]_i_2_n_0\
    );
\vbg_ctrl[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2010"
    )
        port map (
      I0 => \vbg_ctrl[6]_i_4_n_0\,
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(3),
      I3 => p_0_in(4),
      O => vbg_ctrl(5)
    );
\vbg_ctrl[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000004040000FF00"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \vbg_ctrl[6]_i_3_n_0\,
      I2 => \rdata_status_reg_n_0_[0]\,
      I3 => \sm_count[1]_i_6_n_0\,
      I4 => adc0_bgt_reset_i,
      I5 => \bgt_sm_state__0\(2),
      O => \vbg_ctrl[6]_i_1_n_0\
    );
\vbg_ctrl[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000400"
    )
        port map (
      I0 => \vbg_ctrl[6]_i_4_n_0\,
      I1 => p_0_in(4),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => p_0_in(5),
      O => vbg_ctrl(6)
    );
\vbg_ctrl[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      O => \vbg_ctrl[6]_i_3_n_0\
    );
\vbg_ctrl[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(0),
      I2 => \vbg_ctrl_reg_n_0_[0]\,
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      O => \vbg_ctrl[6]_i_4_n_0\
    );
\vbg_ctrl[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => drp_addr0_in(10),
      I1 => \sm_count[1]_i_5_n_0\,
      I2 => \rdata_status_reg_n_0_[0]\,
      I3 => adc0_bgt_reset_i,
      I4 => \vbg_ctrl[8]_i_3_n_0\,
      I5 => \vbg_ctrl_reg_n_0_[8]\,
      O => \vbg_ctrl[8]_i_1_n_0\
    );
\vbg_ctrl[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(4),
      O => drp_addr0_in(10)
    );
\vbg_ctrl[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => adc0_bgt_reset_i,
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(4),
      O => \vbg_ctrl[8]_i_3_n_0\
    );
\vbg_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \vbg_ctrl[0]_i_1_n_0\,
      Q => \vbg_ctrl_reg_n_0_[0]\,
      R => '0'
    );
\vbg_ctrl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(1),
      Q => p_0_in(0),
      R => '0'
    );
\vbg_ctrl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(2),
      Q => p_0_in(1),
      R => '0'
    );
\vbg_ctrl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(3),
      Q => p_0_in(2),
      R => '0'
    );
\vbg_ctrl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(4),
      Q => p_0_in(3),
      R => '0'
    );
\vbg_ctrl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(5),
      Q => p_0_in(4),
      R => '0'
    );
\vbg_ctrl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(6),
      Q => p_0_in(5),
      R => '0'
    );
\vbg_ctrl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \vbg_ctrl[8]_i_1_n_0\,
      Q => \vbg_ctrl_reg_n_0_[8]\,
      R => '0'
    );
wait_event_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => bgt_sm_done_adc,
      I3 => wait_event_i_2,
      I4 => wait_event_i_2_0,
      O => \mem_data_adc0_reg[25]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_bgt_fsm_1 is
  port (
    drp_req_reg_0 : out STD_LOGIC;
    dac_bgt_req : out STD_LOGIC;
    \trim_code_reg[0]_0\ : out STD_LOGIC;
    trim_code : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \mem_data_dac0_reg[17]\ : out STD_LOGIC;
    \trim_code_reg[5]_0\ : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    \trim_code_reg[1]_0\ : out STD_LOGIC;
    \trim_code_reg[0]_1\ : out STD_LOGIC;
    \trim_code_reg[3]_0\ : out STD_LOGIC;
    \trim_code_reg[4]_0\ : out STD_LOGIC;
    drp_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_den : out STD_LOGIC;
    drp_wen : out STD_LOGIC;
    dac0_por_req : in STD_LOGIC;
    \drpdi_por_i_reg[9]\ : in STD_LOGIC;
    \drpdi_por_i_reg[9]_0\ : in STD_LOGIC;
    \drpdi_por_i_reg[9]_1\ : in STD_LOGIC;
    mem_data_dac0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \drpdi_por_i_reg[14]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \timer_125ns_count_reg[0]_0\ : in STD_LOGIC;
    wait_event_reg : in STD_LOGIC;
    dac0_bgt_reset_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    dac_bgt_gnt : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bgt_sm_start_dac : in STD_LOGIC;
    dac_drp_rdy_bgt : in STD_LOGIC;
    dac0_sm_reset_i_1 : in STD_LOGIC;
    dac0_reset_i : in STD_LOGIC;
    \timer_125ns_count_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_bgt_fsm_1 : entity is "project_1_usp_rf_data_converter_0_i_0_bgt_fsm";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_bgt_fsm_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_bgt_fsm_1 is
  signal \FSM_sequential_bgt_sm_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_8__0_n_0\ : STD_LOGIC;
  signal bgt_sm_done_dac : STD_LOGIC;
  signal \bgt_sm_state__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \bgt_sm_state__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^dac_bgt_req\ : STD_LOGIC;
  signal \done_i_1__4_n_0\ : STD_LOGIC;
  signal drp_addr0_in : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal \drp_addr[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_den_i_1__1_n_0\ : STD_LOGIC;
  signal \drp_den_i_2__0_n_0\ : STD_LOGIC;
  signal \drp_di[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \drp_di[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_di[9]_i_1__0_n_0\ : STD_LOGIC;
  signal drp_gnt_r : STD_LOGIC;
  signal \drp_req_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_req_i_2__0_n_0\ : STD_LOGIC;
  signal \drp_wen_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[9]_i_5__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal rdata_ctrl : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal \rdata_ctrl[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata_ctrl[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdata_status[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdata_status[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdata_status_reg_n_0_[0]\ : STD_LOGIC;
  signal sm_count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sm_count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \sm_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \sm_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_i_1__0_n_0\ : STD_LOGIC;
  signal \status_i_2__0_n_0\ : STD_LOGIC;
  signal status_reg_n_0 : STD_LOGIC;
  signal timer_125ns_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal timer_125ns_count0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \timer_125ns_count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \timer_125ns_count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \timer_125ns_count[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \timer_125ns_count[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \timer_125ns_start_i_1__0_n_0\ : STD_LOGIC;
  signal \timer_125ns_start_i_2__0_n_0\ : STD_LOGIC;
  signal \timer_125ns_start_i_3__0_n_0\ : STD_LOGIC;
  signal \timer_125ns_start_i_4__0_n_0\ : STD_LOGIC;
  signal timer_125ns_start_reg_n_0 : STD_LOGIC;
  signal \^trim_code\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \trim_code[5]_i_1__0_n_0\ : STD_LOGIC;
  signal vbg_ctrl : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \vbg_ctrl[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \vbg_ctrl_reg_n_0_[0]\ : STD_LOGIC;
  signal \vbg_ctrl_reg_n_0_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_bgt_sm_state[2]_i_2__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \FSM_sequential_bgt_sm_state[4]_i_4__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \FSM_sequential_bgt_sm_state[4]_i_7__0\ : label is "soft_lutpair224";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[0]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[1]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[2]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[3]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[4]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute SOFT_HLUTNM of \drp_addr[5]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \drp_addr[6]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \drp_den_i_2__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \drp_di[0]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \drp_di[10]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \drp_di[11]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \drp_di[12]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \drp_di[13]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \drp_di[14]_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \drp_di[15]_i_2__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \drp_di[1]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \drp_di[2]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \drp_di[3]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \drp_di[4]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \drp_di[5]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \drp_di[6]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \drp_di[8]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \drp_di[9]_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \drp_req_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \drp_wen_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \drpdi_por_i[10]_i_4__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \drpdi_por_i[5]_i_3__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \rdata_ctrl[15]_i_2__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rdata_status[0]_i_2__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sm_count[1]_i_2__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sm_count[1]_i_3__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sm_count[1]_i_4__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sm_count[1]_i_5__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sm_count[1]_i_6__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sm_count[1]_i_7__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \status_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \status_i_2__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \timer_125ns_count[1]_i_3__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \timer_125ns_count[2]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \timer_125ns_count[3]_i_2__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \timer_125ns_start_i_2__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \timer_125ns_start_i_4__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \vbg_ctrl[1]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \vbg_ctrl[2]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \vbg_ctrl[4]_i_2__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \vbg_ctrl[5]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \vbg_ctrl[6]_i_2__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \vbg_ctrl[6]_i_3__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \vbg_ctrl[8]_i_2__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \vbg_ctrl[8]_i_3__0\ : label is "soft_lutpair226";
begin
  dac_bgt_req <= \^dac_bgt_req\;
  trim_code(5 downto 0) <= \^trim_code\(5 downto 0);
\FSM_sequential_bgt_sm_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055015700550155"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(3),
      I5 => \sm_count_reg_n_0_[1]\,
      O => \bgt_sm_state__1\(0)
    );
\FSM_sequential_bgt_sm_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000ABFF00"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => \sm_count_reg_n_0_[1]\,
      I3 => \bgt_sm_state__0\(1),
      I4 => \bgt_sm_state__0\(0),
      I5 => \bgt_sm_state__0\(4),
      O => \bgt_sm_state__1\(1)
    );
\FSM_sequential_bgt_sm_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044BAFF00"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(3),
      I2 => \FSM_sequential_bgt_sm_state[2]_i_2__0_n_0\,
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(0),
      I5 => \bgt_sm_state__0\(4),
      O => \bgt_sm_state__1\(2)
    );
\FSM_sequential_bgt_sm_state[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sm_count_reg_n_0_[0]\,
      I1 => \sm_count_reg_n_0_[1]\,
      O => \FSM_sequential_bgt_sm_state[2]_i_2__0_n_0\
    );
\FSM_sequential_bgt_sm_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C00F000F000C8"
    )
        port map (
      I0 => \sm_count_reg_n_0_[1]\,
      I1 => \bgt_sm_state__0\(0),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(2),
      I5 => \bgt_sm_state__0\(1),
      O => \bgt_sm_state__1\(3)
    );
\FSM_sequential_bgt_sm_state[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF09080100"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(4),
      I3 => bgt_sm_start_dac,
      I4 => \FSM_sequential_bgt_sm_state[4]_i_4__0_n_0\,
      I5 => \FSM_sequential_bgt_sm_state[4]_i_5__0_n_0\,
      O => \FSM_sequential_bgt_sm_state[4]_i_2__0_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100040001000"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(1),
      I5 => status_reg_n_0,
      O => \bgt_sm_state__1\(4)
    );
\FSM_sequential_bgt_sm_state[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      O => \FSM_sequential_bgt_sm_state[4]_i_4__0_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => \FSM_sequential_bgt_sm_state[4]_i_6__0_n_0\,
      I1 => \FSM_sequential_bgt_sm_state[4]_i_7__0_n_0\,
      I2 => \FSM_sequential_bgt_sm_state[4]_i_8__0_n_0\,
      I3 => timer_125ns_count(3),
      I4 => timer_125ns_count(1),
      I5 => timer_125ns_count(2),
      O => \FSM_sequential_bgt_sm_state[4]_i_5__0_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200220022302200"
    )
        port map (
      I0 => dac_drp_rdy_bgt,
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(0),
      I3 => \sm_count[1]_i_7__0_n_0\,
      I4 => dac_bgt_gnt,
      I5 => drp_gnt_r,
      O => \FSM_sequential_bgt_sm_state[4]_i_6__0_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D4"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(0),
      I4 => \bgt_sm_state__0\(4),
      O => \FSM_sequential_bgt_sm_state[4]_i_7__0_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000101000"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => timer_125ns_count(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(4),
      I5 => \bgt_sm_state__0\(0),
      O => \FSM_sequential_bgt_sm_state[4]_i_8__0_n_0\
    );
\FSM_sequential_bgt_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2__0_n_0\,
      D => \bgt_sm_state__1\(0),
      Q => \bgt_sm_state__0\(0),
      R => dac0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2__0_n_0\,
      D => \bgt_sm_state__1\(1),
      Q => \bgt_sm_state__0\(1),
      R => dac0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2__0_n_0\,
      D => \bgt_sm_state__1\(2),
      Q => \bgt_sm_state__0\(2),
      R => dac0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2__0_n_0\,
      D => \bgt_sm_state__1\(3),
      Q => \bgt_sm_state__0\(3),
      R => dac0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2__0_n_0\,
      D => \bgt_sm_state__1\(4),
      Q => \bgt_sm_state__0\(4),
      R => dac0_bgt_reset_i
    );
\FSM_sequential_fsm_cs[1]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dac_bgt_req\,
      I1 => dac0_por_req,
      O => drp_req_reg_0
    );
\done_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => status_reg_n_0,
      I1 => \vbg_ctrl[6]_i_3__0_n_0\,
      I2 => \bgt_sm_state__0\(1),
      I3 => \bgt_sm_state__0\(2),
      I4 => dac_drp_rdy_bgt,
      I5 => bgt_sm_done_dac,
      O => \done_i_1__4_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__4_n_0\,
      Q => bgt_sm_done_dac,
      R => dac0_bgt_reset_i
    );
\drp_addr[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00220083"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(0),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(2),
      O => \drp_addr[10]_i_1__0_n_0\
    );
\drp_addr[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(3),
      O => drp_addr0_in(5)
    );
\drp_addr[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      O => drp_addr0_in(6)
    );
\drp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_addr[10]_i_1__0_n_0\,
      D => \bgt_sm_state__0\(1),
      Q => drp_addr(2),
      R => dac0_bgt_reset_i
    );
\drp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_addr[10]_i_1__0_n_0\,
      D => drp_addr0_in(5),
      Q => drp_addr(0),
      R => dac0_bgt_reset_i
    );
\drp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_addr[10]_i_1__0_n_0\,
      D => drp_addr0_in(6),
      Q => drp_addr(1),
      R => dac0_bgt_reset_i
    );
\drp_den_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0E0E0F"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(0),
      O => \drp_den_i_1__1_n_0\
    );
\drp_den_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"308E"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(0),
      O => \drp_den_i_2__0_n_0\
    );
drp_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_den_i_1__1_n_0\,
      D => \drp_den_i_2__0_n_0\,
      Q => drp_den,
      R => dac0_bgt_reset_i
    );
\drp_di[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => \vbg_ctrl_reg_n_0_[0]\,
      O => \drp_di[0]_i_1__0_n_0\
    );
\drp_di[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(10),
      O => \drp_di[10]_i_1__0_n_0\
    );
\drp_di[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(11),
      O => \drp_di[11]_i_1__0_n_0\
    );
\drp_di[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(12),
      O => \drp_di[12]_i_1__0_n_0\
    );
\drp_di[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(13),
      O => \drp_di[13]_i_1__0_n_0\
    );
\drp_di[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(14),
      O => \drp_di[14]_i_1__0_n_0\
    );
\drp_di[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100080D"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(0),
      O => \drp_di[15]_i_1__0_n_0\
    );
\drp_di[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(15),
      O => \drp_di[15]_i_2__0_n_0\
    );
\drp_di[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(0),
      O => \drp_di[1]_i_1__0_n_0\
    );
\drp_di[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(1),
      O => \drp_di[2]_i_1__0_n_0\
    );
\drp_di[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(2),
      O => \drp_di[3]_i_1__0_n_0\
    );
\drp_di[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(3),
      O => \drp_di[4]_i_1__0_n_0\
    );
\drp_di[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(4),
      O => \drp_di[5]_i_1__0_n_0\
    );
\drp_di[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(5),
      O => \drp_di[6]_i_1__0_n_0\
    );
\drp_di[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(1),
      O => \drp_di[7]_i_1__0_n_0\
    );
\drp_di[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E6"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => \vbg_ctrl_reg_n_0_[8]\,
      O => \drp_di[8]_i_1__0_n_0\
    );
\drp_di[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(9),
      O => \drp_di[9]_i_1__0_n_0\
    );
\drp_di_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[0]_i_1__0_n_0\,
      Q => drp_di(0),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[10]_i_1__0_n_0\,
      Q => drp_di(10),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[11]_i_1__0_n_0\,
      Q => drp_di(11),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[12]_i_1__0_n_0\,
      Q => drp_di(12),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[13]_i_1__0_n_0\,
      Q => drp_di(13),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[14]_i_1__0_n_0\,
      Q => drp_di(14),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[15]_i_2__0_n_0\,
      Q => drp_di(15),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[1]_i_1__0_n_0\,
      Q => drp_di(1),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[2]_i_1__0_n_0\,
      Q => drp_di(2),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[3]_i_1__0_n_0\,
      Q => drp_di(3),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[4]_i_1__0_n_0\,
      Q => drp_di(4),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[5]_i_1__0_n_0\,
      Q => drp_di(5),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[6]_i_1__0_n_0\,
      Q => drp_di(6),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[7]_i_1__0_n_0\,
      Q => drp_di(7),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[8]_i_1__0_n_0\,
      Q => drp_di(8),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1__0_n_0\,
      D => \drp_di[9]_i_1__0_n_0\,
      Q => drp_di(9),
      R => dac0_bgt_reset_i
    );
drp_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac_bgt_gnt,
      Q => drp_gnt_r,
      R => dac0_bgt_reset_i
    );
\drp_req_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => \bgt_sm_state__0\(4),
      I2 => \drp_req_i_2__0_n_0\,
      I3 => \^dac_bgt_req\,
      O => \drp_req_i_1__0_n_0\
    );
\drp_req_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000A300000000"
    )
        port map (
      I0 => dac_drp_rdy_bgt,
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(3),
      I5 => \bgt_sm_state__0\(0),
      O => \drp_req_i_2__0_n_0\
    );
drp_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \drp_req_i_1__0_n_0\,
      Q => \^dac_bgt_req\,
      R => dac0_bgt_reset_i
    );
\drp_wen_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"118C"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(0),
      O => \drp_wen_i_1__0_n_0\
    );
drp_wen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_den_i_1__1_n_0\,
      D => \drp_wen_i_1__0_n_0\,
      Q => drp_wen,
      R => dac0_bgt_reset_i
    );
\drpdi_por_i[10]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^trim_code\(4),
      I1 => \^trim_code\(3),
      O => \trim_code_reg[4]_0\
    );
\drpdi_por_i[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888F8888"
    )
        port map (
      I0 => \drpdi_por_i_reg[9]_0\,
      I1 => \^trim_code\(5),
      I2 => \drpdi_por_i_reg[9]_1\,
      I3 => \drpdi_por_i_reg[14]\,
      I4 => Q(0),
      I5 => \drpdi_por_i_reg[9]\,
      O => \trim_code_reg[5]_0\
    );
\drpdi_por_i[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFAA00"
    )
        port map (
      I0 => \^trim_code\(0),
      I1 => \^trim_code\(5),
      I2 => \^trim_code\(3),
      I3 => \drpdi_por_i_reg[14]\,
      I4 => \^trim_code\(4),
      O => \trim_code_reg[0]_1\
    );
\drpdi_por_i[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"150055FF"
    )
        port map (
      I0 => \^trim_code\(1),
      I1 => \^trim_code\(4),
      I2 => \^trim_code\(3),
      I3 => \drpdi_por_i_reg[14]\,
      I4 => \^trim_code\(5),
      O => \trim_code_reg[1]_0\
    );
\drpdi_por_i[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \drpdi_por_i_reg[14]\,
      I1 => \^trim_code\(3),
      I2 => \^trim_code\(4),
      I3 => \^trim_code\(5),
      I4 => \^trim_code\(2),
      O => \trim_code_reg[3]_0\
    );
\drpdi_por_i[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404000400040004"
    )
        port map (
      I0 => \drpdi_por_i_reg[9]_1\,
      I1 => mem_data_dac0(1),
      I2 => mem_data_dac0(2),
      I3 => \^trim_code\(3),
      I4 => \^trim_code\(4),
      I5 => \^trim_code\(5),
      O => \mem_data_dac0_reg[17]\
    );
\drpdi_por_i[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040455"
    )
        port map (
      I0 => \drpdi_por_i_reg[9]\,
      I1 => \drpdi_por_i_reg[9]_0\,
      I2 => \^trim_code\(0),
      I3 => \drpdi_por_i_reg[9]_1\,
      I4 => \drpdi_por_i[9]_i_5__0_n_0\,
      O => \trim_code_reg[0]_0\
    );
\drpdi_por_i[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD5D5FFFFD5"
    )
        port map (
      I0 => mem_data_dac0(1),
      I1 => mem_data_dac0(2),
      I2 => mem_data_dac0(0),
      I3 => \^trim_code\(3),
      I4 => \^trim_code\(4),
      I5 => \^trim_code\(5),
      O => \drpdi_por_i[9]_i_5__0_n_0\
    );
\rdata_ctrl[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => dac0_bgt_reset_i,
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(1),
      I3 => dac_drp_rdy_bgt,
      I4 => \rdata_ctrl[15]_i_2__0_n_0\,
      O => \rdata_ctrl[15]_i_1__0_n_0\
    );
\rdata_ctrl[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      O => \rdata_ctrl[15]_i_2__0_n_0\
    );
\rdata_ctrl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1__0_n_0\,
      D => D(2),
      Q => rdata_ctrl(10),
      R => '0'
    );
\rdata_ctrl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1__0_n_0\,
      D => D(3),
      Q => rdata_ctrl(11),
      R => '0'
    );
\rdata_ctrl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1__0_n_0\,
      D => D(4),
      Q => rdata_ctrl(12),
      R => '0'
    );
\rdata_ctrl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1__0_n_0\,
      D => D(5),
      Q => rdata_ctrl(13),
      R => '0'
    );
\rdata_ctrl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1__0_n_0\,
      D => D(6),
      Q => rdata_ctrl(14),
      R => '0'
    );
\rdata_ctrl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1__0_n_0\,
      D => D(7),
      Q => rdata_ctrl(15),
      R => '0'
    );
\rdata_ctrl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1__0_n_0\,
      D => D(1),
      Q => rdata_ctrl(9),
      R => '0'
    );
\rdata_status[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => D(0),
      I1 => \rdata_status[0]_i_2__0_n_0\,
      I2 => dac0_bgt_reset_i,
      I3 => dac_drp_rdy_bgt,
      I4 => \bgt_sm_state__0\(0),
      I5 => \rdata_status_reg_n_0_[0]\,
      O => \rdata_status[0]_i_1__0_n_0\
    );
\rdata_status[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      O => \rdata_status[0]_i_2__0_n_0\
    );
\rdata_status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \rdata_status[0]_i_1__0_n_0\,
      Q => \rdata_status_reg_n_0_[0]\,
      R => '0'
    );
\sm_count[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000101FC0C"
    )
        port map (
      I0 => \sm_count[1]_i_7__0_n_0\,
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      I3 => \rdata_status_reg_n_0_[0]\,
      I4 => \bgt_sm_state__0\(4),
      I5 => \sm_count_reg_n_0_[0]\,
      O => sm_count(0)
    );
\sm_count[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FFFFFF40"
    )
        port map (
      I0 => \sm_count[1]_i_3__0_n_0\,
      I1 => timer_125ns_count(0),
      I2 => \sm_count[1]_i_4__0_n_0\,
      I3 => \sm_count[1]_i_5__0_n_0\,
      I4 => \sm_count[1]_i_6__0_n_0\,
      I5 => \sm_count[1]_i_7__0_n_0\,
      O => \sm_count[1]_i_1__0_n_0\
    );
\sm_count[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \sm_count[1]_i_8__0_n_0\,
      I1 => \sm_count_reg_n_0_[0]\,
      I2 => \sm_count_reg_n_0_[1]\,
      O => sm_count(1)
    );
\sm_count[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => timer_125ns_count(2),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(3),
      O => \sm_count[1]_i_3__0_n_0\
    );
\sm_count[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(0),
      O => \sm_count[1]_i_4__0_n_0\
    );
\sm_count[1]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(4),
      O => \sm_count[1]_i_5__0_n_0\
    );
\sm_count[1]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      O => \sm_count[1]_i_6__0_n_0\
    );
\sm_count[1]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      O => \sm_count[1]_i_7__0_n_0\
    );
\sm_count[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540454A"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \rdata_status_reg_n_0_[0]\,
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(2),
      I5 => \bgt_sm_state__0\(1),
      O => \sm_count[1]_i_8__0_n_0\
    );
\sm_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \sm_count[1]_i_1__0_n_0\,
      D => sm_count(0),
      Q => \sm_count_reg_n_0_[0]\,
      R => dac0_bgt_reset_i
    );
\sm_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \sm_count[1]_i_1__0_n_0\,
      D => sm_count(1),
      Q => \sm_count_reg_n_0_[1]\,
      R => dac0_bgt_reset_i
    );
\status_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \rdata_status_reg_n_0_[0]\,
      I3 => \status_i_2__0_n_0\,
      I4 => status_reg_n_0,
      O => \status_i_1__0_n_0\
    );
\status_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004001"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(1),
      O => \status_i_2__0_n_0\
    );
status_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \status_i_1__0_n_0\,
      Q => status_reg_n_0,
      R => dac0_bgt_reset_i
    );
\timer_125ns_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer_125ns_count(0),
      O => timer_125ns_count0(0)
    );
\timer_125ns_count[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFFFEF"
    )
        port map (
      I0 => timer_125ns_start_reg_n_0,
      I1 => dac0_sm_reset_i_1,
      I2 => \timer_125ns_count_reg[0]_0\,
      I3 => dac0_reset_i,
      I4 => \timer_125ns_count_reg[0]_1\(1),
      I5 => \timer_125ns_count_reg[0]_1\(0),
      O => \timer_125ns_count[1]_i_1__0_n_0\
    );
\timer_125ns_count[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => timer_125ns_count(3),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(2),
      I3 => timer_125ns_count(0),
      O => p_1_in
    );
\timer_125ns_count[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => timer_125ns_count(1),
      I1 => timer_125ns_count(0),
      O => timer_125ns_count0(1)
    );
\timer_125ns_count[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA9"
    )
        port map (
      I0 => timer_125ns_count(2),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(0),
      I3 => timer_125ns_start_reg_n_0,
      O => \timer_125ns_count[2]_i_1__0_n_0\
    );
\timer_125ns_count[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => timer_125ns_count(0),
      I1 => timer_125ns_count(2),
      I2 => timer_125ns_count(1),
      I3 => timer_125ns_count(3),
      I4 => timer_125ns_start_reg_n_0,
      O => \timer_125ns_count[3]_i_1__0_n_0\
    );
\timer_125ns_count[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA9"
    )
        port map (
      I0 => timer_125ns_count(3),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(2),
      I3 => timer_125ns_count(0),
      I4 => timer_125ns_start_reg_n_0,
      O => \timer_125ns_count[3]_i_2__0_n_0\
    );
\timer_125ns_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => timer_125ns_count0(0),
      Q => timer_125ns_count(0),
      R => \timer_125ns_count[1]_i_1__0_n_0\
    );
\timer_125ns_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => timer_125ns_count0(1),
      Q => timer_125ns_count(1),
      R => \timer_125ns_count[1]_i_1__0_n_0\
    );
\timer_125ns_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \timer_125ns_count[3]_i_1__0_n_0\,
      D => \timer_125ns_count[2]_i_1__0_n_0\,
      Q => timer_125ns_count(2),
      R => dac0_bgt_reset_i
    );
\timer_125ns_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \timer_125ns_count[3]_i_1__0_n_0\,
      D => \timer_125ns_count[3]_i_2__0_n_0\,
      Q => timer_125ns_count(3),
      R => dac0_bgt_reset_i
    );
\timer_125ns_start_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040FF40404000"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => dac_drp_rdy_bgt,
      I2 => \bgt_sm_state__0\(2),
      I3 => \timer_125ns_start_i_2__0_n_0\,
      I4 => \timer_125ns_start_i_3__0_n_0\,
      I5 => timer_125ns_start_reg_n_0,
      O => \timer_125ns_start_i_1__0_n_0\
    );
\timer_125ns_start_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(1),
      O => \timer_125ns_start_i_2__0_n_0\
    );
\timer_125ns_start_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080C0808080"
    )
        port map (
      I0 => \rdata_ctrl[15]_i_2__0_n_0\,
      I1 => dac_drp_rdy_bgt,
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(1),
      I4 => \timer_125ns_start_i_4__0_n_0\,
      I5 => status_reg_n_0,
      O => \timer_125ns_start_i_3__0_n_0\
    );
\timer_125ns_start_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(4),
      O => \timer_125ns_start_i_4__0_n_0\
    );
timer_125ns_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \timer_125ns_start_i_1__0_n_0\,
      Q => timer_125ns_start_reg_n_0,
      R => dac0_bgt_reset_i
    );
\trim_code[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \vbg_ctrl[6]_i_3__0_n_0\,
      I1 => status_reg_n_0,
      I2 => dac0_bgt_reset_i,
      I3 => \bgt_sm_state__0\(1),
      I4 => \bgt_sm_state__0\(2),
      I5 => dac_drp_rdy_bgt,
      O => \trim_code[5]_i_1__0_n_0\
    );
\trim_code_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => \^trim_code\(0),
      R => '0'
    );
\trim_code_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => \^trim_code\(1),
      R => '0'
    );
\trim_code_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => \^trim_code\(2),
      R => '0'
    );
\trim_code_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => \^trim_code\(3),
      R => '0'
    );
\trim_code_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => \^trim_code\(4),
      R => '0'
    );
\trim_code_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1__0_n_0\,
      D => p_0_in(5),
      Q => \^trim_code\(5),
      R => '0'
    );
\vbg_ctrl[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0FF44440400"
    )
        port map (
      I0 => \rdata_status_reg_n_0_[0]\,
      I1 => \vbg_ctrl[4]_i_2__0_n_0\,
      I2 => dac0_bgt_reset_i,
      I3 => \sm_count[1]_i_5__0_n_0\,
      I4 => \vbg_ctrl[8]_i_3__0_n_0\,
      I5 => \vbg_ctrl_reg_n_0_[0]\,
      O => \vbg_ctrl[0]_i_1__0_n_0\
    );
\vbg_ctrl[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(4),
      I2 => \vbg_ctrl_reg_n_0_[0]\,
      I3 => p_0_in(0),
      O => vbg_ctrl(1)
    );
\vbg_ctrl[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000800"
    )
        port map (
      I0 => \vbg_ctrl_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => p_0_in(1),
      O => vbg_ctrl(2)
    );
\vbg_ctrl[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000800000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \vbg_ctrl_reg_n_0_[0]\,
      I2 => p_0_in(1),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(3),
      I5 => p_0_in(2),
      O => vbg_ctrl(3)
    );
\vbg_ctrl[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \vbg_ctrl_reg_n_0_[0]\,
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => \vbg_ctrl[4]_i_2__0_n_0\,
      I5 => p_0_in(3),
      O => vbg_ctrl(4)
    );
\vbg_ctrl[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(4),
      O => \vbg_ctrl[4]_i_2__0_n_0\
    );
\vbg_ctrl[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2010"
    )
        port map (
      I0 => \vbg_ctrl[6]_i_4__0_n_0\,
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(3),
      I3 => p_0_in(4),
      O => vbg_ctrl(5)
    );
\vbg_ctrl[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000004040000FF00"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \vbg_ctrl[6]_i_3__0_n_0\,
      I2 => \rdata_status_reg_n_0_[0]\,
      I3 => \sm_count[1]_i_6__0_n_0\,
      I4 => dac0_bgt_reset_i,
      I5 => \bgt_sm_state__0\(2),
      O => \vbg_ctrl[6]_i_1__0_n_0\
    );
\vbg_ctrl[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000400"
    )
        port map (
      I0 => \vbg_ctrl[6]_i_4__0_n_0\,
      I1 => p_0_in(4),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => p_0_in(5),
      O => vbg_ctrl(6)
    );
\vbg_ctrl[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      O => \vbg_ctrl[6]_i_3__0_n_0\
    );
\vbg_ctrl[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(0),
      I2 => \vbg_ctrl_reg_n_0_[0]\,
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      O => \vbg_ctrl[6]_i_4__0_n_0\
    );
\vbg_ctrl[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => drp_addr0_in(10),
      I1 => \sm_count[1]_i_5__0_n_0\,
      I2 => \rdata_status_reg_n_0_[0]\,
      I3 => dac0_bgt_reset_i,
      I4 => \vbg_ctrl[8]_i_3__0_n_0\,
      I5 => \vbg_ctrl_reg_n_0_[8]\,
      O => \vbg_ctrl[8]_i_1__0_n_0\
    );
\vbg_ctrl[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(4),
      O => drp_addr0_in(10)
    );
\vbg_ctrl[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => dac0_bgt_reset_i,
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(4),
      O => \vbg_ctrl[8]_i_3__0_n_0\
    );
\vbg_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \vbg_ctrl[0]_i_1__0_n_0\,
      Q => \vbg_ctrl_reg_n_0_[0]\,
      R => '0'
    );
\vbg_ctrl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1__0_n_0\,
      D => vbg_ctrl(1),
      Q => p_0_in(0),
      R => '0'
    );
\vbg_ctrl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1__0_n_0\,
      D => vbg_ctrl(2),
      Q => p_0_in(1),
      R => '0'
    );
\vbg_ctrl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1__0_n_0\,
      D => vbg_ctrl(3),
      Q => p_0_in(2),
      R => '0'
    );
\vbg_ctrl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1__0_n_0\,
      D => vbg_ctrl(4),
      Q => p_0_in(3),
      R => '0'
    );
\vbg_ctrl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1__0_n_0\,
      D => vbg_ctrl(5),
      Q => p_0_in(4),
      R => '0'
    );
\vbg_ctrl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1__0_n_0\,
      D => vbg_ctrl(6),
      Q => p_0_in(5),
      R => '0'
    );
\vbg_ctrl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \vbg_ctrl[8]_i_1__0_n_0\,
      Q => \vbg_ctrl_reg_n_0_[8]\,
      R => '0'
    );
\wait_event_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => bgt_sm_done_dac,
      I1 => mem_data_dac0(3),
      I2 => mem_data_dac0(4),
      I3 => \timer_125ns_count_reg[0]_0\,
      I4 => wait_event_reg,
      I5 => mem_data_dac0(5),
      O => done_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl is
  port (
    clk_dac0 : out STD_LOGIC;
    clk_adc0 : out STD_LOGIC;
    dac0_bufg_gt_0 : in STD_LOGIC;
    adc0_bufg_gt_0 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of adc0_bufg_gt : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of adc0_bufg_gt : label is "MLO";
  attribute BOX_TYPE of dac0_bufg_gt : label is "PRIMITIVE";
  attribute OPT_MODIFIED of dac0_bufg_gt : label is "MLO";
begin
  \^lopt\ <= lopt_2;
  \^lopt_1\ <= lopt_3;
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  lopt <= \<const1>\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
adc0_bufg_gt: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '1',
      CLR => \^lopt_1\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => adc0_bufg_gt_0,
      O => clk_adc0
    );
dac0_bufg_gt: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '1',
      CLR => \^lopt_3\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => dac0_bufg_gt_0,
      O => clk_dac0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_constants_config is
  port (
    reset_const_i : out STD_LOGIC;
    const_req_adc0 : out STD_LOGIC;
    adc0_drpen_const : out STD_LOGIC;
    adc0_cal_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc0_drpaddr_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \adc0_drpdi_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \adc0_bg_cal_off_reg[0]_0\ : out STD_LOGIC;
    adc0_cal_start : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    const_config_drp_arb_gnt : in STD_LOGIC;
    signal_high_adc0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_sm_reset_i_0 : in STD_LOGIC;
    adc0_drprdy_const : in STD_LOGIC;
    \data_index_adc0_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_done_reg_0 : in STD_LOGIC;
    adc0_done_reg_1 : in STD_LOGIC;
    adc0_reset_i : in STD_LOGIC;
    adc0_done_reg_2 : in STD_LOGIC;
    adc0_done_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc0_drpdi_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_stop_adc0_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mu_adc0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc0_signal_lost_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_constants_config;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_constants_config is
  signal \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc0[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc0[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_const_sm_state_adc0[2]_i_4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc0_bg_cal_off[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_bg_cal_off[0]_i_2_n_0\ : STD_LOGIC;
  signal \^adc0_bg_cal_off_reg[0]_0\ : STD_LOGIC;
  signal \^adc0_cal_done\ : STD_LOGIC;
  signal adc0_done_i_1_n_0 : STD_LOGIC;
  signal \adc0_drpaddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[10]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[10]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[8]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpaddr[9]_i_1_n_0\ : STD_LOGIC;
  signal adc0_drpdi0_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \adc0_drpdi[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[0]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[10]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[10]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[10]_i_4_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[10]_i_5_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[10]_i_6_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[10]_i_7_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[11]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[11]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[11]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[11]_i_4_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[11]_i_5_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[12]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[12]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[13]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[15]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[15]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[1]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[1]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[2]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[2]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[2]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[3]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[3]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[3]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[3]_i_4_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[3]_i_5_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[4]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[4]_i_3_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[4]_i_4_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[5]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[6]_i_1_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[6]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[7]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[8]_i_2_n_0\ : STD_LOGIC;
  signal \adc0_drpdi[9]_i_2_n_0\ : STD_LOGIC;
  signal \^adc0_drpen_const\ : STD_LOGIC;
  signal adc0_drpen_i_1_n_0 : STD_LOGIC;
  signal adc0_start_r : STD_LOGIC;
  signal adc0_start_rising_held : STD_LOGIC;
  signal adc0_start_rising_held_i_1_n_0 : STD_LOGIC;
  signal \^const_req_adc0\ : STD_LOGIC;
  signal const_sm_state_adc0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \const_sm_state_adc0__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data_index_adc0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \data_index_adc0[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_index_adc0[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc0[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_adc0[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_index_adc0[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_index_adc0[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_index_adc0[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_index_adc0[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc0[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc0[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_adc0[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_index_adc0[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_index_adc0[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_index_adc0[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc0[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_index_adc0[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_index_adc0_reg_n_0_[9]\ : STD_LOGIC;
  signal \data_stop_adc0[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_stop_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_stop_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_stop_adc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_stop_adc0_reg_n_0_[4]\ : STD_LOGIC;
  signal drp_gnt_adc0_r : STD_LOGIC;
  signal \drp_req_adc0_i_1__0_n_0\ : STD_LOGIC;
  signal \mu_adc0[3]_i_1_n_0\ : STD_LOGIC;
  signal \mu_adc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \mu_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \mu_adc0_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^reset_const_i\ : STD_LOGIC;
  signal \signal_high_adc0[0]_i_1_n_0\ : STD_LOGIC;
  signal \signal_high_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \slice_enables_adc0[3]_i_1_n_0\ : STD_LOGIC;
  signal \slice_enables_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \slice_enables_adc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slice_enables_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slice_enables_adc0_reg_n_0_[3]\ : STD_LOGIC;
  signal slice_index_adc0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slice_index_adc0[2]_i_10_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_11_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_12_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_13_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_14_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_15_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_1_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_3_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_4_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_6_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_7_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_8_n_0\ : STD_LOGIC;
  signal \slice_index_adc0[2]_i_9_n_0\ : STD_LOGIC;
  signal \slice_index_adc0_reg[2]_i_5_n_2\ : STD_LOGIC;
  signal \slice_index_adc0_reg[2]_i_5_n_3\ : STD_LOGIC;
  signal \slice_index_adc0_reg[2]_i_5_n_4\ : STD_LOGIC;
  signal \slice_index_adc0_reg[2]_i_5_n_5\ : STD_LOGIC;
  signal \slice_index_adc0_reg[2]_i_5_n_6\ : STD_LOGIC;
  signal \slice_index_adc0_reg[2]_i_5_n_7\ : STD_LOGIC;
  signal \slice_index_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \slice_index_adc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slice_index_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal subdrp_adc0_i_1_n_0 : STD_LOGIC;
  signal subdrp_adc0_reg_n_0 : STD_LOGIC;
  signal \subdrp_addr_adc0[0]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc0[1]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc0[2]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc0[3]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc0[3]_i_2_n_0\ : STD_LOGIC;
  signal \subdrp_addr_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \subdrp_addr_adc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \subdrp_addr_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \subdrp_addr_adc0_reg_n_0_[3]\ : STD_LOGIC;
  signal subdrp_index_adc0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \subdrp_index_adc0[1]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_index_adc0[2]_i_1_n_0\ : STD_LOGIC;
  signal \subdrp_index_adc0[2]_i_2_n_0\ : STD_LOGIC;
  signal \subdrp_index_adc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \subdrp_index_adc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \subdrp_index_adc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \NLW_slice_index_adc0_reg[2]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_slice_index_adc0_reg[2]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc0[1]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc0[1]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \FSM_sequential_const_sm_state_adc0[2]_i_3\ : label is "soft_lutpair251";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc0_reg[0]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc0_reg[1]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_const_sm_state_adc0_reg[2]\ : label is "wait_for_start:001,wait_for_drp:010,write_drp:100,wait_for_write_rdy:101,idle:000,check_subdrp:011";
  attribute SOFT_HLUTNM of \adc0_bg_cal_off[0]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \adc0_bg_cal_off[0]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \adc0_drpaddr[0]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \adc0_drpaddr[10]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \adc0_drpaddr[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \adc0_drpaddr[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \adc0_drpaddr[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \adc0_drpaddr[4]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \adc0_drpaddr[5]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \adc0_drpaddr[6]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \adc0_drpaddr[8]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \adc0_drpaddr[9]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \adc0_drpdi[10]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \adc0_drpdi[10]_i_6\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \adc0_drpdi[10]_i_7\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \adc0_drpdi[11]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \adc0_drpdi[11]_i_3\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \adc0_drpdi[11]_i_5\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \adc0_drpdi[12]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \adc0_drpdi[12]_i_3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \adc0_drpdi[13]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \adc0_drpdi[15]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \adc0_drpdi[15]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \adc0_drpdi[15]_i_3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \adc0_drpdi[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \adc0_drpdi[2]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \adc0_drpdi[3]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \adc0_drpdi[8]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \adc0_drpdi[9]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of adc0_drpen_i_1 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \data_index_adc0[10]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \data_index_adc0[10]_i_4\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \data_index_adc0[5]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \data_index_adc0[5]_i_3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \data_index_adc0[6]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \data_index_adc0[7]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \slice_index_adc0[0]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \slice_index_adc0[2]_i_3\ : label is "soft_lutpair259";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \slice_index_adc0_reg[2]_i_5\ : label is 11;
  attribute SOFT_HLUTNM of \subdrp_addr_adc0[0]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \subdrp_addr_adc0[1]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \subdrp_addr_adc0[2]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \subdrp_addr_adc0[3]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \subdrp_index_adc0[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \subdrp_index_adc0[1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \subdrp_index_adc0[2]_i_2\ : label is "soft_lutpair258";
begin
  Q(0) <= \^q\(0);
  \adc0_bg_cal_off_reg[0]_0\ <= \^adc0_bg_cal_off_reg[0]_0\;
  adc0_cal_done <= \^adc0_cal_done\;
  adc0_drpen_const <= \^adc0_drpen_const\;
  const_req_adc0 <= \^const_req_adc0\;
  reset_const_i <= \^reset_const_i\;
\FSM_sequential_const_sm_state_adc0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F025F0F0F025F"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0\,
      I2 => adc0_sm_reset_i_0,
      I3 => \^q\(0),
      I4 => const_sm_state_adc0(2),
      I5 => \FSM_sequential_const_sm_state_adc0[1]_i_2_n_0\,
      O => \const_sm_state_adc0__0\(0)
    );
\FSM_sequential_const_sm_state_adc0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slice_enables_adc0_reg_n_0_[3]\,
      I1 => \slice_enables_adc0_reg_n_0_[2]\,
      I2 => \slice_index_adc0_reg_n_0_[1]\,
      I3 => \slice_enables_adc0_reg_n_0_[1]\,
      I4 => \slice_index_adc0_reg_n_0_[0]\,
      I5 => \slice_enables_adc0_reg_n_0_[0]\,
      O => \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03004730"
    )
        port map (
      I0 => \FSM_sequential_const_sm_state_adc0[1]_i_2_n_0\,
      I1 => const_sm_state_adc0(2),
      I2 => const_sm_state_adc0(1),
      I3 => \^q\(0),
      I4 => adc0_sm_reset_i_0,
      O => \const_sm_state_adc0__0\(1)
    );
\FSM_sequential_const_sm_state_adc0[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \slice_index_adc0_reg[2]_i_5_n_2\,
      I1 => \slice_index_adc0_reg_n_0_[1]\,
      I2 => \slice_index_adc0_reg_n_0_[0]\,
      I3 => \slice_index_adc0_reg_n_0_[2]\,
      O => \FSM_sequential_const_sm_state_adc0[1]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => adc0_done_reg_0,
      I1 => adc0_done_reg_1,
      I2 => adc0_reset_i,
      I3 => adc0_done_reg_2,
      I4 => adc0_done_reg_3(0),
      O => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333777733335575"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => \FSM_sequential_const_sm_state_adc0[2]_i_4_n_0\,
      I2 => const_config_drp_arb_gnt,
      I3 => drp_gnt_adc0_r,
      I4 => \^q\(0),
      I5 => adc0_sm_reset_i_0,
      O => \FSM_sequential_const_sm_state_adc0[2]_i_2_n_0\
    );
\FSM_sequential_const_sm_state_adc0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020C"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => const_sm_state_adc0(2),
      I2 => adc0_sm_reset_i_0,
      I3 => \^q\(0),
      O => \const_sm_state_adc0__0\(2)
    );
\FSM_sequential_const_sm_state_adc0[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F00FF200F20F"
    )
        port map (
      I0 => \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0\,
      I1 => adc0_drprdy_const,
      I2 => const_sm_state_adc0(1),
      I3 => const_sm_state_adc0(2),
      I4 => adc0_start_rising_held,
      I5 => adc0_sm_reset_i_0,
      O => \FSM_sequential_const_sm_state_adc0[2]_i_4_n_0\
    );
\FSM_sequential_const_sm_state_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc0[2]_i_2_n_0\,
      D => \const_sm_state_adc0__0\(0),
      Q => \^q\(0),
      R => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc0[2]_i_2_n_0\,
      D => \const_sm_state_adc0__0\(1),
      Q => const_sm_state_adc0(1),
      R => \^reset_const_i\
    );
\FSM_sequential_const_sm_state_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_const_sm_state_adc0[2]_i_2_n_0\,
      D => \const_sm_state_adc0__0\(2),
      Q => const_sm_state_adc0(2),
      R => \^reset_const_i\
    );
\adc0_bg_cal_off[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => adc0_signal_lost_out(0),
      I1 => const_sm_state_adc0(1),
      I2 => \adc0_bg_cal_off[0]_i_2_n_0\,
      I3 => \^adc0_bg_cal_off_reg[0]_0\,
      O => \adc0_bg_cal_off[0]_i_1_n_0\
    );
\adc0_bg_cal_off[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => \slice_index_adc0_reg_n_0_[2]\,
      I1 => \slice_index_adc0_reg_n_0_[0]\,
      I2 => \slice_index_adc0_reg_n_0_[1]\,
      I3 => \slice_index_adc0_reg[2]_i_5_n_2\,
      I4 => \slice_index_adc0[2]_i_4_n_0\,
      O => \adc0_bg_cal_off[0]_i_2_n_0\
    );
\adc0_bg_cal_off_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc0_bg_cal_off[0]_i_1_n_0\,
      Q => \^adc0_bg_cal_off_reg[0]_0\,
      R => \^reset_const_i\
    );
adc0_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FFA2A2A200"
    )
        port map (
      I0 => \adc0_drpdi[12]_i_2_n_0\,
      I1 => \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0\,
      I2 => adc0_drprdy_const,
      I3 => \adc0_bg_cal_off[0]_i_2_n_0\,
      I4 => \signal_high_adc0[0]_i_1_n_0\,
      I5 => \^adc0_cal_done\,
      O => adc0_done_i_1_n_0
    );
adc0_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_done_i_1_n_0,
      Q => \^adc0_cal_done\,
      R => \^reset_const_i\
    );
\adc0_drpaddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I1 => const_sm_state_adc0(2),
      I2 => p_2_in(0),
      I3 => subdrp_adc0_reg_n_0,
      O => \adc0_drpaddr[0]_i_1_n_0\
    );
\adc0_drpaddr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3244000C33537371"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[3]\,
      I5 => \data_index_adc0_reg_n_0_[0]\,
      O => p_2_in(0)
    );
\adc0_drpaddr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => \^q\(0),
      I2 => const_sm_state_adc0(2),
      I3 => adc0_sm_reset_i_0,
      O => \adc0_drpaddr[10]_i_1_n_0\
    );
\adc0_drpaddr[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slice_index_adc0_reg_n_0_[2]\,
      I1 => const_sm_state_adc0(2),
      O => \adc0_drpaddr[10]_i_2_n_0\
    );
\adc0_drpaddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA00"
    )
        port map (
      I0 => p_2_in(1),
      I1 => \subdrp_addr_adc0_reg_n_0_[1]\,
      I2 => subdrp_adc0_reg_n_0,
      I3 => const_sm_state_adc0(2),
      O => \adc0_drpaddr[1]_i_1_n_0\
    );
\adc0_drpaddr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00666551751D426E"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      I4 => \data_index_adc0_reg_n_0_[0]\,
      I5 => \data_index_adc0_reg_n_0_[1]\,
      O => p_2_in(1)
    );
\adc0_drpaddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA00"
    )
        port map (
      I0 => p_2_in(2),
      I1 => \subdrp_addr_adc0_reg_n_0_[2]\,
      I2 => subdrp_adc0_reg_n_0,
      I3 => const_sm_state_adc0(2),
      O => \adc0_drpaddr[2]_i_1_n_0\
    );
\adc0_drpaddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70550553536E2206"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[3]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[0]\,
      I5 => \data_index_adc0_reg_n_0_[2]\,
      O => p_2_in(2)
    );
\adc0_drpaddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA00"
    )
        port map (
      I0 => p_2_in(3),
      I1 => \subdrp_addr_adc0_reg_n_0_[3]\,
      I2 => subdrp_adc0_reg_n_0,
      I3 => const_sm_state_adc0(2),
      O => \adc0_drpaddr[3]_i_1_n_0\
    );
\adc0_drpaddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0330123002343030"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[3]\,
      I3 => \data_index_adc0_reg_n_0_[2]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      I5 => \data_index_adc0_reg_n_0_[0]\,
      O => p_2_in(3)
    );
\adc0_drpaddr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_2_in(4),
      I1 => const_sm_state_adc0(2),
      I2 => subdrp_adc0_reg_n_0,
      O => \adc0_drpaddr[4]_i_1_n_0\
    );
\adc0_drpaddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"672046226266666C"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => p_2_in(4)
    );
\adc0_drpaddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => subdrp_adc0_reg_n_0,
      I1 => const_sm_state_adc0(2),
      I2 => p_2_in(5),
      O => \adc0_drpaddr[5]_i_1_n_0\
    );
\adc0_drpaddr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444000000000000"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[5]\,
      I1 => \data_index_adc0_reg_n_0_[2]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[3]\,
      I5 => \data_index_adc0_reg_n_0_[4]\,
      O => p_2_in(5)
    );
\adc0_drpaddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => subdrp_adc0_reg_n_0,
      I1 => const_sm_state_adc0(2),
      I2 => p_2_in(6),
      O => \adc0_drpaddr[6]_i_1_n_0\
    );
\adc0_drpaddr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7660440004444446"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => p_2_in(6)
    );
\adc0_drpaddr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => \slice_index_adc0_reg_n_0_[0]\,
      O => \adc0_drpaddr[8]_i_1_n_0\
    );
\adc0_drpaddr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slice_index_adc0_reg_n_0_[1]\,
      I1 => const_sm_state_adc0(2),
      O => \adc0_drpaddr[9]_i_1_n_0\
    );
\adc0_drpaddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[0]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(0),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[10]_i_2_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(9),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[1]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(1),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[2]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(2),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[3]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(3),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[4]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(4),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[5]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(5),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[6]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(6),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[8]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(7),
      R => \^reset_const_i\
    );
\adc0_drpaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpaddr[9]_i_1_n_0\,
      Q => \adc0_drpaddr_reg[10]_0\(8),
      R => \^reset_const_i\
    );
\adc0_drpdi[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202000000000"
    )
        port map (
      I0 => p_2_in(0),
      I1 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I2 => subdrp_adc0_reg_n_0,
      I3 => \adc0_drpdi[0]_i_2_n_0\,
      I4 => \adc0_drpdi[15]_i_2_n_0\,
      I5 => \adc0_drpdi[12]_i_2_n_0\,
      O => \adc0_drpdi[0]_i_1_n_0\
    );
\adc0_drpdi[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"121712020332327C"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[3]\,
      I3 => \data_index_adc0_reg_n_0_[0]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      I5 => \data_index_adc0_reg_n_0_[2]\,
      O => \adc0_drpdi[0]_i_2_n_0\
    );
\adc0_drpdi[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2000000000000"
    )
        port map (
      I0 => \adc0_drpdi[15]_i_2_n_0\,
      I1 => \adc0_drpdi[10]_i_2_n_0\,
      I2 => \adc0_drpdi[10]_i_3_n_0\,
      I3 => \adc0_drpdi[10]_i_4_n_0\,
      I4 => \adc0_drpdi[10]_i_5_n_0\,
      I5 => \adc0_drpdi[12]_i_2_n_0\,
      O => adc0_drpdi0_in(10)
    );
\adc0_drpdi[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => subdrp_adc0_reg_n_0,
      I1 => \adc0_drpdi[11]_i_3_n_0\,
      O => \adc0_drpdi[10]_i_2_n_0\
    );
\adc0_drpdi[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF80FFFF"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[2]\,
      I1 => \data_index_adc0_reg_n_0_[3]\,
      I2 => \adc0_drpdi[10]_i_6_n_0\,
      I3 => \data_index_adc0_reg_n_0_[5]\,
      I4 => \adc0_drpdi_reg[10]_0\(0),
      I5 => \adc0_drpdi[10]_i_7_n_0\,
      O => \adc0_drpdi[10]_i_3_n_0\
    );
\adc0_drpdi[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[7]\,
      I1 => \data_index_adc0_reg_n_0_[8]\,
      I2 => \data_index_adc0_reg_n_0_[9]\,
      I3 => \data_index_adc0_reg_n_0_[10]\,
      O => \adc0_drpdi[10]_i_4_n_0\
    );
\adc0_drpdi[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005050505050535"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      I2 => \data_index_adc0_reg_n_0_[5]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[10]_i_5_n_0\
    );
\adc0_drpdi[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[0]\,
      I1 => \data_index_adc0_reg_n_0_[1]\,
      O => \adc0_drpdi[10]_i_6_n_0\
    );
\adc0_drpdi[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[6]\,
      O => \adc0_drpdi[10]_i_7_n_0\
    );
\adc0_drpdi[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF20232000000000"
    )
        port map (
      I0 => \adc0_drpdi[11]_i_2_n_0\,
      I1 => subdrp_adc0_reg_n_0,
      I2 => \adc0_drpdi[11]_i_3_n_0\,
      I3 => \adc0_drpdi[11]_i_4_n_0\,
      I4 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I5 => \adc0_drpdi[12]_i_2_n_0\,
      O => \adc0_drpdi[11]_i_1_n_0\
    );
\adc0_drpdi[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \slice_index_adc0_reg_n_0_[1]\,
      I1 => \signal_high_adc0_reg_n_0_[0]\,
      O => \adc0_drpdi[11]_i_2_n_0\
    );
\adc0_drpdi[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \adc0_drpdi[11]_i_5_n_0\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \adc0_drpdi[10]_i_4_n_0\,
      O => \adc0_drpdi[11]_i_3_n_0\
    );
\adc0_drpdi[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100000620000000"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[3]\,
      I5 => \data_index_adc0_reg_n_0_[5]\,
      O => \adc0_drpdi[11]_i_4_n_0\
    );
\adc0_drpdi[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[6]\,
      I1 => \data_index_adc0_reg_n_0_[4]\,
      I2 => \data_index_adc0_reg_n_0_[3]\,
      I3 => \data_index_adc0_reg_n_0_[5]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      O => \adc0_drpdi[11]_i_5_n_0\
    );
\adc0_drpdi[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088800080008000"
    )
        port map (
      I0 => \adc0_drpdi[15]_i_2_n_0\,
      I1 => \adc0_drpdi[12]_i_2_n_0\,
      I2 => \adc0_drpdi[15]_i_3_n_0\,
      I3 => \data_index_adc0_reg_n_0_[4]\,
      I4 => \adc0_drpdi[12]_i_3_n_0\,
      I5 => \data_index_adc0_reg_n_0_[5]\,
      O => adc0_drpdi0_in(12)
    );
\adc0_drpdi[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => const_sm_state_adc0(1),
      O => \adc0_drpdi[12]_i_2_n_0\
    );
\adc0_drpdi[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9800"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[3]\,
      I1 => \data_index_adc0_reg_n_0_[1]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[0]\,
      O => \adc0_drpdi[12]_i_3_n_0\
    );
\adc0_drpdi[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \adc0_drpdi[15]_i_2_n_0\,
      I1 => const_sm_state_adc0(2),
      I2 => \data_index_adc0_reg_n_0_[5]\,
      I3 => \adc0_drpdi[13]_i_2_n_0\,
      I4 => \data_index_adc0_reg_n_0_[4]\,
      O => adc0_drpdi0_in(13)
    );
\adc0_drpdi[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[0]\,
      I1 => \data_index_adc0_reg_n_0_[2]\,
      I2 => \data_index_adc0_reg_n_0_[1]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[13]_i_2_n_0\
    );
\adc0_drpdi[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \adc0_drpdi[15]_i_2_n_0\,
      I1 => const_sm_state_adc0(2),
      I2 => \adc0_drpdi[15]_i_3_n_0\,
      I3 => \data_index_adc0_reg_n_0_[4]\,
      O => adc0_drpdi0_in(15)
    );
\adc0_drpdi[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I1 => \adc0_drpdi[11]_i_3_n_0\,
      I2 => subdrp_adc0_reg_n_0,
      O => \adc0_drpdi[15]_i_2_n_0\
    );
\adc0_drpdi[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000002"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[5]\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      I2 => \data_index_adc0_reg_n_0_[1]\,
      I3 => \data_index_adc0_reg_n_0_[2]\,
      I4 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[15]_i_3_n_0\
    );
\adc0_drpdi[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => \adc0_drpdi[1]_i_2_n_0\,
      O => adc0_drpdi0_in(1)
    );
\adc0_drpdi[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333F153FFFFF55FF"
    )
        port map (
      I0 => p_2_in(1),
      I1 => \adc0_drpdi[1]_i_3_n_0\,
      I2 => \adc0_drpdi[4]_i_4_n_0\,
      I3 => subdrp_adc0_reg_n_0,
      I4 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I5 => \adc0_drpdi[15]_i_2_n_0\,
      O => \adc0_drpdi[1]_i_2_n_0\
    );
\adc0_drpdi[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"013333220262336C"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[1]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[0]\,
      O => \adc0_drpdi[1]_i_3_n_0\
    );
\adc0_drpdi[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
        port map (
      I0 => \adc0_drpdi[12]_i_2_n_0\,
      I1 => \adc0_drpdi[2]_i_2_n_0\,
      I2 => subdrp_adc0_reg_n_0,
      I3 => \mu_adc0_reg_n_0_[1]\,
      I4 => \adc0_drpdi[3]_i_3_n_0\,
      I5 => \adc0_drpdi[2]_i_3_n_0\,
      O => \adc0_drpdi[2]_i_1_n_0\
    );
\adc0_drpdi[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \adc0_drpdi[2]_i_3_n_0\,
      I1 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I2 => p_2_in(2),
      I3 => subdrp_adc0_reg_n_0,
      I4 => \adc0_drpdi[11]_i_3_n_0\,
      O => \adc0_drpdi[2]_i_2_n_0\
    );
\adc0_drpdi[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4456521226266268"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[0]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[2]_i_3_n_0\
    );
\adc0_drpdi[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8888888A88"
    )
        port map (
      I0 => \adc0_drpdi[12]_i_2_n_0\,
      I1 => \adc0_drpdi[3]_i_2_n_0\,
      I2 => subdrp_adc0_reg_n_0,
      I3 => \mu_adc0_reg_n_0_[2]\,
      I4 => \adc0_drpdi[3]_i_3_n_0\,
      I5 => \adc0_drpdi[3]_i_4_n_0\,
      O => \adc0_drpdi[3]_i_1_n_0\
    );
\adc0_drpdi[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \adc0_drpdi[3]_i_4_n_0\,
      I1 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I2 => p_2_in(3),
      I3 => subdrp_adc0_reg_n_0,
      I4 => \adc0_drpdi[11]_i_3_n_0\,
      O => \adc0_drpdi[3]_i_2_n_0\
    );
\adc0_drpdi[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[2]\,
      I1 => \data_index_adc0_reg_n_0_[10]\,
      I2 => \data_index_adc0_reg_n_0_[4]\,
      I3 => \data_index_adc0_reg_n_0_[6]\,
      I4 => \adc0_drpdi[3]_i_5_n_0\,
      O => \adc0_drpdi[3]_i_3_n_0\
    );
\adc0_drpdi[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4257473742026228"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[3]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[0]\,
      O => \adc0_drpdi[3]_i_4_n_0\
    );
\adc0_drpdi[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[3]\,
      I1 => \data_index_adc0_reg_n_0_[9]\,
      I2 => \data_index_adc0_reg_n_0_[8]\,
      I3 => \data_index_adc0_reg_n_0_[7]\,
      I4 => \data_index_adc0_reg_n_0_[5]\,
      I5 => \data_index_adc0_reg_n_0_[1]\,
      O => \adc0_drpdi[3]_i_5_n_0\
    );
\adc0_drpdi[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8080000AAAAAAAA"
    )
        port map (
      I0 => \adc0_drpdi[12]_i_2_n_0\,
      I1 => p_2_in(4),
      I2 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I3 => \adc0_drpdi[4]_i_2_n_0\,
      I4 => subdrp_adc0_reg_n_0,
      I5 => \adc0_drpdi[4]_i_3_n_0\,
      O => adc0_drpdi0_in(4)
    );
\adc0_drpdi[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222122203222279"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      I5 => \data_index_adc0_reg_n_0_[0]\,
      O => \adc0_drpdi[4]_i_2_n_0\
    );
\adc0_drpdi[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFCFDFF"
    )
        port map (
      I0 => \adc0_drpdi[4]_i_2_n_0\,
      I1 => subdrp_adc0_reg_n_0,
      I2 => \adc0_drpdi[11]_i_3_n_0\,
      I3 => \adc0_drpdi[4]_i_4_n_0\,
      I4 => \mu_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[4]_i_3_n_0\
    );
\adc0_drpdi[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \adc0_drpdi[11]_i_5_n_0\,
      I1 => \data_index_adc0_reg_n_0_[7]\,
      I2 => \data_index_adc0_reg_n_0_[8]\,
      I3 => \data_index_adc0_reg_n_0_[9]\,
      I4 => \data_index_adc0_reg_n_0_[10]\,
      I5 => \data_index_adc0_reg_n_0_[2]\,
      O => \adc0_drpdi[4]_i_4_n_0\
    );
\adc0_drpdi[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0F0E0E0A000E0E0"
    )
        port map (
      I0 => \adc0_drpdi[5]_i_2_n_0\,
      I1 => \adc0_drpdi[11]_i_3_n_0\,
      I2 => \adc0_drpdi[12]_i_2_n_0\,
      I3 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I4 => subdrp_adc0_reg_n_0,
      I5 => p_2_in(5),
      O => adc0_drpdi0_in(5)
    );
\adc0_drpdi[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422663312372239"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[1]\,
      O => \adc0_drpdi[5]_i_2_n_0\
    );
\adc0_drpdi[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202000000000"
    )
        port map (
      I0 => p_2_in(6),
      I1 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I2 => subdrp_adc0_reg_n_0,
      I3 => \adc0_drpdi[6]_i_2_n_0\,
      I4 => \adc0_drpdi[15]_i_2_n_0\,
      I5 => \adc0_drpdi[12]_i_2_n_0\,
      O => \adc0_drpdi[6]_i_1_n_0\
    );
\adc0_drpdi[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002226AABB9"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[2]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[3]\,
      I5 => \data_index_adc0_reg_n_0_[5]\,
      O => \adc0_drpdi[6]_i_2_n_0\
    );
\adc0_drpdi[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88CC00C0"
    )
        port map (
      I0 => \subdrp_addr_adc0_reg_n_0_[0]\,
      I1 => const_sm_state_adc0(2),
      I2 => \adc0_drpdi[11]_i_3_n_0\,
      I3 => subdrp_adc0_reg_n_0,
      I4 => \adc0_drpdi[7]_i_2_n_0\,
      O => adc0_drpdi0_in(7)
    );
\adc0_drpdi[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0406102222622228"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[2]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[7]_i_2_n_0\
    );
\adc0_drpdi[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \adc0_drpdi[15]_i_2_n_0\,
      I1 => const_sm_state_adc0(2),
      I2 => \adc0_drpdi[8]_i_2_n_0\,
      O => adc0_drpdi0_in(8)
    );
\adc0_drpdi[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40074D0505450525"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      I2 => \data_index_adc0_reg_n_0_[5]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[8]_i_2_n_0\
    );
\adc0_drpdi[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \adc0_drpdi[15]_i_2_n_0\,
      I1 => const_sm_state_adc0(2),
      I2 => \adc0_drpdi[9]_i_2_n_0\,
      O => adc0_drpdi0_in(9)
    );
\adc0_drpdi[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020010000000000E"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[5]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[2]\,
      I4 => \data_index_adc0_reg_n_0_[1]\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => \adc0_drpdi[9]_i_2_n_0\
    );
\adc0_drpdi_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpdi[0]_i_1_n_0\,
      Q => \adc0_drpdi_reg[15]_0\(0),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(10),
      Q => \adc0_drpdi_reg[15]_0\(10),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpdi[11]_i_1_n_0\,
      Q => \adc0_drpdi_reg[15]_0\(11),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(12),
      Q => \adc0_drpdi_reg[15]_0\(12),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(13),
      Q => \adc0_drpdi_reg[15]_0\(13),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(15),
      Q => \adc0_drpdi_reg[15]_0\(14),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(1),
      Q => \adc0_drpdi_reg[15]_0\(1),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpdi[2]_i_1_n_0\,
      Q => \adc0_drpdi_reg[15]_0\(2),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpdi[3]_i_1_n_0\,
      Q => \adc0_drpdi_reg[15]_0\(3),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(4),
      Q => \adc0_drpdi_reg[15]_0\(4),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(5),
      Q => \adc0_drpdi_reg[15]_0\(5),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => \adc0_drpdi[6]_i_1_n_0\,
      Q => \adc0_drpdi_reg[15]_0\(6),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(7),
      Q => \adc0_drpdi_reg[15]_0\(7),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(8),
      Q => \adc0_drpdi_reg[15]_0\(8),
      R => \^reset_const_i\
    );
\adc0_drpdi_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_drpaddr[10]_i_1_n_0\,
      D => adc0_drpdi0_in(9),
      Q => \adc0_drpdi_reg[15]_0\(9),
      R => \^reset_const_i\
    );
adc0_drpen_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBE0010"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => \^q\(0),
      I2 => const_sm_state_adc0(2),
      I3 => adc0_sm_reset_i_0,
      I4 => \^adc0_drpen_const\,
      O => adc0_drpen_i_1_n_0
    );
adc0_drpen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_drpen_i_1_n_0,
      Q => \^adc0_drpen_const\,
      R => \^reset_const_i\
    );
adc0_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_cal_start,
      Q => adc0_start_r,
      R => \^reset_const_i\
    );
adc0_start_rising_held_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010551010"
    )
        port map (
      I0 => \^reset_const_i\,
      I1 => adc0_start_r,
      I2 => adc0_cal_start,
      I3 => \^const_req_adc0\,
      I4 => adc0_start_rising_held,
      I5 => adc0_sm_reset_i_0,
      O => adc0_start_rising_held_i_1_n_0
    );
adc0_start_rising_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_start_rising_held_i_1_n_0,
      Q => adc0_start_rising_held,
      R => '0'
    );
\data_index_adc0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400044444000"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => \^q\(0),
      I2 => \data_index_adc0_reg[5]_0\(0),
      I3 => \data_index_adc0_reg[5]_0\(1),
      I4 => const_sm_state_adc0(2),
      I5 => \data_index_adc0_reg_n_0_[0]\,
      O => data_index_adc0(0)
    );
\data_index_adc0[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABF"
    )
        port map (
      I0 => \slice_enables_adc0[3]_i_1_n_0\,
      I1 => subdrp_adc0_reg_n_0,
      I2 => \slice_index_adc0[2]_i_6_n_0\,
      I3 => \data_index_adc0[10]_i_3_n_0\,
      I4 => \data_index_adc0[10]_i_4_n_0\,
      O => \data_index_adc0[10]_i_1_n_0\
    );
\data_index_adc0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => const_sm_state_adc0(2),
      I2 => \data_index_adc0_reg_n_0_[10]\,
      I3 => \data_index_adc0_reg_n_0_[9]\,
      I4 => \data_index_adc0[10]_i_5_n_0\,
      O => \data_index_adc0[10]_i_2_n_0\
    );
\data_index_adc0[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07FFFFFFFFFF"
    )
        port map (
      I0 => \slice_index_adc0_reg_n_0_[1]\,
      I1 => \slice_index_adc0_reg_n_0_[0]\,
      I2 => \slice_index_adc0_reg_n_0_[2]\,
      I3 => \^q\(0),
      I4 => const_sm_state_adc0(1),
      I5 => \slice_index_adc0_reg[2]_i_5_n_2\,
      O => \data_index_adc0[10]_i_3_n_0\
    );
\data_index_adc0[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => adc0_drprdy_const,
      I1 => \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0\,
      I2 => const_sm_state_adc0(2),
      I3 => adc0_sm_reset_i_0,
      O => \data_index_adc0[10]_i_4_n_0\
    );
\data_index_adc0[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[8]\,
      I1 => \data_index_adc0_reg_n_0_[7]\,
      I2 => \data_index_adc0[8]_i_2_n_0\,
      I3 => \data_index_adc0_reg_n_0_[6]\,
      O => \data_index_adc0[10]_i_5_n_0\
    );
\data_index_adc0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06F6F60600000000"
    )
        port map (
      I0 => \data_index_adc0_reg[5]_0\(0),
      I1 => \data_index_adc0_reg[5]_0\(1),
      I2 => const_sm_state_adc0(2),
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[0]\,
      I5 => \data_index_adc0[5]_i_2_n_0\,
      O => \data_index_adc0[1]_i_1_n_0\
    );
\data_index_adc0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAA22208888000"
    )
        port map (
      I0 => \data_index_adc0[5]_i_2_n_0\,
      I1 => const_sm_state_adc0(2),
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg[5]_0\(0),
      O => data_index_adc0(2)
    );
\data_index_adc0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A808A80808A808"
    )
        port map (
      I0 => \data_index_adc0[5]_i_2_n_0\,
      I1 => \data_index_adc0_reg[5]_0\(1),
      I2 => const_sm_state_adc0(2),
      I3 => \data_index_adc0_reg_n_0_[2]\,
      I4 => \data_index_adc0[4]_i_2_n_0\,
      I5 => \data_index_adc0_reg_n_0_[3]\,
      O => data_index_adc0(3)
    );
\data_index_adc0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404004404040"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => const_sm_state_adc0(2),
      I2 => \data_index_adc0_reg_n_0_[4]\,
      I3 => \data_index_adc0_reg_n_0_[2]\,
      I4 => \data_index_adc0_reg_n_0_[3]\,
      I5 => \data_index_adc0[4]_i_2_n_0\,
      O => \data_index_adc0[4]_i_1_n_0\
    );
\data_index_adc0[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[0]\,
      I1 => \data_index_adc0_reg_n_0_[1]\,
      O => \data_index_adc0[4]_i_2_n_0\
    );
\data_index_adc0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA800A800A8AAA8"
    )
        port map (
      I0 => \data_index_adc0[5]_i_2_n_0\,
      I1 => \data_index_adc0_reg[5]_0\(0),
      I2 => \data_index_adc0_reg[5]_0\(1),
      I3 => const_sm_state_adc0(2),
      I4 => \data_index_adc0[5]_i_3_n_0\,
      I5 => \data_index_adc0_reg_n_0_[5]\,
      O => data_index_adc0(5)
    );
\data_index_adc0[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => const_sm_state_adc0(1),
      O => \data_index_adc0[5]_i_2_n_0\
    );
\data_index_adc0[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[2]\,
      I1 => \data_index_adc0_reg_n_0_[3]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[1]\,
      I4 => \data_index_adc0_reg_n_0_[4]\,
      O => \data_index_adc0[5]_i_3_n_0\
    );
\data_index_adc0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => const_sm_state_adc0(2),
      I2 => \data_index_adc0_reg_n_0_[6]\,
      I3 => \data_index_adc0[8]_i_2_n_0\,
      O => \data_index_adc0[6]_i_1_n_0\
    );
\data_index_adc0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400440"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => const_sm_state_adc0(2),
      I2 => \data_index_adc0_reg_n_0_[7]\,
      I3 => \data_index_adc0_reg_n_0_[6]\,
      I4 => \data_index_adc0[8]_i_2_n_0\,
      O => \data_index_adc0[7]_i_1_n_0\
    );
\data_index_adc0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040044040404040"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => const_sm_state_adc0(2),
      I2 => \data_index_adc0_reg_n_0_[8]\,
      I3 => \data_index_adc0_reg_n_0_[7]\,
      I4 => \data_index_adc0[8]_i_2_n_0\,
      I5 => \data_index_adc0_reg_n_0_[6]\,
      O => \data_index_adc0[8]_i_1_n_0\
    );
\data_index_adc0[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[1]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      I4 => \data_index_adc0_reg_n_0_[2]\,
      I5 => \data_index_adc0_reg_n_0_[5]\,
      O => \data_index_adc0[8]_i_2_n_0\
    );
\data_index_adc0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004404040404040"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => const_sm_state_adc0(2),
      I2 => \data_index_adc0_reg_n_0_[9]\,
      I3 => \data_index_adc0[9]_i_2_n_0\,
      I4 => \data_index_adc0_reg_n_0_[7]\,
      I5 => \data_index_adc0_reg_n_0_[8]\,
      O => \data_index_adc0[9]_i_1_n_0\
    );
\data_index_adc0[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[5]\,
      I1 => \data_index_adc0_reg_n_0_[2]\,
      I2 => \data_index_adc0_reg_n_0_[3]\,
      I3 => \data_index_adc0[4]_i_2_n_0\,
      I4 => \data_index_adc0_reg_n_0_[4]\,
      I5 => \data_index_adc0_reg_n_0_[6]\,
      O => \data_index_adc0[9]_i_2_n_0\
    );
\data_index_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(0),
      Q => \data_index_adc0_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => \data_index_adc0[10]_i_2_n_0\,
      Q => \data_index_adc0_reg_n_0_[10]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => \data_index_adc0[1]_i_1_n_0\,
      Q => \data_index_adc0_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(2),
      Q => \data_index_adc0_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(3),
      Q => \data_index_adc0_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => \data_index_adc0[4]_i_1_n_0\,
      Q => \data_index_adc0_reg_n_0_[4]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => data_index_adc0(5),
      Q => \data_index_adc0_reg_n_0_[5]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => \data_index_adc0[6]_i_1_n_0\,
      Q => \data_index_adc0_reg_n_0_[6]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => \data_index_adc0[7]_i_1_n_0\,
      Q => \data_index_adc0_reg_n_0_[7]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => \data_index_adc0[8]_i_1_n_0\,
      Q => \data_index_adc0_reg_n_0_[8]\,
      R => \^reset_const_i\
    );
\data_index_adc0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_index_adc0[10]_i_1_n_0\,
      D => \data_index_adc0[9]_i_1_n_0\,
      Q => \data_index_adc0_reg_n_0_[9]\,
      R => \^reset_const_i\
    );
\data_stop_adc0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001101"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => const_sm_state_adc0(2),
      I2 => \^q\(0),
      I3 => adc0_start_rising_held,
      I4 => \^reset_const_i\,
      O => \data_stop_adc0[4]_i_1_n_0\
    );
\data_stop_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc0[4]_i_1_n_0\,
      D => \data_stop_adc0_reg[4]_0\(0),
      Q => \data_stop_adc0_reg_n_0_[0]\,
      R => '0'
    );
\data_stop_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc0[4]_i_1_n_0\,
      D => \data_stop_adc0_reg[4]_0\(1),
      Q => \data_stop_adc0_reg_n_0_[2]\,
      R => '0'
    );
\data_stop_adc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc0[4]_i_1_n_0\,
      D => \data_stop_adc0_reg[4]_0\(2),
      Q => \data_stop_adc0_reg_n_0_[3]\,
      R => '0'
    );
\data_stop_adc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_stop_adc0[4]_i_1_n_0\,
      D => \data_stop_adc0_reg[4]_0\(3),
      Q => \data_stop_adc0_reg_n_0_[4]\,
      R => '0'
    );
drp_gnt_adc0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => const_config_drp_arb_gnt,
      Q => drp_gnt_adc0_r,
      R => \^reset_const_i\
    );
\drp_req_adc0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc0_start_rising_held,
      I1 => \^q\(0),
      O => \drp_req_adc0_i_1__0_n_0\
    );
drp_req_adc0_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc0[3]_i_1_n_0\,
      D => \drp_req_adc0_i_1__0_n_0\,
      Q => \^const_req_adc0\,
      R => \^reset_const_i\
    );
\mu_adc0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100011111111"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => const_sm_state_adc0(2),
      I2 => adc0_start_rising_held,
      I3 => \data_index_adc0_reg[5]_0\(1),
      I4 => \data_index_adc0_reg[5]_0\(0),
      I5 => \^q\(0),
      O => \mu_adc0[3]_i_1_n_0\
    );
\mu_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc0[3]_i_1_n_0\,
      D => \mu_adc0_reg[3]_0\(0),
      Q => \mu_adc0_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\mu_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc0[3]_i_1_n_0\,
      D => \mu_adc0_reg[3]_0\(1),
      Q => \mu_adc0_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\mu_adc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mu_adc0[3]_i_1_n_0\,
      D => \mu_adc0_reg[3]_0\(2),
      Q => \mu_adc0_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\signal_high_adc0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => const_sm_state_adc0(2),
      I1 => adc0_start_rising_held,
      I2 => const_sm_state_adc0(1),
      I3 => \^q\(0),
      O => \signal_high_adc0[0]_i_1_n_0\
    );
\signal_high_adc0_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \signal_high_adc0[0]_i_1_n_0\,
      D => signal_high_adc0(0),
      Q => \signal_high_adc0_reg_n_0_[0]\,
      S => \^reset_const_i\
    );
\slice_enables_adc0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => adc0_start_rising_held,
      I1 => \^q\(0),
      I2 => const_sm_state_adc0(2),
      I3 => const_sm_state_adc0(1),
      O => \slice_enables_adc0[3]_i_1_n_0\
    );
\slice_enables_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc0[3]_i_1_n_0\,
      D => D(0),
      Q => \slice_enables_adc0_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\slice_enables_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc0[3]_i_1_n_0\,
      D => D(1),
      Q => \slice_enables_adc0_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\slice_enables_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc0[3]_i_1_n_0\,
      D => D(2),
      Q => \slice_enables_adc0_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\slice_enables_adc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_enables_adc0[3]_i_1_n_0\,
      D => D(3),
      Q => \slice_enables_adc0_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\slice_index_adc0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => \slice_index_adc0_reg[2]_i_5_n_2\,
      I1 => \slice_index_adc0_reg_n_0_[2]\,
      I2 => const_sm_state_adc0(2),
      I3 => const_sm_state_adc0(1),
      I4 => \slice_index_adc0_reg_n_0_[0]\,
      O => slice_index_adc0(0)
    );
\slice_index_adc0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007000700000"
    )
        port map (
      I0 => \slice_index_adc0_reg[2]_i_5_n_2\,
      I1 => \slice_index_adc0_reg_n_0_[2]\,
      I2 => const_sm_state_adc0(2),
      I3 => const_sm_state_adc0(1),
      I4 => \slice_index_adc0_reg_n_0_[0]\,
      I5 => \slice_index_adc0_reg_n_0_[1]\,
      O => slice_index_adc0(1)
    );
\slice_index_adc0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABABABABAB"
    )
        port map (
      I0 => \slice_index_adc0[2]_i_3_n_0\,
      I1 => \slice_index_adc0[2]_i_4_n_0\,
      I2 => \FSM_sequential_const_sm_state_adc0[1]_i_2_n_0\,
      I3 => \slice_index_adc0_reg[2]_i_5_n_2\,
      I4 => subdrp_adc0_reg_n_0,
      I5 => \slice_index_adc0[2]_i_6_n_0\,
      O => \slice_index_adc0[2]_i_1_n_0\
    );
\slice_index_adc0[2]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[10]\,
      O => \slice_index_adc0[2]_i_10_n_0\
    );
\slice_index_adc0[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[9]\,
      I1 => \data_index_adc0_reg_n_0_[8]\,
      O => \slice_index_adc0[2]_i_11_n_0\
    );
\slice_index_adc0[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[7]\,
      I1 => \data_index_adc0_reg_n_0_[6]\,
      O => \slice_index_adc0[2]_i_12_n_0\
    );
\slice_index_adc0[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[5]\,
      I1 => \data_index_adc0_reg_n_0_[4]\,
      I2 => \data_stop_adc0_reg_n_0_[4]\,
      O => \slice_index_adc0[2]_i_13_n_0\
    );
\slice_index_adc0[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[3]\,
      I1 => \data_stop_adc0_reg_n_0_[3]\,
      I2 => \data_index_adc0_reg_n_0_[2]\,
      I3 => \data_stop_adc0_reg_n_0_[2]\,
      O => \slice_index_adc0[2]_i_14_n_0\
    );
\slice_index_adc0[2]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[1]\,
      I1 => \data_index_adc0_reg_n_0_[0]\,
      I2 => \data_stop_adc0_reg_n_0_[0]\,
      O => \slice_index_adc0[2]_i_15_n_0\
    );
\slice_index_adc0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040004000400"
    )
        port map (
      I0 => \slice_index_adc0_reg[2]_i_5_n_2\,
      I1 => const_sm_state_adc0(2),
      I2 => const_sm_state_adc0(1),
      I3 => \slice_index_adc0_reg_n_0_[2]\,
      I4 => \slice_index_adc0_reg_n_0_[0]\,
      I5 => \slice_index_adc0_reg_n_0_[1]\,
      O => slice_index_adc0(2)
    );
\slice_index_adc0[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => const_sm_state_adc0(2),
      I2 => const_sm_state_adc0(1),
      O => \slice_index_adc0[2]_i_3_n_0\
    );
\slice_index_adc0[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBFBFFFFFFFF"
    )
        port map (
      I0 => adc0_sm_reset_i_0,
      I1 => const_sm_state_adc0(2),
      I2 => \FSM_sequential_const_sm_state_adc0[0]_i_2_n_0\,
      I3 => adc0_drprdy_const,
      I4 => const_sm_state_adc0(1),
      I5 => \^q\(0),
      O => \slice_index_adc0[2]_i_4_n_0\
    );
\slice_index_adc0[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \subdrp_index_adc0_reg_n_0_[1]\,
      I1 => \subdrp_index_adc0_reg_n_0_[2]\,
      I2 => \subdrp_index_adc0_reg_n_0_[0]\,
      O => \slice_index_adc0[2]_i_6_n_0\
    );
\slice_index_adc0[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[5]\,
      I1 => \data_stop_adc0_reg_n_0_[4]\,
      I2 => \data_index_adc0_reg_n_0_[4]\,
      O => \slice_index_adc0[2]_i_7_n_0\
    );
\slice_index_adc0[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \data_stop_adc0_reg_n_0_[3]\,
      I1 => \data_index_adc0_reg_n_0_[3]\,
      I2 => \data_stop_adc0_reg_n_0_[2]\,
      I3 => \data_index_adc0_reg_n_0_[2]\,
      O => \slice_index_adc0[2]_i_8_n_0\
    );
\slice_index_adc0[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \data_stop_adc0_reg_n_0_[0]\,
      I1 => \data_index_adc0_reg_n_0_[1]\,
      I2 => \data_index_adc0_reg_n_0_[0]\,
      O => \slice_index_adc0[2]_i_9_n_0\
    );
\slice_index_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc0[2]_i_1_n_0\,
      D => slice_index_adc0(0),
      Q => \slice_index_adc0_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\slice_index_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc0[2]_i_1_n_0\,
      D => slice_index_adc0(1),
      Q => \slice_index_adc0_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\slice_index_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slice_index_adc0[2]_i_1_n_0\,
      D => slice_index_adc0(2),
      Q => \slice_index_adc0_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
\slice_index_adc0_reg[2]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_slice_index_adc0_reg[2]_i_5_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \slice_index_adc0_reg[2]_i_5_n_2\,
      CO(4) => \slice_index_adc0_reg[2]_i_5_n_3\,
      CO(3) => \slice_index_adc0_reg[2]_i_5_n_4\,
      CO(2) => \slice_index_adc0_reg[2]_i_5_n_5\,
      CO(1) => \slice_index_adc0_reg[2]_i_5_n_6\,
      CO(0) => \slice_index_adc0_reg[2]_i_5_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \slice_index_adc0[2]_i_7_n_0\,
      DI(1) => \slice_index_adc0[2]_i_8_n_0\,
      DI(0) => \slice_index_adc0[2]_i_9_n_0\,
      O(7 downto 0) => \NLW_slice_index_adc0_reg[2]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \slice_index_adc0[2]_i_10_n_0\,
      S(4) => \slice_index_adc0[2]_i_11_n_0\,
      S(3) => \slice_index_adc0[2]_i_12_n_0\,
      S(2) => \slice_index_adc0[2]_i_13_n_0\,
      S(1) => \slice_index_adc0[2]_i_14_n_0\,
      S(0) => \slice_index_adc0[2]_i_15_n_0\
    );
subdrp_adc0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => p_0_in,
      O => subdrp_adc0_i_1_n_0
    );
subdrp_adc0_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc0[3]_i_1_n_0\,
      D => subdrp_adc0_i_1_n_0,
      Q => subdrp_adc0_reg_n_0,
      R => \^reset_const_i\
    );
\subdrp_addr_adc0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in,
      I1 => const_sm_state_adc0(1),
      I2 => \subdrp_index_adc0_reg_n_0_[0]\,
      O => \subdrp_addr_adc0[0]_i_1_n_0\
    );
\subdrp_addr_adc0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => p_0_in,
      I1 => \subdrp_index_adc0_reg_n_0_[1]\,
      I2 => const_sm_state_adc0(1),
      O => \subdrp_addr_adc0[1]_i_1_n_0\
    );
\subdrp_addr_adc0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D7FF"
    )
        port map (
      I0 => p_0_in,
      I1 => \subdrp_index_adc0_reg_n_0_[2]\,
      I2 => \subdrp_index_adc0_reg_n_0_[1]\,
      I3 => const_sm_state_adc0(1),
      O => \subdrp_addr_adc0[2]_i_1_n_0\
    );
\subdrp_addr_adc0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0403"
    )
        port map (
      I0 => adc0_sm_reset_i_0,
      I1 => const_sm_state_adc0(1),
      I2 => const_sm_state_adc0(2),
      I3 => \^q\(0),
      O => \subdrp_addr_adc0[3]_i_1_n_0\
    );
\subdrp_addr_adc0[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => p_0_in,
      I2 => \subdrp_index_adc0_reg_n_0_[2]\,
      I3 => \subdrp_index_adc0_reg_n_0_[1]\,
      O => \subdrp_addr_adc0[3]_i_2_n_0\
    );
\subdrp_addr_adc0[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440014277FF7FFF"
    )
        port map (
      I0 => \data_index_adc0_reg_n_0_[4]\,
      I1 => \data_index_adc0_reg_n_0_[2]\,
      I2 => \data_index_adc0_reg_n_0_[1]\,
      I3 => \data_index_adc0_reg_n_0_[3]\,
      I4 => \data_index_adc0_reg_n_0_[0]\,
      I5 => \data_index_adc0_reg_n_0_[5]\,
      O => p_0_in
    );
\subdrp_addr_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc0[3]_i_1_n_0\,
      D => \subdrp_addr_adc0[0]_i_1_n_0\,
      Q => \subdrp_addr_adc0_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\subdrp_addr_adc0_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc0[3]_i_1_n_0\,
      D => \subdrp_addr_adc0[1]_i_1_n_0\,
      Q => \subdrp_addr_adc0_reg_n_0_[1]\,
      S => \^reset_const_i\
    );
\subdrp_addr_adc0_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc0[3]_i_1_n_0\,
      D => \subdrp_addr_adc0[2]_i_1_n_0\,
      Q => \subdrp_addr_adc0_reg_n_0_[2]\,
      S => \^reset_const_i\
    );
\subdrp_addr_adc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_addr_adc0[3]_i_1_n_0\,
      D => \subdrp_addr_adc0[3]_i_2_n_0\,
      Q => \subdrp_addr_adc0_reg_n_0_[3]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => const_sm_state_adc0(2),
      I2 => \subdrp_index_adc0_reg_n_0_[0]\,
      O => subdrp_index_adc0(0)
    );
\subdrp_index_adc0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => \subdrp_index_adc0_reg_n_0_[0]\,
      I2 => \subdrp_index_adc0_reg_n_0_[1]\,
      I3 => const_sm_state_adc0(2),
      O => \subdrp_index_adc0[1]_i_1_n_0\
    );
\subdrp_index_adc0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010101010101"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => const_sm_state_adc0(2),
      I2 => \^q\(0),
      I3 => \slice_index_adc0[2]_i_4_n_0\,
      I4 => \slice_index_adc0_reg[2]_i_5_n_2\,
      I5 => subdrp_adc0_reg_n_0,
      O => \subdrp_index_adc0[2]_i_1_n_0\
    );
\subdrp_index_adc0[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => const_sm_state_adc0(1),
      I1 => const_sm_state_adc0(2),
      I2 => \subdrp_index_adc0_reg_n_0_[2]\,
      I3 => \subdrp_index_adc0_reg_n_0_[1]\,
      I4 => \subdrp_index_adc0_reg_n_0_[0]\,
      O => \subdrp_index_adc0[2]_i_2_n_0\
    );
\subdrp_index_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc0[2]_i_1_n_0\,
      D => subdrp_index_adc0(0),
      Q => \subdrp_index_adc0_reg_n_0_[0]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc0[2]_i_1_n_0\,
      D => \subdrp_index_adc0[1]_i_1_n_0\,
      Q => \subdrp_index_adc0_reg_n_0_[1]\,
      R => \^reset_const_i\
    );
\subdrp_index_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \subdrp_index_adc0[2]_i_1_n_0\,
      D => \subdrp_index_adc0[2]_i_2_n_0\,
      Q => \subdrp_index_adc0_reg_n_0_[2]\,
      R => \^reset_const_i\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_counter_f is
  port (
    s_axi_awvalid_0 : out STD_LOGIC;
    cs_ce_ld_enable_i : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[1]_0\ : out STD_LOGIC;
    IP2Bus_RdAck : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]\ : out STD_LOGIC;
    timeout_i : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ : in STD_LOGIC;
    drp_RdAck_r : in STD_LOGIC;
    axi_RdAck : in STD_LOGIC;
    counter_en_reg : in STD_LOGIC;
    icount_out0_carry_0 : in STD_LOGIC;
    s_axi_wready_reg_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \icount_out_reg[12]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \icount_out_reg[11]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_counter_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_counter_f is
  signal \^fsm_sequential_access_cs_reg[1]_0\ : STD_LOGIC;
  signal \^cs_ce_ld_enable_i\ : STD_LOGIC;
  signal \icount_out0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icount_out0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icount_out0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icount_out0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_12\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_13\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_14\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_15\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_5\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_6\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_7\ : STD_LOGIC;
  signal icount_out0_carry_i_10_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_11_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_12_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_1_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_2_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_3_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_4_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_5_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_6_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_7_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_8_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_9_n_0 : STD_LOGIC;
  signal icount_out0_carry_n_0 : STD_LOGIC;
  signal icount_out0_carry_n_1 : STD_LOGIC;
  signal icount_out0_carry_n_10 : STD_LOGIC;
  signal icount_out0_carry_n_11 : STD_LOGIC;
  signal icount_out0_carry_n_12 : STD_LOGIC;
  signal icount_out0_carry_n_13 : STD_LOGIC;
  signal icount_out0_carry_n_14 : STD_LOGIC;
  signal icount_out0_carry_n_15 : STD_LOGIC;
  signal icount_out0_carry_n_2 : STD_LOGIC;
  signal icount_out0_carry_n_3 : STD_LOGIC;
  signal icount_out0_carry_n_4 : STD_LOGIC;
  signal icount_out0_carry_n_5 : STD_LOGIC;
  signal icount_out0_carry_n_6 : STD_LOGIC;
  signal icount_out0_carry_n_7 : STD_LOGIC;
  signal icount_out0_carry_n_8 : STD_LOGIC;
  signal icount_out0_carry_n_9 : STD_LOGIC;
  signal \icount_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^s_axi_awvalid_0\ : STD_LOGIC;
  signal \^timeout_i\ : STD_LOGIC;
  signal \NLW_icount_out0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_icount_out0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_7\ : label is "soft_lutpair4";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of icount_out0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of icount_out0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \icount_out0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \icount_out0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of icount_out0_carry_i_10 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of icount_out0_carry_i_12 : label is "soft_lutpair4";
begin
  \FSM_sequential_access_cs_reg[1]_0\ <= \^fsm_sequential_access_cs_reg[1]_0\;
  cs_ce_ld_enable_i <= \^cs_ce_ld_enable_i\;
  s_axi_awvalid_0 <= \^s_axi_awvalid_0\;
  timeout_i <= \^timeout_i\;
\FSM_sequential_access_cs[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => axi_RdAck,
      I1 => drp_RdAck_r,
      O => IP2Bus_RdAck
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080300"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => Q(0),
      I2 => Q(2),
      I3 => s_axi_arvalid,
      I4 => Q(1),
      O => \^cs_ce_ld_enable_i\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30C1"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \^s_axi_awvalid_0\
    );
icount_out0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \icount_out_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => icount_out0_carry_n_0,
      CO(6) => icount_out0_carry_n_1,
      CO(5) => icount_out0_carry_n_2,
      CO(4) => icount_out0_carry_n_3,
      CO(3) => icount_out0_carry_n_4,
      CO(2) => icount_out0_carry_n_5,
      CO(1) => icount_out0_carry_n_6,
      CO(0) => icount_out0_carry_n_7,
      DI(7) => \icount_out_reg_n_0_[7]\,
      DI(6) => \icount_out_reg_n_0_[6]\,
      DI(5) => \icount_out_reg_n_0_[5]\,
      DI(4) => \icount_out_reg_n_0_[4]\,
      DI(3) => \icount_out_reg_n_0_[3]\,
      DI(2) => \icount_out_reg_n_0_[2]\,
      DI(1) => \icount_out_reg_n_0_[1]\,
      DI(0) => icount_out0_carry_i_1_n_0,
      O(7) => icount_out0_carry_n_8,
      O(6) => icount_out0_carry_n_9,
      O(5) => icount_out0_carry_n_10,
      O(4) => icount_out0_carry_n_11,
      O(3) => icount_out0_carry_n_12,
      O(2) => icount_out0_carry_n_13,
      O(1) => icount_out0_carry_n_14,
      O(0) => icount_out0_carry_n_15,
      S(7) => icount_out0_carry_i_2_n_0,
      S(6) => icount_out0_carry_i_3_n_0,
      S(5) => icount_out0_carry_i_4_n_0,
      S(4) => icount_out0_carry_i_5_n_0,
      S(3) => icount_out0_carry_i_6_n_0,
      S(2) => icount_out0_carry_i_7_n_0,
      S(1) => icount_out0_carry_i_8_n_0,
      S(0) => icount_out0_carry_i_9_n_0
    );
\icount_out0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => icount_out0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_icount_out0_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \icount_out0_carry__0_n_5\,
      CO(1) => \icount_out0_carry__0_n_6\,
      CO(0) => \icount_out0_carry__0_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \icount_out_reg_n_0_[10]\,
      DI(1) => \icount_out_reg_n_0_[9]\,
      DI(0) => \icount_out_reg_n_0_[8]\,
      O(7 downto 4) => \NLW_icount_out0_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \icount_out0_carry__0_n_12\,
      O(2) => \icount_out0_carry__0_n_13\,
      O(1) => \icount_out0_carry__0_n_14\,
      O(0) => \icount_out0_carry__0_n_15\,
      S(7 downto 4) => B"0000",
      S(3) => \icount_out0_carry__0_i_1_n_0\,
      S(2) => \icount_out0_carry__0_i_2_n_0\,
      S(1) => \icount_out0_carry__0_i_3_n_0\,
      S(0) => \icount_out0_carry__0_i_4_n_0\
    );
\icount_out0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icount_out_reg_n_0_[11]\,
      O => \icount_out0_carry__0_i_1_n_0\
    );
\icount_out0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[10]\,
      I1 => \icount_out_reg_n_0_[11]\,
      O => \icount_out0_carry__0_i_2_n_0\
    );
\icount_out0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[9]\,
      I1 => \icount_out_reg_n_0_[10]\,
      O => \icount_out0_carry__0_i_3_n_0\
    );
\icount_out0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[8]\,
      I1 => \icount_out_reg_n_0_[9]\,
      O => \icount_out0_carry__0_i_4_n_0\
    );
icount_out0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icount_out_reg_n_0_[1]\,
      O => icount_out0_carry_i_1_n_0
    );
icount_out0_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => icount_out0_carry_i_10_n_0
    );
icount_out0_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFBABFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_axi_wvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => s_axi_arvalid,
      I5 => counter_en_reg,
      O => icount_out0_carry_i_11_n_0
    );
icount_out0_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => Q(2),
      I3 => Q(0),
      O => icount_out0_carry_i_12_n_0
    );
icount_out0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[7]\,
      I1 => \icount_out_reg_n_0_[8]\,
      O => icount_out0_carry_i_2_n_0
    );
icount_out0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[6]\,
      I1 => \icount_out_reg_n_0_[7]\,
      O => icount_out0_carry_i_3_n_0
    );
icount_out0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[5]\,
      I1 => \icount_out_reg_n_0_[6]\,
      O => icount_out0_carry_i_4_n_0
    );
icount_out0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[4]\,
      I1 => \icount_out_reg_n_0_[5]\,
      O => icount_out0_carry_i_5_n_0
    );
icount_out0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[3]\,
      I1 => \icount_out_reg_n_0_[4]\,
      O => icount_out0_carry_i_6_n_0
    );
icount_out0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[2]\,
      I1 => \icount_out_reg_n_0_[3]\,
      O => icount_out0_carry_i_7_n_0
    );
icount_out0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[1]\,
      I1 => \icount_out_reg_n_0_[2]\,
      O => icount_out0_carry_i_8_n_0
    );
icount_out0_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[1]\,
      I1 => icount_out0_carry_i_10_n_0,
      I2 => icount_out0_carry_i_11_n_0,
      I3 => icount_out0_carry_i_12_n_0,
      I4 => icount_out0_carry_0,
      I5 => \^fsm_sequential_access_cs_reg[1]_0\,
      O => icount_out0_carry_i_9_n_0
    );
\icount_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A040004FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => \icount_out_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\icount_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => \icount_out0_carry__0_n_14\,
      O => p_1_in(10)
    );
\icount_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3DFD00000000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => Q(0),
      I2 => Q(1),
      I3 => s_axi_wvalid,
      I4 => Q(2),
      I5 => \icount_out0_carry__0_n_13\,
      O => p_1_in(11)
    );
\icount_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAA02AA"
    )
        port map (
      I0 => \^timeout_i\,
      I1 => \^s_axi_awvalid_0\,
      I2 => \icount_out_reg[12]_0\,
      I3 => counter_en_reg,
      I4 => p_1_in(12),
      I5 => \^cs_ce_ld_enable_i\,
      O => \icount_out[12]_i_1_n_0\
    );
\icount_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3DFD00000000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => Q(0),
      I2 => Q(1),
      I3 => s_axi_wvalid,
      I4 => Q(2),
      I5 => \icount_out0_carry__0_n_12\,
      O => p_1_in(12)
    );
\icount_out[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\,
      O => \FSM_sequential_access_cs_reg[1]\
    );
\icount_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_15,
      O => p_1_in(1)
    );
\icount_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_14,
      O => p_1_in(2)
    );
\icount_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_13,
      O => p_1_in(3)
    );
\icount_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_12,
      O => p_1_in(4)
    );
\icount_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_11,
      O => p_1_in(5)
    );
\icount_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_10,
      O => p_1_in(6)
    );
\icount_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_9,
      O => p_1_in(7)
    );
\icount_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_8,
      O => p_1_in(8)
    );
\icount_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => \icount_out0_carry__0_n_15\,
      O => p_1_in(9)
    );
\icount_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(0),
      Q => \icount_out_reg_n_0_[0]\,
      R => '0'
    );
\icount_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(10),
      Q => \icount_out_reg_n_0_[10]\,
      R => '0'
    );
\icount_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(11),
      Q => \icount_out_reg_n_0_[11]\,
      R => '0'
    );
\icount_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \icount_out[12]_i_1_n_0\,
      Q => \^timeout_i\,
      R => '0'
    );
\icount_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(1),
      Q => \icount_out_reg_n_0_[1]\,
      R => '0'
    );
\icount_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(2),
      Q => \icount_out_reg_n_0_[2]\,
      R => '0'
    );
\icount_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(3),
      Q => \icount_out_reg_n_0_[3]\,
      R => '0'
    );
\icount_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(4),
      Q => \icount_out_reg_n_0_[4]\,
      R => '0'
    );
\icount_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(5),
      Q => \icount_out_reg_n_0_[5]\,
      R => '0'
    );
\icount_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(6),
      Q => \icount_out_reg_n_0_[6]\,
      R => '0'
    );
\icount_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(7),
      Q => \icount_out_reg_n_0_[7]\,
      R => '0'
    );
\icount_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(8),
      Q => \icount_out_reg_n_0_[8]\,
      R => '0'
    );
\icount_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(9),
      Q => \icount_out_reg_n_0_[9]\,
      R => '0'
    );
\s_axi_rdata_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055540000"
    )
        port map (
      I0 => Q(1),
      I1 => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\,
      I2 => drp_RdAck_r,
      I3 => axi_RdAck,
      I4 => Q(0),
      I5 => Q(2),
      O => \^fsm_sequential_access_cs_reg[1]_0\
    );
s_axi_wready_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000101FF"
    )
        port map (
      I0 => s_axi_wready_reg_i_2(3),
      I1 => s_axi_wready_reg_i_2(1),
      I2 => s_axi_wready_reg_i_2(2),
      I3 => s_axi_wready_reg_i_2(4),
      I4 => s_axi_wready_reg_i_2(0),
      O => \bus2ip_addr_reg_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_device_rom is
  port (
    \data_reg[28]_0\ : out STD_LOGIC;
    \data_reg[27]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[28]_1\ : out STD_LOGIC;
    \data_reg[28]_2\ : out STD_LOGIC;
    \data_reg[28]_3\ : out STD_LOGIC;
    \data_reg[28]_4\ : out STD_LOGIC;
    \data_reg[28]_5\ : out STD_LOGIC;
    \data_reg[28]_6\ : out STD_LOGIC;
    \drp_addr_reg[10]\ : out STD_LOGIC;
    \drp_di_reg[0]\ : out STD_LOGIC;
    \drp_di_reg[1]\ : out STD_LOGIC;
    \drp_di_reg[2]\ : out STD_LOGIC;
    \drp_di_reg[3]\ : out STD_LOGIC;
    \drp_di_reg[4]\ : out STD_LOGIC;
    \drp_di_reg[5]\ : out STD_LOGIC;
    \drp_di_reg[6]\ : out STD_LOGIC;
    \drp_di_reg[7]\ : out STD_LOGIC;
    \drp_di_reg[8]\ : out STD_LOGIC;
    \drp_di_reg[9]\ : out STD_LOGIC;
    \drp_di_reg[10]\ : out STD_LOGIC;
    \drp_di_reg[11]\ : out STD_LOGIC;
    \drp_di_reg[12]\ : out STD_LOGIC;
    \drp_di_reg[13]\ : out STD_LOGIC;
    \drp_di_reg[14]\ : out STD_LOGIC;
    \drp_di_reg[15]\ : out STD_LOGIC;
    \data_reg[28]_7\ : out STD_LOGIC;
    \data_reg[28]_8\ : out STD_LOGIC;
    \data_reg[28]_9\ : out STD_LOGIC;
    \data_reg[28]_10\ : out STD_LOGIC;
    \data_reg[28]_11\ : out STD_LOGIC;
    \data_reg[28]_12\ : out STD_LOGIC;
    \data_reg[28]_13\ : out STD_LOGIC;
    \data_reg[28]_14\ : out STD_LOGIC;
    \data_reg[28]_15\ : out STD_LOGIC;
    \data_reg[28]_16\ : out STD_LOGIC;
    \data_reg[28]_17\ : out STD_LOGIC;
    \data_reg[28]_18\ : out STD_LOGIC;
    \data_reg[28]_19\ : out STD_LOGIC;
    \data_reg[28]_20\ : out STD_LOGIC;
    \data_reg[28]_21\ : out STD_LOGIC;
    \data_reg[28]_22\ : out STD_LOGIC;
    \data_reg[26]_0\ : out STD_LOGIC;
    \data_reg[26]_1\ : out STD_LOGIC;
    \data_reg[26]_2\ : out STD_LOGIC;
    \data_reg[26]_3\ : out STD_LOGIC;
    \data_reg[26]_4\ : out STD_LOGIC;
    \data_reg[26]_5\ : out STD_LOGIC;
    \data_reg[28]_23\ : out STD_LOGIC;
    \data_reg[16]_0\ : out STD_LOGIC;
    \data_reg[27]_1\ : out STD_LOGIC;
    \data_reg[17]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]\ : out STD_LOGIC;
    \data_reg[19]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \data_reg[21]_0\ : out STD_LOGIC;
    \data_reg[22]_0\ : out STD_LOGIC;
    \data_reg[24]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \data_reg[0]_0\ : out STD_LOGIC;
    \data_reg[1]_0\ : out STD_LOGIC;
    \data_reg[2]_0\ : out STD_LOGIC;
    \data_reg[3]_0\ : out STD_LOGIC;
    \data_reg[4]_0\ : out STD_LOGIC;
    \data_reg[5]_0\ : out STD_LOGIC;
    \data_reg[6]_0\ : out STD_LOGIC;
    \data_reg[7]_0\ : out STD_LOGIC;
    \data_reg[8]_0\ : out STD_LOGIC;
    \data_reg[9]_0\ : out STD_LOGIC;
    \data_reg[10]_0\ : out STD_LOGIC;
    \data_reg[11]_0\ : out STD_LOGIC;
    \data_reg[12]_0\ : out STD_LOGIC;
    \data_reg[13]_0\ : out STD_LOGIC;
    \data_reg[14]_0\ : out STD_LOGIC;
    \data_reg[15]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    \data_reg[25]_0\ : out STD_LOGIC;
    \data_reg[22]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    \data_reg[22]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[25]_1\ : out STD_LOGIC;
    \data_reg[28]_24\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[28]_25\ : out STD_LOGIC;
    \data_reg[25]_2\ : out STD_LOGIC;
    \data_reg[22]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_drpen_tc : out STD_LOGIC;
    dac1_drpen_tc : out STD_LOGIC;
    \data_reg[26]_6\ : out STD_LOGIC;
    \data_reg[26]_7\ : out STD_LOGIC;
    \data_reg[26]_8\ : out STD_LOGIC;
    \data_reg[26]_9\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_tc_sm_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_drpen_tc : out STD_LOGIC;
    adc2_drpen_tc : out STD_LOGIC;
    adc3_drpen_tc : out STD_LOGIC;
    adc2_drpdi_tc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_drpaddr_tc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc3_drpdi_tc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_drpdi_tc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tx0_u_dac : in STD_LOGIC;
    tx0_u_dac_0 : in STD_LOGIC;
    tx0_u_dac_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx0_u_dac_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx0_u_adc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx1_u_adc : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx3_u_adc : in STD_LOGIC;
    rx1_u_adc_0 : in STD_LOGIC;
    rx1_u_adc_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx1_u_adc_2 : in STD_LOGIC;
    adc1_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx1_u_adc_3 : in STD_LOGIC;
    rx1_u_adc_4 : in STD_LOGIC;
    rx2_u_adc : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx2_u_adc_0 : in STD_LOGIC;
    rx2_u_adc_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx2_u_adc_2 : in STD_LOGIC;
    rx2_u_adc_3 : in STD_LOGIC;
    adc2_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx2_u_adc_4 : in STD_LOGIC;
    rx3_u_adc_0 : in STD_LOGIC;
    rx3_u_adc_1 : in STD_LOGIC;
    adc3_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx3_u_adc_2 : in STD_LOGIC;
    tx1_u_dac : in STD_LOGIC;
    dac1_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx1_u_dac_0 : in STD_LOGIC;
    tx1_u_dac_1 : in STD_LOGIC;
    \data_index_reg[0]\ : in STD_LOGIC;
    \data_index_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_tc_sm_state_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_8_0\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_8_1\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_8_2\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_8_3\ : in STD_LOGIC;
    dac1_drprdy_tc : in STD_LOGIC;
    dac0_drprdy_tc : in STD_LOGIC;
    adc3_drprdy_tc : in STD_LOGIC;
    adc2_drprdy_tc : in STD_LOGIC;
    adc1_drprdy_tc : in STD_LOGIC;
    adc0_drprdy_tc : in STD_LOGIC;
    \data_reg[28]_26\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_device_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_device_rom is
  signal \FSM_sequential_tc_sm_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_reg[27]_0\ : STD_LOGIC;
  signal \^data_reg[27]_1\ : STD_LOGIC;
  signal \^data_reg[28]_23\ : STD_LOGIC;
  signal \data_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal rx2_u_adc_i_35_n_0 : STD_LOGIC;
  signal rx3_u_adc_i_35_n_0 : STD_LOGIC;
  signal tile_index : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tc_sm_state[2]_i_8\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of rx0_u_adc_i_32 : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of rx1_u_adc_i_32 : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of rx1_u_adc_i_36 : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of rx1_u_adc_i_38 : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of rx1_u_adc_i_39 : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of rx1_u_adc_i_40 : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of rx1_u_adc_i_41 : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of rx1_u_adc_i_42 : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of rx1_u_adc_i_43 : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of rx1_u_adc_i_44 : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of rx1_u_adc_i_45 : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of rx1_u_adc_i_46 : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of rx1_u_adc_i_47 : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of rx1_u_adc_i_48 : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of rx1_u_adc_i_49 : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of rx1_u_adc_i_50 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of rx1_u_adc_i_51 : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of rx1_u_adc_i_52 : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of rx1_u_adc_i_53 : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of rx2_u_adc_i_32 : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of rx2_u_adc_i_34 : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of rx2_u_adc_i_35 : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of rx2_u_adc_i_38 : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of rx2_u_adc_i_39 : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of rx2_u_adc_i_40 : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of rx2_u_adc_i_41 : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of rx2_u_adc_i_42 : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of rx2_u_adc_i_43 : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of rx2_u_adc_i_44 : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of rx2_u_adc_i_45 : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of rx2_u_adc_i_46 : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of rx2_u_adc_i_47 : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of rx2_u_adc_i_48 : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of rx2_u_adc_i_49 : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of rx2_u_adc_i_50 : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of rx2_u_adc_i_51 : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of rx2_u_adc_i_52 : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of rx2_u_adc_i_53 : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of rx2_u_adc_i_54 : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of rx2_u_adc_i_55 : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of rx2_u_adc_i_56 : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of rx3_u_adc_i_30 : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of rx3_u_adc_i_34 : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of rx3_u_adc_i_35 : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of rx3_u_adc_i_38 : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of rx3_u_adc_i_39 : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of rx3_u_adc_i_40 : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of rx3_u_adc_i_41 : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of rx3_u_adc_i_42 : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of rx3_u_adc_i_43 : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of rx3_u_adc_i_44 : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of rx3_u_adc_i_45 : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of rx3_u_adc_i_46 : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of rx3_u_adc_i_47 : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of rx3_u_adc_i_48 : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of rx3_u_adc_i_49 : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of rx3_u_adc_i_50 : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of rx3_u_adc_i_51 : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of rx3_u_adc_i_52 : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of rx3_u_adc_i_53 : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of rx3_u_adc_i_54 : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of rx3_u_adc_i_55 : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of rx3_u_adc_i_56 : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of tx0_u_dac_i_38 : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of tx0_u_dac_i_40 : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of tx1_u_dac_i_30 : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of tx1_u_dac_i_36 : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of tx1_u_dac_i_37 : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of tx1_u_dac_i_39 : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of tx1_u_dac_i_40 : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of tx1_u_dac_i_41 : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of tx1_u_dac_i_42 : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of tx1_u_dac_i_43 : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of tx1_u_dac_i_44 : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of tx1_u_dac_i_45 : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of tx1_u_dac_i_46 : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of tx1_u_dac_i_47 : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of tx1_u_dac_i_48 : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of tx1_u_dac_i_49 : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of tx1_u_dac_i_50 : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of tx1_u_dac_i_51 : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of tx1_u_dac_i_52 : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of tx1_u_dac_i_53 : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of tx1_u_dac_i_54 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of tx1_u_dac_i_55 : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of tx1_u_dac_i_56 : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of tx1_u_dac_i_57 : label is "soft_lutpair467";
begin
  Q(0) <= \^q\(0);
  \data_reg[27]_0\ <= \^data_reg[27]_0\;
  \data_reg[27]_1\ <= \^data_reg[27]_1\;
  \data_reg[28]_23\ <= \^data_reg[28]_23\;
\FSM_sequential_tc_sm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57AA57BB"
    )
        port map (
      I0 => \data_index_reg[0]_0\(0),
      I1 => \data_index_reg[0]_0\(2),
      I2 => \FSM_sequential_tc_sm_state[2]_i_8_n_0\,
      I3 => \data_index_reg[0]_0\(1),
      I4 => \FSM_sequential_tc_sm_state_reg[2]\,
      O => D(0)
    );
\FSM_sequential_tc_sm_state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => adc3_drprdy_tc,
      I1 => adc2_drprdy_tc,
      I2 => tile_index(1),
      I3 => adc1_drprdy_tc,
      I4 => tile_index(0),
      I5 => adc0_drprdy_tc,
      O => \FSM_sequential_tc_sm_state[2]_i_11_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \FSM_sequential_tc_sm_state[2]_i_8_0\,
      I1 => \FSM_sequential_tc_sm_state[2]_i_8_1\,
      I2 => tile_index(1),
      I3 => \FSM_sequential_tc_sm_state[2]_i_8_2\,
      I4 => tile_index(0),
      I5 => \FSM_sequential_tc_sm_state[2]_i_8_3\,
      O => \FSM_sequential_tc_sm_state[2]_i_12_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5757F757"
    )
        port map (
      I0 => \data_index_reg[0]_0\(0),
      I1 => \FSM_sequential_tc_sm_state_reg[0]_0\,
      I2 => \data_index_reg[0]_0\(2),
      I3 => \FSM_sequential_tc_sm_state[2]_i_5_n_0\,
      I4 => \data_index_reg[0]_0\(1),
      O => \FSM_sequential_tc_sm_state_reg[0]\(0)
    );
\FSM_sequential_tc_sm_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A2A2F1A1A2A2F"
    )
        port map (
      I0 => \data_index_reg[0]_0\(2),
      I1 => \data_index_reg[0]\,
      I2 => \data_index_reg[0]_0\(0),
      I3 => \FSM_sequential_tc_sm_state_reg[2]\,
      I4 => \data_index_reg[0]_0\(1),
      I5 => \FSM_sequential_tc_sm_state[2]_i_8_n_0\,
      O => D(1)
    );
\FSM_sequential_tc_sm_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACAFAFA3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_tc_sm_state[2]_i_11_n_0\,
      I1 => tile_index(1),
      I2 => \^q\(0),
      I3 => dac1_drprdy_tc,
      I4 => tile_index(0),
      I5 => dac0_drprdy_tc,
      O => \FSM_sequential_tc_sm_state[2]_i_5_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \FSM_sequential_tc_sm_state_reg[1]\,
      I1 => tile_index(0),
      I2 => \FSM_sequential_tc_sm_state_reg[1]_0\,
      I3 => \^q\(0),
      I4 => \FSM_sequential_tc_sm_state[2]_i_12_n_0\,
      O => \FSM_sequential_tc_sm_state[2]_i_8_n_0\
    );
\data_index[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4400C00000FF"
    )
        port map (
      I0 => \FSM_sequential_tc_sm_state[2]_i_8_n_0\,
      I1 => \data_index_reg[0]\,
      I2 => \FSM_sequential_tc_sm_state[2]_i_5_n_0\,
      I3 => \data_index_reg[0]_0\(0),
      I4 => \data_index_reg[0]_0\(2),
      I5 => \data_index_reg[0]_0\(1),
      O => E(0)
    );
\data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(0),
      Q => \data_reg_n_0_[0]\,
      R => '0'
    );
\data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(10),
      Q => \data_reg_n_0_[10]\,
      R => '0'
    );
\data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(11),
      Q => \data_reg_n_0_[11]\,
      R => '0'
    );
\data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(12),
      Q => \data_reg_n_0_[12]\,
      R => '0'
    );
\data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(13),
      Q => \data_reg_n_0_[13]\,
      R => '0'
    );
\data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(14),
      Q => \data_reg_n_0_[14]\,
      R => '0'
    );
\data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(15),
      Q => \data_reg_n_0_[15]\,
      R => '0'
    );
\data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(16),
      Q => \data_reg_n_0_[16]\,
      R => '0'
    );
\data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(17),
      Q => \data_reg_n_0_[17]\,
      R => '0'
    );
\data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(18),
      Q => \data_reg_n_0_[18]\,
      R => '0'
    );
\data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(19),
      Q => \data_reg_n_0_[19]\,
      R => '0'
    );
\data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(1),
      Q => \data_reg_n_0_[1]\,
      R => '0'
    );
\data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(20),
      Q => \data_reg_n_0_[20]\,
      R => '0'
    );
\data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(21),
      Q => \data_reg_n_0_[21]\,
      R => '0'
    );
\data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(22),
      Q => \data_reg_n_0_[22]\,
      R => '0'
    );
\data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(23),
      Q => \data_reg_n_0_[24]\,
      R => '0'
    );
\data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(24),
      Q => p_0_in0,
      R => '0'
    );
\data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(25),
      Q => tile_index(0),
      R => '0'
    );
\data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(26),
      Q => tile_index(1),
      R => '0'
    );
\data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(27),
      Q => \^q\(0),
      R => '0'
    );
\data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(2),
      Q => \data_reg_n_0_[2]\,
      R => '0'
    );
\data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(3),
      Q => \data_reg_n_0_[3]\,
      R => '0'
    );
\data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(4),
      Q => \data_reg_n_0_[4]\,
      R => '0'
    );
\data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(5),
      Q => \data_reg_n_0_[5]\,
      R => '0'
    );
\data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(6),
      Q => \data_reg_n_0_[6]\,
      R => '0'
    );
\data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(7),
      Q => \data_reg_n_0_[7]\,
      R => '0'
    );
\data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(8),
      Q => \data_reg_n_0_[8]\,
      R => '0'
    );
\data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[28]_26\(9),
      Q => \data_reg_n_0_[9]\,
      R => '0'
    );
rx0_u_adc_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => tile_index(0),
      I1 => \^q\(0),
      I2 => rx3_u_adc,
      I3 => tile_index(1),
      O => adc0_drpen_tc
    );
rx0_u_adc_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008080000FF00"
    )
        port map (
      I0 => \^data_reg[27]_1\,
      I1 => \data_reg_n_0_[24]\,
      I2 => tile_index(0),
      I3 => tx0_u_dac_1(6),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[24]_0\
    );
rx0_u_adc_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008080000FF00"
    )
        port map (
      I0 => \^data_reg[27]_1\,
      I1 => \data_reg_n_0_[22]\,
      I2 => tile_index(0),
      I3 => tx0_u_dac_1(5),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[22]_0\
    );
rx0_u_adc_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008080000FF00"
    )
        port map (
      I0 => \^data_reg[27]_1\,
      I1 => \data_reg_n_0_[21]\,
      I2 => tile_index(0),
      I3 => tx0_u_dac_1(4),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[21]_0\
    );
rx0_u_adc_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008080000FF00"
    )
        port map (
      I0 => \^data_reg[27]_1\,
      I1 => \data_reg_n_0_[19]\,
      I2 => tile_index(0),
      I3 => tx0_u_dac_1(2),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[19]_0\
    );
rx0_u_adc_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008080000FF00"
    )
        port map (
      I0 => \^data_reg[27]_1\,
      I1 => \data_reg_n_0_[17]\,
      I2 => tile_index(0),
      I3 => tx0_u_dac_1(1),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[17]_0\
    );
rx0_u_adc_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008080000FF00"
    )
        port map (
      I0 => \^data_reg[27]_1\,
      I1 => \data_reg_n_0_[16]\,
      I2 => tile_index(0),
      I3 => tx0_u_dac_1(0),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[16]_0\
    );
rx0_u_adc_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[15]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(15),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[15]_0\
    );
rx0_u_adc_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[14]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(14),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[14]_0\
    );
rx0_u_adc_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[13]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(13),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[13]_0\
    );
rx0_u_adc_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[12]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(12),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[12]_0\
    );
rx0_u_adc_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[11]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(11),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[11]_0\
    );
rx0_u_adc_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[10]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(10),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[10]_0\
    );
rx0_u_adc_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[9]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(9),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[9]_0\
    );
rx0_u_adc_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[8]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(8),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[8]_0\
    );
rx0_u_adc_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[7]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(7),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[7]_0\
    );
rx0_u_adc_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[6]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(6),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[6]_0\
    );
rx0_u_adc_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[5]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(5),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[5]_0\
    );
rx0_u_adc_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(4),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[4]_0\
    );
rx0_u_adc_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(3),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[3]_0\
    );
rx0_u_adc_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[2]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(2),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[2]_0\
    );
rx0_u_adc_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(1),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[1]_0\
    );
rx0_u_adc_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020000FF00"
    )
        port map (
      I0 => \data_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^data_reg[27]_0\,
      I3 => tx0_u_dac_2(0),
      I4 => rx0_u_adc(0),
      I5 => rx0_u_adc(1),
      O => \data_reg[0]_0\
    );
rx0_u_adc_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => rx0_u_adc(0),
      I1 => rx0_u_adc(1),
      I2 => tile_index(0),
      I3 => p_0_in0,
      I4 => tile_index(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs_reg[0]_1\
    );
rx0_u_adc_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => rx0_u_adc(0),
      I1 => rx0_u_adc(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[20]\,
      I4 => tile_index(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs_reg[0]_0\
    );
rx0_u_adc_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => rx0_u_adc(0),
      I1 => rx0_u_adc(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[18]\,
      I4 => tile_index(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs_reg[0]\
    );
rx0_u_adc_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tile_index(1),
      I1 => tile_index(0),
      O => \^data_reg[27]_0\
    );
rx1_u_adc_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[27]_1\,
      I1 => \data_reg_n_0_[19]\,
      I2 => tile_index(0),
      I3 => rx1_u_adc_2,
      I4 => tx0_u_dac_1(2),
      I5 => rx1_u_adc_4,
      O => \data_reg[22]_1\(1)
    );
rx1_u_adc_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[27]_1\,
      I1 => \data_reg_n_0_[17]\,
      I2 => tile_index(0),
      I3 => rx1_u_adc_2,
      I4 => tx0_u_dac_1(1),
      I5 => rx1_u_adc_4,
      O => \data_reg[22]_1\(0)
    );
rx1_u_adc_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000C0000000"
    )
        port map (
      I0 => rx1_u_adc(0),
      I1 => \^data_reg[27]_1\,
      I2 => tile_index(0),
      I3 => rx3_u_adc,
      I4 => rx1_u_adc_0,
      I5 => rx1_u_adc_1(0),
      O => \FSM_onehot_state_reg[1]\
    );
rx1_u_adc_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(1),
      I1 => \^q\(0),
      I2 => tile_index(0),
      I3 => rx3_u_adc,
      O => adc1_drpen_tc
    );
rx1_u_adc_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[27]_1\,
      I1 => p_0_in0,
      I2 => tile_index(0),
      I3 => rx1_u_adc_2,
      I4 => adc1_drpaddr_por(0),
      I5 => rx1_u_adc_3,
      O => \data_reg[25]_0\
    );
rx1_u_adc_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tile_index(1),
      I1 => \^q\(0),
      O => \^data_reg[27]_1\
    );
rx1_u_adc_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[15]\,
      O => \data_reg[28]_22\
    );
rx1_u_adc_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[14]\,
      O => \data_reg[28]_21\
    );
rx1_u_adc_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[13]\,
      O => \data_reg[28]_20\
    );
rx1_u_adc_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[12]\,
      O => \data_reg[28]_19\
    );
rx1_u_adc_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[11]\,
      O => \data_reg[28]_18\
    );
rx1_u_adc_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[10]\,
      O => \data_reg[28]_17\
    );
rx1_u_adc_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[9]\,
      O => \data_reg[28]_16\
    );
rx1_u_adc_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[8]\,
      O => \data_reg[28]_15\
    );
rx1_u_adc_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[7]\,
      O => \data_reg[28]_14\
    );
rx1_u_adc_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[6]\,
      O => \data_reg[28]_13\
    );
rx1_u_adc_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[5]\,
      O => \data_reg[28]_12\
    );
rx1_u_adc_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[4]\,
      O => \data_reg[28]_11\
    );
rx1_u_adc_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[3]\,
      O => \data_reg[28]_10\
    );
rx1_u_adc_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[2]\,
      O => \data_reg[28]_9\
    );
rx1_u_adc_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[1]\,
      O => \data_reg[28]_8\
    );
rx1_u_adc_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => \data_reg_n_0_[0]\,
      O => \data_reg[28]_7\
    );
rx1_u_adc_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[27]_1\,
      I1 => \data_reg_n_0_[22]\,
      I2 => tile_index(0),
      I3 => rx1_u_adc_2,
      I4 => tx0_u_dac_1(5),
      I5 => rx1_u_adc_4,
      O => \data_reg[22]_1\(3)
    );
rx1_u_adc_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[27]_1\,
      I1 => \data_reg_n_0_[20]\,
      I2 => tile_index(0),
      I3 => rx1_u_adc_2,
      I4 => tx0_u_dac_1(3),
      I5 => rx1_u_adc_4,
      O => \data_reg[22]_1\(2)
    );
rx2_u_adc_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => rx2_u_adc_i_35_n_0,
      I1 => \data_reg_n_0_[19]\,
      I2 => tile_index(1),
      I3 => rx2_u_adc_2,
      I4 => tx0_u_dac_1(2),
      I5 => rx2_u_adc_3,
      O => \data_reg[22]_2\(1)
    );
rx2_u_adc_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => rx2_u_adc_i_35_n_0,
      I1 => \data_reg_n_0_[17]\,
      I2 => tile_index(1),
      I3 => rx2_u_adc_2,
      I4 => tx0_u_dac_1(1),
      I5 => rx2_u_adc_3,
      O => \data_reg[22]_2\(0)
    );
rx2_u_adc_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000030000000"
    )
        port map (
      I0 => rx2_u_adc(0),
      I1 => rx2_u_adc_i_35_n_0,
      I2 => tile_index(1),
      I3 => rx3_u_adc,
      I4 => rx2_u_adc_0,
      I5 => rx2_u_adc_1(0),
      O => \FSM_onehot_state_reg[1]_0\
    );
rx2_u_adc_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(0),
      I1 => \^q\(0),
      I2 => tile_index(1),
      I3 => rx3_u_adc,
      O => adc2_drpen_tc
    );
rx2_u_adc_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => rx2_u_adc_i_35_n_0,
      I1 => p_0_in0,
      I2 => tile_index(1),
      I3 => rx2_u_adc_2,
      I4 => adc2_drpaddr_por(0),
      I5 => rx2_u_adc_4,
      O => \data_reg[25]_1\
    );
rx2_u_adc_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(0),
      I1 => \^q\(0),
      I2 => \data_reg_n_0_[24]\,
      I3 => tile_index(1),
      O => \data_reg[26]_3\
    );
rx2_u_adc_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      O => rx2_u_adc_i_35_n_0
    );
rx2_u_adc_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(0),
      I1 => \^q\(0),
      I2 => \data_reg_n_0_[21]\,
      I3 => tile_index(1),
      O => \data_reg[26]_2\
    );
rx2_u_adc_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(0),
      I1 => \^q\(0),
      I2 => \data_reg_n_0_[18]\,
      I3 => tile_index(1),
      O => \data_reg[26]_1\
    );
rx2_u_adc_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(0),
      I1 => \^q\(0),
      I2 => \data_reg_n_0_[16]\,
      I3 => tile_index(1),
      O => \data_reg[26]_0\
    );
rx2_u_adc_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[15]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(15)
    );
rx2_u_adc_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[14]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(14)
    );
rx2_u_adc_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[13]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(13)
    );
rx2_u_adc_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[12]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(12)
    );
rx2_u_adc_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[11]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(11)
    );
rx2_u_adc_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[10]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(10)
    );
rx2_u_adc_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[9]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(9)
    );
rx2_u_adc_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[8]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(8)
    );
rx2_u_adc_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[7]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(7)
    );
rx2_u_adc_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[6]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(6)
    );
rx2_u_adc_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[5]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(5)
    );
rx2_u_adc_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[4]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(4)
    );
rx2_u_adc_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[3]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(3)
    );
rx2_u_adc_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[2]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(2)
    );
rx2_u_adc_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[1]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(1)
    );
rx2_u_adc_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tile_index(1),
      I1 => \data_reg_n_0_[0]\,
      I2 => tile_index(0),
      I3 => \^q\(0),
      O => adc2_drpdi_tc(0)
    );
rx2_u_adc_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => rx2_u_adc_i_35_n_0,
      I1 => \data_reg_n_0_[22]\,
      I2 => tile_index(1),
      I3 => rx2_u_adc_2,
      I4 => tx0_u_dac_1(5),
      I5 => rx2_u_adc_3,
      O => \data_reg[22]_2\(3)
    );
rx2_u_adc_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => rx2_u_adc_i_35_n_0,
      I1 => \data_reg_n_0_[20]\,
      I2 => tile_index(1),
      I3 => rx2_u_adc_2,
      I4 => tx0_u_dac_1(3),
      I5 => rx2_u_adc_3,
      O => \data_reg[22]_2\(2)
    );
rx3_u_adc_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_reg_n_0_[19]\,
      I2 => rx3_u_adc_i_35_n_0,
      I3 => rx3_u_adc_0,
      I4 => tx0_u_dac_1(2),
      I5 => rx3_u_adc_1,
      O => \data_reg[28]_24\(1)
    );
rx3_u_adc_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_reg_n_0_[17]\,
      I2 => rx3_u_adc_i_35_n_0,
      I3 => rx3_u_adc_0,
      I4 => tx0_u_dac_1(1),
      I5 => rx3_u_adc_1,
      O => \data_reg[28]_24\(0)
    );
rx3_u_adc_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => rx3_u_adc,
      I1 => \^q\(0),
      I2 => tile_index(0),
      I3 => tile_index(1),
      O => adc3_drpen_tc
    );
rx3_u_adc_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in0,
      I2 => rx3_u_adc_i_35_n_0,
      I3 => rx3_u_adc_0,
      I4 => adc3_drpaddr_por(0),
      I5 => rx3_u_adc_2,
      O => \data_reg[28]_25\
    );
rx3_u_adc_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_reg_n_0_[24]\,
      I2 => tile_index(1),
      I3 => tile_index(0),
      O => adc3_drpaddr_tc(3)
    );
rx3_u_adc_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tile_index(0),
      I1 => tile_index(1),
      O => rx3_u_adc_i_35_n_0
    );
rx3_u_adc_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_reg_n_0_[21]\,
      I2 => tile_index(1),
      I3 => tile_index(0),
      O => adc3_drpaddr_tc(2)
    );
rx3_u_adc_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_reg_n_0_[18]\,
      I2 => tile_index(1),
      I3 => tile_index(0),
      O => adc3_drpaddr_tc(1)
    );
rx3_u_adc_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_reg_n_0_[16]\,
      I2 => tile_index(1),
      I3 => tile_index(0),
      O => adc3_drpaddr_tc(0)
    );
rx3_u_adc_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[15]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(15)
    );
rx3_u_adc_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[14]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(14)
    );
rx3_u_adc_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[13]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(13)
    );
rx3_u_adc_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[12]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(12)
    );
rx3_u_adc_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[11]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(11)
    );
rx3_u_adc_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[10]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(10)
    );
rx3_u_adc_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[9]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(9)
    );
rx3_u_adc_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[8]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(8)
    );
rx3_u_adc_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[7]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(7)
    );
rx3_u_adc_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[6]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(6)
    );
rx3_u_adc_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[5]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(5)
    );
rx3_u_adc_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[4]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(4)
    );
rx3_u_adc_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[3]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(3)
    );
rx3_u_adc_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[2]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(2)
    );
rx3_u_adc_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[1]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(1)
    );
rx3_u_adc_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \data_reg_n_0_[0]\,
      I1 => tile_index(0),
      I2 => tile_index(1),
      I3 => \^q\(0),
      O => adc3_drpdi_tc(0)
    );
rx3_u_adc_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_reg_n_0_[22]\,
      I2 => rx3_u_adc_i_35_n_0,
      I3 => rx3_u_adc_0,
      I4 => tx0_u_dac_1(5),
      I5 => rx3_u_adc_1,
      O => \data_reg[28]_24\(3)
    );
rx3_u_adc_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_reg_n_0_[20]\,
      I2 => rx3_u_adc_i_35_n_0,
      I3 => rx3_u_adc_0,
      I4 => tx0_u_dac_1(3),
      I5 => rx3_u_adc_1,
      O => \data_reg[28]_24\(2)
    );
tx0_u_dac_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444444444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_1(8),
      I2 => tx0_u_dac,
      I3 => \^data_reg[27]_0\,
      I4 => \^q\(0),
      I5 => p_0_in0,
      O => \drp_addr_reg[10]\
    );
tx0_u_dac_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => tx0_u_dac,
      I1 => \^data_reg[27]_0\,
      I2 => \^q\(0),
      I3 => p_0_in0,
      I4 => tx0_u_dac_0,
      I5 => tx0_u_dac_1(7),
      O => \data_reg[28]_6\
    );
tx0_u_dac_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => tx0_u_dac,
      I1 => \^data_reg[27]_0\,
      I2 => \^q\(0),
      I3 => \data_reg_n_0_[24]\,
      I4 => tx0_u_dac_0,
      I5 => tx0_u_dac_1(6),
      O => \data_reg[28]_5\
    );
tx0_u_dac_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10001000FFFF1000"
    )
        port map (
      I0 => tx0_u_dac,
      I1 => \^data_reg[27]_0\,
      I2 => \^q\(0),
      I3 => \data_reg_n_0_[22]\,
      I4 => tx0_u_dac_1(5),
      I5 => tx0_u_dac_0,
      O => \data_reg[28]_4\
    );
tx0_u_dac_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => tx0_u_dac,
      I1 => \^data_reg[27]_0\,
      I2 => \^q\(0),
      I3 => \data_reg_n_0_[21]\,
      I4 => tx0_u_dac_0,
      I5 => tx0_u_dac_1(4),
      O => \data_reg[28]_3\
    );
tx0_u_dac_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(0),
      I1 => tile_index(1),
      I2 => \^q\(0),
      I3 => \data_reg_n_0_[20]\,
      O => \data_reg[26]_5\
    );
tx0_u_dac_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => tx0_u_dac,
      I1 => \^data_reg[27]_0\,
      I2 => \^q\(0),
      I3 => \data_reg_n_0_[19]\,
      I4 => tx0_u_dac_0,
      I5 => tx0_u_dac_1(2),
      O => \data_reg[28]_2\
    );
tx0_u_dac_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => tile_index(0),
      I1 => tile_index(1),
      I2 => \^q\(0),
      I3 => \data_reg_n_0_[18]\,
      O => \data_reg[26]_4\
    );
tx0_u_dac_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => tx0_u_dac,
      I1 => \^data_reg[27]_0\,
      I2 => \^q\(0),
      I3 => \data_reg_n_0_[17]\,
      I4 => tx0_u_dac_0,
      I5 => tx0_u_dac_1(1),
      O => \data_reg[28]_1\
    );
tx0_u_dac_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => tx0_u_dac,
      I1 => \^data_reg[27]_0\,
      I2 => \^q\(0),
      I3 => \data_reg_n_0_[16]\,
      I4 => tx0_u_dac_0,
      I5 => tx0_u_dac_1(0),
      O => \data_reg[28]_0\
    );
tx0_u_dac_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(15),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[15]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[15]\
    );
tx0_u_dac_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(14),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[14]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[14]\
    );
tx0_u_dac_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(13),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[13]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[13]\
    );
tx0_u_dac_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(12),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[12]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[12]\
    );
tx0_u_dac_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(11),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[11]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[11]\
    );
tx0_u_dac_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(10),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[10]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[10]\
    );
tx0_u_dac_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(9),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[9]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[9]\
    );
tx0_u_dac_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(8),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[8]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[8]\
    );
tx0_u_dac_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(7),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[7]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[7]\
    );
tx0_u_dac_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(6),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[6]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[6]\
    );
tx0_u_dac_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(5),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[5]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[5]\
    );
tx0_u_dac_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(4),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[4]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[4]\
    );
tx0_u_dac_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(3),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[3]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[3]\
    );
tx0_u_dac_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(2),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[2]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[2]\
    );
tx0_u_dac_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(1),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[1]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[1]\
    );
tx0_u_dac_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => tx0_u_dac_0,
      I1 => tx0_u_dac_2(0),
      I2 => tx0_u_dac,
      I3 => \data_reg_n_0_[0]\,
      I4 => \^q\(0),
      I5 => \^data_reg[27]_0\,
      O => \drp_di_reg[0]\
    );
tx1_u_dac_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[28]_23\,
      I1 => \data_reg_n_0_[19]\,
      I2 => tile_index(0),
      I3 => tx1_u_dac,
      I4 => tx0_u_dac_1(2),
      I5 => tx1_u_dac_1,
      O => \data_reg[22]_3\(1)
    );
tx1_u_dac_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[28]_23\,
      I1 => \data_reg_n_0_[17]\,
      I2 => tile_index(0),
      I3 => tx1_u_dac,
      I4 => tx0_u_dac_1(1),
      I5 => tx1_u_dac_1,
      O => \data_reg[22]_3\(0)
    );
tx1_u_dac_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      I2 => tile_index(0),
      I3 => rx3_u_adc,
      O => dac1_drpen_tc
    );
tx1_u_dac_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[28]_23\,
      I1 => p_0_in0,
      I2 => tile_index(0),
      I3 => tx1_u_dac,
      I4 => dac1_drpaddr_por(0),
      I5 => tx1_u_dac_0,
      O => \data_reg[25]_2\
    );
tx1_u_dac_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(1),
      O => \^data_reg[28]_23\
    );
tx1_u_dac_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tile_index(0),
      I1 => \data_reg_n_0_[24]\,
      O => \data_reg[26]_6\
    );
tx1_u_dac_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tile_index(0),
      I1 => \data_reg_n_0_[21]\,
      O => \data_reg[26]_7\
    );
tx1_u_dac_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tile_index(0),
      I1 => \data_reg_n_0_[18]\,
      O => \data_reg[26]_8\
    );
tx1_u_dac_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tile_index(0),
      I1 => \data_reg_n_0_[16]\,
      O => \data_reg[26]_9\
    );
tx1_u_dac_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[15]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(15)
    );
tx1_u_dac_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[14]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(14)
    );
tx1_u_dac_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[13]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(13)
    );
tx1_u_dac_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[12]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(12)
    );
tx1_u_dac_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[11]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(11)
    );
tx1_u_dac_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[10]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(10)
    );
tx1_u_dac_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[9]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(9)
    );
tx1_u_dac_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[8]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(8)
    );
tx1_u_dac_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[7]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(7)
    );
tx1_u_dac_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[6]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(6)
    );
tx1_u_dac_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[5]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(5)
    );
tx1_u_dac_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[4]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(4)
    );
tx1_u_dac_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[3]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(3)
    );
tx1_u_dac_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[2]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(2)
    );
tx1_u_dac_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[1]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(1)
    );
tx1_u_dac_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => tile_index(0),
      I2 => \data_reg_n_0_[0]\,
      I3 => tile_index(1),
      O => dac1_drpdi_tc(0)
    );
tx1_u_dac_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[28]_23\,
      I1 => \data_reg_n_0_[22]\,
      I2 => tile_index(0),
      I3 => tx1_u_dac,
      I4 => tx0_u_dac_1(5),
      I5 => tx1_u_dac_1,
      O => \data_reg[22]_3\(3)
    );
tx1_u_dac_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[28]_23\,
      I1 => \data_reg_n_0_[20]\,
      I2 => tile_index(0),
      I3 => tx1_u_dac,
      I4 => tx0_u_dac_1(3),
      I5 => tx1_u_dac_1,
      O => \data_reg[22]_3\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter is
  port (
    user_drp_drdy : out STD_LOGIC;
    tile_config_drp_arb_gnt_reg_0 : out STD_LOGIC;
    adc1_drprdy_tc : out STD_LOGIC;
    adc1_por_gnt : out STD_LOGIC;
    adc1_drprdy_por : out STD_LOGIC;
    \drp_addr_reg[2]\ : out STD_LOGIC;
    access_type_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    \drpdi_por_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \drp_addr_reg[10]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    rx1_u_adc : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_wready_reg_i_4 : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc1_drpwe_por : in STD_LOGIC;
    adc1_drp_we : in STD_LOGIC;
    adc1_drpen_tc : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    bank12_write : in STD_LOGIC;
    tc_req_adc1 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC;
    adc1_por_req : in STD_LOGIC;
    rx1_u_adc_0 : in STD_LOGIC;
    adc1_drpen_por : in STD_LOGIC;
    rx1_u_adc_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx1_u_adc_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx1_u_adc_3 : in STD_LOGIC;
    rx1_u_adc_4 : in STD_LOGIC;
    rx1_u_adc_5 : in STD_LOGIC;
    rx1_u_adc_6 : in STD_LOGIC;
    rx1_u_adc_7 : in STD_LOGIC;
    rx1_u_adc_8 : in STD_LOGIC;
    rx1_u_adc_9 : in STD_LOGIC;
    rx1_u_adc_10 : in STD_LOGIC;
    rx1_u_adc_11 : in STD_LOGIC;
    rx1_u_adc_12 : in STD_LOGIC;
    rx1_u_adc_13 : in STD_LOGIC;
    rx1_u_adc_14 : in STD_LOGIC;
    rx1_u_adc_15 : in STD_LOGIC;
    rx1_u_adc_16 : in STD_LOGIC;
    rx1_u_adc_17 : in STD_LOGIC;
    rx1_u_adc_18 : in STD_LOGIC;
    rx1_u_adc_19 : in STD_LOGIC;
    rx1_u_adc_20 : in STD_LOGIC;
    rx1_u_adc_21 : in STD_LOGIC;
    rx1_u_adc_22 : in STD_LOGIC;
    rx1_u_adc_23 : in STD_LOGIC;
    rx1_u_adc_24 : in STD_LOGIC;
    adc1_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_1 : in STD_LOGIC;
    por_drp_drdy_reg_0 : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter is
  signal \FSM_sequential_fsm_cs[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc1_drprdy_por\ : STD_LOGIC;
  signal \^drp_addr_reg[2]\ : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^drpwe_por_reg\ : STD_LOGIC;
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__0_n_0\ : STD_LOGIC;
  signal \dummy_read_gnt_held_i_2__0_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal \dummy_read_req_i_1__0_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__0_n_0\ : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal por_drp_drdy_i_1_n_0 : STD_LOGIC;
  signal por_drp_drdy_i_2_n_0 : STD_LOGIC;
  signal rx1_u_adc_i_34_n_0 : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal tile_config_drp_drdy_i_1_n_0 : STD_LOGIC;
  signal \^user_drp_drdy\ : STD_LOGIC;
  signal user_drp_drdy_i_1_n_0 : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_2__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_3__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2__0\ : label is "soft_lutpair285";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \dummy_read_gnt_r_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of rx1_u_adc_i_3 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of rx1_u_adc_i_34 : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of rx1_u_adc_i_35 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of rx1_u_adc_i_37 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of rx1_u_adc_i_4 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of rx1_u_adc_i_54 : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of rx1_u_adc_i_6 : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of s_axi_wready_reg_i_9 : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \user_drp_drdy_i_2__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \write_access_i_1__0\ : label is "soft_lutpair287";
begin
  \FSM_sequential_fsm_cs_reg[0]_0\ <= \^fsm_sequential_fsm_cs_reg[0]_0\;
  \FSM_sequential_fsm_cs_reg[0]_1\ <= \^fsm_sequential_fsm_cs_reg[0]_1\;
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  \FSM_sequential_fsm_cs_reg[2]_2\ <= \^fsm_sequential_fsm_cs_reg[2]_2\;
  Q(0) <= \^q\(0);
  adc1_drprdy_por <= \^adc1_drprdy_por\;
  \drp_addr_reg[2]\ <= \^drp_addr_reg[2]\;
  drpwe_por_reg <= \^drpwe_por_reg\;
  user_drp_drdy <= \^user_drp_drdy\;
\FSM_onehot_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800FFFF0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => \FSM_onehot_state_reg[2]\(1),
      I5 => \^user_drp_drdy\,
      O => \FSM_sequential_fsm_cs_reg[2]_0\(0)
    );
\FSM_sequential_fsm_cs[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => dummy_read_req,
      O => \FSM_sequential_fsm_cs[0]_i_1__0_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000BAAA3020"
    )
        port map (
      I0 => tc_req_adc1,
      I1 => dummy_read_req,
      I2 => \FSM_sequential_fsm_cs[1]_i_2__0_n_0\,
      I3 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I4 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[1]_i_1__0_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => adc1_por_req,
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => tc_req_adc1,
      O => \FSM_sequential_fsm_cs[1]_i_2__0_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888CCA8A8A8A8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[2]_i_2__0_n_0\,
      I1 => adc1_por_req,
      I2 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[2]_i_1__0_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dummy_read_req,
      I1 => tc_req_adc1,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[2]_i_2__0_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__0_n_0\,
      Q => fsm_cs(0),
      R => p_3_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__0_n_0\,
      Q => fsm_cs(1),
      R => p_3_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__0_n_0\,
      Q => \^q\(0),
      R => p_3_in
    );
\drp_drdy_r[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I1 => \^drpwe_por_reg\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_3_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_3_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_3_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_3_in
    );
\dummy_read_den_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dummy_read_gnt_r,
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_3_in
    );
\dummy_read_gnt_held_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80BABF8A80"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => por_drp_drdy_reg_0,
      I4 => \dummy_read_gnt_held_i_2__0_n_0\,
      I5 => \^q\(0),
      O => \dummy_read_gnt_held_i_1__0_n_0\
    );
\dummy_read_gnt_held_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \dummy_read_gnt_held_i_2__0_n_0\
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__0_n_0\,
      Q => dummy_read_gnt_held,
      R => p_3_in
    );
\dummy_read_gnt_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => p_3_in
    );
\dummy_read_req_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \dummy_read_req_i_2__0_n_0\,
      I1 => \^drp_addr_reg[2]\,
      I2 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I3 => dummy_read_req_reg_0,
      I4 => bank12_write,
      I5 => \FSM_onehot_state_reg[2]\(0),
      O => \dummy_read_req_i_1__0_n_0\
    );
\dummy_read_req_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => por_drp_drdy_reg_0,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      I4 => dummy_read_req,
      I5 => p_3_in,
      O => \dummy_read_req_i_2__0_n_0\
    );
\dummy_read_req_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => rx1_u_adc(1),
      I1 => rx1_u_adc(2),
      I2 => rx1_u_adc(4),
      I3 => rx1_u_adc(3),
      I4 => rx1_u_adc(6),
      I5 => rx1_u_adc(5),
      O => \^drp_addr_reg[2]\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__0_n_0\,
      Q => dummy_read_req,
      R => '0'
    );
\por_drp_arb_gnt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => adc1_por_gnt,
      R => p_3_in
    );
por_drp_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => p_3_in,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => por_drp_drdy_reg_0,
      I4 => \^q\(0),
      I5 => por_drp_drdy_i_2_n_0,
      O => por_drp_drdy_i_1_n_0
    );
por_drp_drdy_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => por_drp_drdy_i_2_n_0
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_drdy_i_1_n_0,
      Q => \^adc1_drprdy_por\,
      R => '0'
    );
\rdata[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^adc1_drprdy_por\,
      I1 => \rdata_reg[0]\(0),
      O => E(0)
    );
rx1_u_adc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAABAAAAEAAAA"
    )
        port map (
      I0 => rx1_u_adc_0,
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      I3 => fsm_cs(1),
      I4 => adc1_drpen_por,
      I5 => dummy_read_den,
      O => \^fsm_sequential_fsm_cs_reg[2]_1\
    );
rx1_u_adc_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => rx1_u_adc_i_34_n_0,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      I2 => rx1_u_adc(1),
      I3 => rx1_u_adc_20,
      I4 => rx1_u_adc_23,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      O => \drp_addr_reg[10]\(1)
    );
rx1_u_adc_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => rx1_u_adc_i_34_n_0,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      I2 => rx1_u_adc(0),
      I3 => rx1_u_adc_20,
      I4 => rx1_u_adc_24,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      O => \drp_addr_reg[10]\(0)
    );
rx1_u_adc_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(15),
      I1 => rx1_u_adc_2(15),
      I2 => rx1_u_adc_18,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(15)
    );
rx1_u_adc_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(14),
      I1 => rx1_u_adc_2(14),
      I2 => rx1_u_adc_17,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(14)
    );
rx1_u_adc_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(13),
      I1 => rx1_u_adc_2(13),
      I2 => rx1_u_adc_16,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(13)
    );
rx1_u_adc_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(12),
      I1 => rx1_u_adc_2(12),
      I2 => rx1_u_adc_15,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(12)
    );
rx1_u_adc_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(11),
      I1 => rx1_u_adc_2(11),
      I2 => rx1_u_adc_14,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(11)
    );
rx1_u_adc_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(10),
      I1 => rx1_u_adc_2(10),
      I2 => rx1_u_adc_13,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(10)
    );
rx1_u_adc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00F000CA0000"
    )
        port map (
      I0 => adc1_drpwe_por,
      I1 => adc1_drp_we,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => \^q\(0),
      I5 => adc1_drpen_tc,
      O => \^drpwe_por_reg\
    );
rx1_u_adc_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(9),
      I1 => rx1_u_adc_2(9),
      I2 => rx1_u_adc_12,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(9)
    );
rx1_u_adc_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(8),
      I1 => rx1_u_adc_2(8),
      I2 => rx1_u_adc_11,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(8)
    );
rx1_u_adc_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(7),
      I1 => rx1_u_adc_2(7),
      I2 => rx1_u_adc_10,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(7)
    );
rx1_u_adc_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(6),
      I1 => rx1_u_adc_2(6),
      I2 => rx1_u_adc_9,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(6)
    );
rx1_u_adc_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(5),
      I1 => rx1_u_adc_2(5),
      I2 => rx1_u_adc_8,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(5)
    );
rx1_u_adc_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(4),
      I1 => rx1_u_adc_2(4),
      I2 => rx1_u_adc_7,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(4)
    );
rx1_u_adc_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(3),
      I1 => rx1_u_adc_2(3),
      I2 => rx1_u_adc_6,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(3)
    );
rx1_u_adc_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(2),
      I1 => rx1_u_adc_2(2),
      I2 => rx1_u_adc_5,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(2)
    );
rx1_u_adc_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(1),
      I1 => rx1_u_adc_2(1),
      I2 => rx1_u_adc_4,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(1)
    );
rx1_u_adc_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx1_u_adc_1(0),
      I1 => rx1_u_adc_2(0),
      I2 => rx1_u_adc_3,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(0)
    );
rx1_u_adc_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => rx1_u_adc(9),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => rx1_u_adc_19,
      O => \drp_addr_reg[10]\(6)
    );
rx1_u_adc_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => adc1_drpaddr_por(0),
      O => rx1_u_adc_i_34_n_0
    );
rx1_u_adc_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      O => \^fsm_sequential_fsm_cs_reg[0]_1\
    );
rx1_u_adc_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \^fsm_sequential_fsm_cs_reg[2]_2\
    );
rx1_u_adc_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => rx1_u_adc(8),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => rx1_u_adc_19,
      O => \drp_addr_reg[10]\(5)
    );
rx1_u_adc_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => rx1_u_adc_i_34_n_0,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      I2 => rx1_u_adc(7),
      I3 => rx1_u_adc_20,
      I4 => rx1_u_adc_21,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      O => \drp_addr_reg[10]\(4)
    );
rx1_u_adc_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_3\
    );
rx1_u_adc_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8900"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      I3 => rx1_u_adc(6),
      O => \drp_addr_reg[10]\(3)
    );
rx1_u_adc_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => rx1_u_adc_i_34_n_0,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      I2 => rx1_u_adc(4),
      I3 => rx1_u_adc_20,
      I4 => rx1_u_adc_22,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      O => \drp_addr_reg[10]\(2)
    );
s_axi_wready_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s_axi_wready_reg_i_4,
      I1 => \^user_drp_drdy\,
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => fsm_cs(0),
      O => access_type_reg
    );
\tile_config_drp_arb_gnt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tile_config_drp_arb_gnt_reg_0,
      R => p_3_in
    );
tile_config_drp_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_0(0),
      I1 => user_drp_drdy_reg_1,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => por_drp_drdy_reg_0,
      I5 => tile_config_drp_arb_gnt_i,
      O => tile_config_drp_drdy_i_1_n_0
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_drdy_i_1_n_0,
      Q => adc1_drprdy_tc,
      R => '0'
    );
user_drp_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_0(0),
      I1 => user_drp_drdy_reg_1,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => por_drp_drdy_reg_0,
      I5 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      O => user_drp_drdy_i_1_n_0
    );
\user_drp_drdy_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => \^fsm_sequential_fsm_cs_reg[0]_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => user_drp_drdy_i_1_n_0,
      Q => \^user_drp_drdy\,
      R => '0'
    );
\write_access_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^drpwe_por_reg\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I2 => write_access,
      O => \write_access_i_1__0_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__0_n_0\,
      Q => write_access,
      R => p_3_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_2 is
  port (
    user_drp_drdy_reg_0 : out STD_LOGIC;
    tile_config_drp_arb_gnt : out STD_LOGIC;
    adc2_drprdy_tc : out STD_LOGIC;
    adc2_por_gnt : out STD_LOGIC;
    adc2_drprdy_por : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_1 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    \drp_addr_reg[10]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \drpdi_por_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drp_RdAck_r_reg : in STD_LOGIC;
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    drp_RdAck_r_reg_1 : in STD_LOGIC;
    drp_RdAck_r_reg_2 : in STD_LOGIC;
    tc_req_adc2 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC;
    adc2_por_req : in STD_LOGIC;
    adc2_drpwe_por : in STD_LOGIC;
    adc2_drp_we : in STD_LOGIC;
    adc2_drpen_tc : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_1 : in STD_LOGIC;
    bank14_write : in STD_LOGIC;
    rx2_u_adc : in STD_LOGIC;
    adc2_drpen_por : in STD_LOGIC;
    adc2_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx2_u_adc_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rx2_u_adc_1 : in STD_LOGIC;
    rx2_u_adc_2 : in STD_LOGIC;
    rx2_u_adc_3 : in STD_LOGIC;
    rx2_u_adc_4 : in STD_LOGIC;
    rx2_u_adc_5 : in STD_LOGIC;
    rx2_u_adc_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx2_u_adc_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_drpdi_tc : in STD_LOGIC_VECTOR ( 15 downto 0 );
    user_drp_drdy_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_3 : in STD_LOGIC;
    por_drp_drdy_reg_0 : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_2 : entity is "project_1_usp_rf_data_converter_0_i_0_drp_arbiter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_2 is
  signal \FSM_sequential_fsm_cs[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc2_drprdy_por\ : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^drpwe_por_reg\ : STD_LOGIC;
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__1_n_0\ : STD_LOGIC;
  signal \dummy_read_gnt_held_i_2__1_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal \dummy_read_req_i_1__1_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__1_n_0\ : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal \por_drp_drdy_i_1__0_n_0\ : STD_LOGIC;
  signal \por_drp_drdy_i_2__0_n_0\ : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal \tile_config_drp_drdy_i_1__0_n_0\ : STD_LOGIC;
  signal \user_drp_drdy_i_1__0_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_1__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_2__1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_3__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2__1\ : label is "soft_lutpair293";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1__1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \dummy_read_gnt_r_i_1__1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of rx2_u_adc_i_3 : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of rx2_u_adc_i_36 : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of rx2_u_adc_i_37 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of rx2_u_adc_i_4 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of rx2_u_adc_i_57 : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of rx2_u_adc_i_6 : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \user_drp_drdy_i_2__1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \write_access_i_1__1\ : label is "soft_lutpair295";
begin
  \FSM_sequential_fsm_cs_reg[0]_0\ <= \^fsm_sequential_fsm_cs_reg[0]_0\;
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  Q(0) <= \^q\(0);
  adc2_drprdy_por <= \^adc2_drprdy_por\;
  drpwe_por_reg <= \^drpwe_por_reg\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
\FSM_onehot_state[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800FFFF0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => \FSM_onehot_state_reg[2]\(1),
      I5 => \^user_drp_drdy_reg_0\,
      O => \FSM_sequential_fsm_cs_reg[2]_0\(0)
    );
\FSM_sequential_fsm_cs[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => dummy_read_req,
      O => \FSM_sequential_fsm_cs[0]_i_1__1_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000BAAA3020"
    )
        port map (
      I0 => tc_req_adc2,
      I1 => dummy_read_req,
      I2 => \FSM_sequential_fsm_cs[1]_i_2__1_n_0\,
      I3 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I4 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[1]_i_1__1_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => adc2_por_req,
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => tc_req_adc2,
      O => \FSM_sequential_fsm_cs[1]_i_2__1_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888CCA8A8A8A8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[2]_i_2__1_n_0\,
      I1 => adc2_por_req,
      I2 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[2]_i_1__1_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dummy_read_req,
      I1 => tc_req_adc2,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[2]_i_2__1_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__1_n_0\,
      Q => fsm_cs(0),
      R => p_4_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__1_n_0\,
      Q => fsm_cs(1),
      R => p_4_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__1_n_0\,
      Q => \^q\(0),
      R => p_4_in
    );
drp_RdAck_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I1 => \^user_drp_drdy_reg_0\,
      I2 => drp_RdAck_r_reg,
      I3 => drp_RdAck_r_reg_0,
      I4 => drp_RdAck_r_reg_1,
      I5 => drp_RdAck_r_reg_2,
      O => user_drp_drdy_reg_1
    );
\drp_drdy_r[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I1 => \^drpwe_por_reg\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_4_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_4_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_4_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_4_in
    );
\dummy_read_den_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dummy_read_gnt_r,
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_4_in
    );
\dummy_read_gnt_held_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80BABF8A80"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => por_drp_drdy_reg_0,
      I4 => \dummy_read_gnt_held_i_2__1_n_0\,
      I5 => \^q\(0),
      O => \dummy_read_gnt_held_i_1__1_n_0\
    );
\dummy_read_gnt_held_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \dummy_read_gnt_held_i_2__1_n_0\
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__1_n_0\,
      Q => dummy_read_gnt_held,
      R => p_4_in
    );
\dummy_read_gnt_r_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => p_4_in
    );
\dummy_read_req_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \dummy_read_req_i_2__1_n_0\,
      I1 => dummy_read_req_reg_0,
      I2 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I3 => dummy_read_req_reg_1,
      I4 => \FSM_onehot_state_reg[2]\(0),
      I5 => bank14_write,
      O => \dummy_read_req_i_1__1_n_0\
    );
\dummy_read_req_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => por_drp_drdy_reg_0,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      I4 => dummy_read_req,
      I5 => p_4_in,
      O => \dummy_read_req_i_2__1_n_0\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__1_n_0\,
      Q => dummy_read_req,
      R => '0'
    );
\por_drp_arb_gnt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => adc2_por_gnt,
      R => p_4_in
    );
\por_drp_drdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => p_4_in,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => por_drp_drdy_reg_0,
      I4 => \^q\(0),
      I5 => \por_drp_drdy_i_2__0_n_0\,
      O => \por_drp_drdy_i_1__0_n_0\
    );
\por_drp_drdy_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \por_drp_drdy_i_2__0_n_0\
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_drp_drdy_i_1__0_n_0\,
      Q => \^adc2_drprdy_por\,
      R => '0'
    );
\rdata[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^adc2_drprdy_por\,
      I1 => \rdata_reg[0]\(0),
      O => E(0)
    );
rx2_u_adc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAABAAAAEAAAA"
    )
        port map (
      I0 => rx2_u_adc,
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      I3 => fsm_cs(1),
      I4 => adc2_drpen_por,
      I5 => dummy_read_den,
      O => \^fsm_sequential_fsm_cs_reg[2]_1\
    );
rx2_u_adc_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc2_drpaddr_por(0),
      I1 => rx2_u_adc_0(1),
      I2 => rx2_u_adc_2,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drp_addr_reg[10]\(1)
    );
rx2_u_adc_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc2_drpaddr_por(0),
      I1 => rx2_u_adc_0(0),
      I2 => rx2_u_adc_1,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drp_addr_reg[10]\(0)
    );
rx2_u_adc_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(15),
      I1 => rx2_u_adc_7(15),
      I2 => adc2_drpdi_tc(15),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(15)
    );
rx2_u_adc_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(14),
      I1 => rx2_u_adc_7(14),
      I2 => adc2_drpdi_tc(14),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(14)
    );
rx2_u_adc_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(13),
      I1 => rx2_u_adc_7(13),
      I2 => adc2_drpdi_tc(13),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(13)
    );
rx2_u_adc_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(12),
      I1 => rx2_u_adc_7(12),
      I2 => adc2_drpdi_tc(12),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(12)
    );
rx2_u_adc_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(11),
      I1 => rx2_u_adc_7(11),
      I2 => adc2_drpdi_tc(11),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(11)
    );
rx2_u_adc_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(10),
      I1 => rx2_u_adc_7(10),
      I2 => adc2_drpdi_tc(10),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(10)
    );
rx2_u_adc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00F000CA0000"
    )
        port map (
      I0 => adc2_drpwe_por,
      I1 => adc2_drp_we,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => \^q\(0),
      I5 => adc2_drpen_tc,
      O => \^drpwe_por_reg\
    );
rx2_u_adc_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(9),
      I1 => rx2_u_adc_7(9),
      I2 => adc2_drpdi_tc(9),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(9)
    );
rx2_u_adc_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(8),
      I1 => rx2_u_adc_7(8),
      I2 => adc2_drpdi_tc(8),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(8)
    );
rx2_u_adc_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(7),
      I1 => rx2_u_adc_7(7),
      I2 => adc2_drpdi_tc(7),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(7)
    );
rx2_u_adc_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(6),
      I1 => rx2_u_adc_7(6),
      I2 => adc2_drpdi_tc(6),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(6)
    );
rx2_u_adc_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(5),
      I1 => rx2_u_adc_7(5),
      I2 => adc2_drpdi_tc(5),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(5)
    );
rx2_u_adc_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(4),
      I1 => rx2_u_adc_7(4),
      I2 => adc2_drpdi_tc(4),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(4)
    );
rx2_u_adc_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(3),
      I1 => rx2_u_adc_7(3),
      I2 => adc2_drpdi_tc(3),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(3)
    );
rx2_u_adc_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(2),
      I1 => rx2_u_adc_7(2),
      I2 => adc2_drpdi_tc(2),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(2)
    );
rx2_u_adc_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(1),
      I1 => rx2_u_adc_7(1),
      I2 => adc2_drpdi_tc(1),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(1)
    );
rx2_u_adc_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => rx2_u_adc_6(0),
      I1 => rx2_u_adc_7(0),
      I2 => adc2_drpdi_tc(0),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(0)
    );
rx2_u_adc_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => rx2_u_adc_0(6),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => rx2_u_adc_5,
      O => \drp_addr_reg[10]\(6)
    );
rx2_u_adc_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_3\
    );
rx2_u_adc_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[0]_1\
    );
rx2_u_adc_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => rx2_u_adc_0(5),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => rx2_u_adc_5,
      O => \drp_addr_reg[10]\(5)
    );
rx2_u_adc_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc2_drpaddr_por(0),
      I1 => rx2_u_adc_0(4),
      I2 => rx2_u_adc_4,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drp_addr_reg[10]\(4)
    );
rx2_u_adc_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_2\
    );
rx2_u_adc_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8900"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      I3 => rx2_u_adc_0(3),
      O => \drp_addr_reg[10]\(3)
    );
rx2_u_adc_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc2_drpaddr_por(0),
      I1 => rx2_u_adc_0(2),
      I2 => rx2_u_adc_3,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drp_addr_reg[10]\(2)
    );
\tile_config_drp_arb_gnt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tile_config_drp_arb_gnt,
      R => p_4_in
    );
\tile_config_drp_drdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_2(0),
      I1 => user_drp_drdy_reg_3,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => por_drp_drdy_reg_0,
      I5 => tile_config_drp_arb_gnt_i,
      O => \tile_config_drp_drdy_i_1__0_n_0\
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \tile_config_drp_drdy_i_1__0_n_0\,
      Q => adc2_drprdy_tc,
      R => '0'
    );
\user_drp_drdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_2(0),
      I1 => user_drp_drdy_reg_3,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => por_drp_drdy_reg_0,
      I5 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      O => \user_drp_drdy_i_1__0_n_0\
    );
\user_drp_drdy_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => \^fsm_sequential_fsm_cs_reg[0]_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \user_drp_drdy_i_1__0_n_0\,
      Q => \^user_drp_drdy_reg_0\,
      R => '0'
    );
\write_access_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^drpwe_por_reg\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I2 => write_access,
      O => \write_access_i_1__1_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__1_n_0\,
      Q => write_access,
      R => p_4_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_3 is
  port (
    user_drp_drdy_reg_0 : out STD_LOGIC;
    tc_gnt_adc3 : out STD_LOGIC;
    adc3_drprdy_tc : out STD_LOGIC;
    adc3_por_gnt : out STD_LOGIC;
    adc3_drprdy_por : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \drp_addr_reg[10]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \drpdi_por_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tc_req_adc3 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC;
    adc3_por_req : in STD_LOGIC;
    adc3_drpwe_por : in STD_LOGIC;
    adc3_drp_we : in STD_LOGIC;
    adc3_drpen_tc : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_1 : in STD_LOGIC;
    bank16_write : in STD_LOGIC;
    adc3_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx3_u_adc : in STD_LOGIC_VECTOR ( 6 downto 0 );
    adc3_drpaddr_tc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx3_u_adc_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx3_u_adc_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_drpdi_tc : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_drpen_por : in STD_LOGIC;
    user_drp_drdy_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_2 : in STD_LOGIC;
    por_drp_drdy_reg_0 : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_3 : entity is "project_1_usp_rf_data_converter_0_i_0_drp_arbiter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_3 is
  signal \FSM_sequential_fsm_cs[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal \^adc3_drprdy_por\ : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^drpwe_por_reg\ : STD_LOGIC;
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__2_n_0\ : STD_LOGIC;
  signal \dummy_read_gnt_held_i_2__2_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal \dummy_read_req_i_1__2_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__2_n_0\ : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal \por_drp_drdy_i_1__1_n_0\ : STD_LOGIC;
  signal \por_drp_drdy_i_2__1_n_0\ : STD_LOGIC;
  signal rx3_u_adc_i_31_n_0 : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal \tile_config_drp_drdy_i_1__1_n_0\ : STD_LOGIC;
  signal \user_drp_drdy_i_1__1_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_1__2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_2__2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_3__2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2__2\ : label is "soft_lutpair303";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1__2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \dummy_read_gnt_r_i_1__2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \por_drp_drdy_i_2__1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of rx3_u_adc_i_3 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of rx3_u_adc_i_31 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of rx3_u_adc_i_36 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of rx3_u_adc_i_37 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of rx3_u_adc_i_4 : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of rx3_u_adc_i_57 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of rx3_u_adc_i_6 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \user_drp_drdy_i_2__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \write_access_i_1__2\ : label is "soft_lutpair305";
begin
  \FSM_sequential_fsm_cs_reg[0]_0\ <= \^fsm_sequential_fsm_cs_reg[0]_0\;
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  adc3_drprdy_por <= \^adc3_drprdy_por\;
  drpwe_por_reg <= \^drpwe_por_reg\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
\FSM_onehot_state[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800FFFF0800"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => \FSM_onehot_state_reg[2]\(1),
      I5 => \^user_drp_drdy_reg_0\,
      O => \FSM_sequential_fsm_cs_reg[2]_0\(0)
    );
\FSM_sequential_fsm_cs[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(1),
      I2 => dummy_read_req,
      O => \FSM_sequential_fsm_cs[0]_i_1__2_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000BAAA3020"
    )
        port map (
      I0 => tc_req_adc3,
      I1 => dummy_read_req,
      I2 => \FSM_sequential_fsm_cs[1]_i_2__2_n_0\,
      I3 => \FSM_sequential_fsm_cs_reg[1]_0\,
      I4 => \FSM_sequential_fsm_cs[1]_i_3__2_n_0\,
      I5 => fsm_cs(2),
      O => \FSM_sequential_fsm_cs[1]_i_1__2_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => adc3_por_req,
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => tc_req_adc3,
      O => \FSM_sequential_fsm_cs[1]_i_2__2_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[1]_i_3__2_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888CCA8A8A8A8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[2]_i_2__2_n_0\,
      I1 => adc3_por_req,
      I2 => \FSM_sequential_fsm_cs_reg[1]_0\,
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => fsm_cs(2),
      O => \FSM_sequential_fsm_cs[2]_i_1__2_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dummy_read_req,
      I1 => tc_req_adc3,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[2]_i_2__2_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__2_n_0\,
      Q => fsm_cs(0),
      R => p_5_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__2_n_0\,
      Q => fsm_cs(1),
      R => p_5_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__2_n_0\,
      Q => fsm_cs(2),
      R => p_5_in
    );
\drp_drdy_r[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I1 => \^drpwe_por_reg\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_5_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_5_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_5_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_5_in
    );
\dummy_read_den_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dummy_read_gnt_r,
      I1 => fsm_cs(2),
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_5_in
    );
\dummy_read_gnt_held_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80BABF8A80"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => por_drp_drdy_reg_0,
      I4 => \dummy_read_gnt_held_i_2__2_n_0\,
      I5 => fsm_cs(2),
      O => \dummy_read_gnt_held_i_1__2_n_0\
    );
\dummy_read_gnt_held_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \dummy_read_gnt_held_i_2__2_n_0\
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__2_n_0\,
      Q => dummy_read_gnt_held,
      R => p_5_in
    );
\dummy_read_gnt_r_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => p_5_in
    );
\dummy_read_req_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \dummy_read_req_i_2__2_n_0\,
      I1 => dummy_read_req_reg_0,
      I2 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I3 => dummy_read_req_reg_1,
      I4 => \FSM_onehot_state_reg[2]\(0),
      I5 => bank16_write,
      O => \dummy_read_req_i_1__2_n_0\
    );
\dummy_read_req_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => por_drp_drdy_reg_0,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      I4 => dummy_read_req,
      I5 => p_5_in,
      O => \dummy_read_req_i_2__2_n_0\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__2_n_0\,
      Q => dummy_read_req,
      R => '0'
    );
\por_drp_arb_gnt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => adc3_por_gnt,
      R => p_5_in
    );
\por_drp_drdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => p_5_in,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => por_drp_drdy_reg_0,
      I4 => fsm_cs(2),
      I5 => \por_drp_drdy_i_2__1_n_0\,
      O => \por_drp_drdy_i_1__1_n_0\
    );
\por_drp_drdy_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \por_drp_drdy_i_2__1_n_0\
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_drp_drdy_i_1__1_n_0\,
      Q => \^adc3_drprdy_por\,
      R => '0'
    );
\rdata[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^adc3_drprdy_por\,
      I1 => \rdata_reg[0]\(0),
      O => E(0)
    );
rx3_u_adc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => adc3_drpen_tc,
      I4 => \FSM_onehot_state_reg[2]\(0),
      I5 => rx3_u_adc_i_31_n_0,
      O => \^fsm_sequential_fsm_cs_reg[2]_1\
    );
rx3_u_adc_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc3_drpaddr_por(0),
      I1 => rx3_u_adc(1),
      I2 => adc3_drpaddr_tc(1),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drp_addr_reg[10]\(1)
    );
rx3_u_adc_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc3_drpaddr_por(0),
      I1 => rx3_u_adc(0),
      I2 => adc3_drpaddr_tc(0),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drp_addr_reg[10]\(0)
    );
rx3_u_adc_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(15),
      I1 => rx3_u_adc_1(15),
      I2 => adc3_drpdi_tc(15),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(15)
    );
rx3_u_adc_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(14),
      I1 => rx3_u_adc_1(14),
      I2 => adc3_drpdi_tc(14),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(14)
    );
rx3_u_adc_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(13),
      I1 => rx3_u_adc_1(13),
      I2 => adc3_drpdi_tc(13),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(13)
    );
rx3_u_adc_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(12),
      I1 => rx3_u_adc_1(12),
      I2 => adc3_drpdi_tc(12),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(12)
    );
rx3_u_adc_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(11),
      I1 => rx3_u_adc_1(11),
      I2 => adc3_drpdi_tc(11),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(11)
    );
rx3_u_adc_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(10),
      I1 => rx3_u_adc_1(10),
      I2 => adc3_drpdi_tc(10),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(10)
    );
rx3_u_adc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00F000CA0000"
    )
        port map (
      I0 => adc3_drpwe_por,
      I1 => adc3_drp_we,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => fsm_cs(2),
      I5 => adc3_drpen_tc,
      O => \^drpwe_por_reg\
    );
rx3_u_adc_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(9),
      I1 => rx3_u_adc_1(9),
      I2 => adc3_drpdi_tc(9),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(9)
    );
rx3_u_adc_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(8),
      I1 => rx3_u_adc_1(8),
      I2 => adc3_drpdi_tc(8),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(8)
    );
rx3_u_adc_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(7),
      I1 => rx3_u_adc_1(7),
      I2 => adc3_drpdi_tc(7),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(7)
    );
rx3_u_adc_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(6),
      I1 => rx3_u_adc_1(6),
      I2 => adc3_drpdi_tc(6),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(6)
    );
rx3_u_adc_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(5),
      I1 => rx3_u_adc_1(5),
      I2 => adc3_drpdi_tc(5),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(5)
    );
rx3_u_adc_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(4),
      I1 => rx3_u_adc_1(4),
      I2 => adc3_drpdi_tc(4),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(4)
    );
rx3_u_adc_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(3),
      I1 => rx3_u_adc_1(3),
      I2 => adc3_drpdi_tc(3),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(3)
    );
rx3_u_adc_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(2),
      I1 => rx3_u_adc_1(2),
      I2 => adc3_drpdi_tc(2),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(2)
    );
rx3_u_adc_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(1),
      I1 => rx3_u_adc_1(1),
      I2 => adc3_drpdi_tc(1),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(1)
    );
rx3_u_adc_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(0),
      I1 => rx3_u_adc_1(0),
      I2 => adc3_drpdi_tc(0),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(0)
    );
rx3_u_adc_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => rx3_u_adc(6),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      I3 => fsm_cs(1),
      I4 => rx3_u_adc_0,
      O => \drp_addr_reg[10]\(6)
    );
rx3_u_adc_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0A00"
    )
        port map (
      I0 => dummy_read_den,
      I1 => adc3_drpen_por,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => fsm_cs(2),
      O => rx3_u_adc_i_31_n_0
    );
rx3_u_adc_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_3\
    );
rx3_u_adc_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(2),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[0]_1\
    );
rx3_u_adc_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => rx3_u_adc(5),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      I3 => fsm_cs(1),
      I4 => rx3_u_adc_0,
      O => \drp_addr_reg[10]\(5)
    );
rx3_u_adc_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc3_drpaddr_por(0),
      I1 => rx3_u_adc(4),
      I2 => adc3_drpaddr_tc(3),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drp_addr_reg[10]\(4)
    );
rx3_u_adc_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_2\
    );
rx3_u_adc_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8900"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(2),
      I2 => fsm_cs(0),
      I3 => rx3_u_adc(3),
      O => \drp_addr_reg[10]\(3)
    );
rx3_u_adc_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc3_drpaddr_por(0),
      I1 => rx3_u_adc(2),
      I2 => adc3_drpaddr_tc(2),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drp_addr_reg[10]\(2)
    );
\tile_config_drp_arb_gnt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(2),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tc_gnt_adc3,
      R => p_5_in
    );
\tile_config_drp_drdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_1(0),
      I1 => user_drp_drdy_reg_2,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => por_drp_drdy_reg_0,
      I5 => tile_config_drp_arb_gnt_i,
      O => \tile_config_drp_drdy_i_1__1_n_0\
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \tile_config_drp_drdy_i_1__1_n_0\,
      Q => adc3_drprdy_tc,
      R => '0'
    );
\user_drp_drdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_1(0),
      I1 => user_drp_drdy_reg_2,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => por_drp_drdy_reg_0,
      I5 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      O => \user_drp_drdy_i_1__1_n_0\
    );
\user_drp_drdy_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(2),
      O => \^fsm_sequential_fsm_cs_reg[0]_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \user_drp_drdy_i_1__1_n_0\,
      Q => \^user_drp_drdy_reg_0\,
      R => '0'
    );
\write_access_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^drpwe_por_reg\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I2 => write_access,
      O => \write_access_i_1__2_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__2_n_0\,
      Q => write_access,
      R => p_5_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_4 is
  port (
    dac0_por_gnt : out STD_LOGIC;
    dac_bgt_gnt : out STD_LOGIC;
    user_drp_drdy_reg_0 : out STD_LOGIC;
    dac0_drprdy_tc : out STD_LOGIC;
    dac0_drprdy_por : out STD_LOGIC;
    dac_drp_rdy_bgt : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : out STD_LOGIC;
    dummy_read_den_reg_0 : out STD_LOGIC;
    DADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \drp_addr_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg : out STD_LOGIC;
    access_type_reg_0 : out STD_LOGIC;
    tile_config_drp_arb_gnt_reg_0 : out STD_LOGIC;
    dac0_reset_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    drp_wen : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bank2_write : in STD_LOGIC;
    dac0_drpwe_por : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_2\ : in STD_LOGIC;
    tc_req_dac0 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_3\ : in STD_LOGIC;
    dac0_por_req : in STD_LOGIC;
    dac_bgt_req : in STD_LOGIC;
    tx0_u_dac : in STD_LOGIC;
    tx0_u_dac_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drp_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx0_u_dac_1 : in STD_LOGIC;
    tx0_u_dac_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx0_u_dac_3 : in STD_LOGIC;
    tx0_u_dac_4 : in STD_LOGIC;
    tx0_u_dac_5 : in STD_LOGIC;
    tx0_u_dac_6 : in STD_LOGIC;
    tx0_u_dac_7 : in STD_LOGIC;
    tx0_u_dac_8 : in STD_LOGIC;
    tx0_u_dac_9 : in STD_LOGIC;
    tx0_u_dac_10 : in STD_LOGIC;
    tx0_u_dac_11 : in STD_LOGIC;
    tx0_u_dac_12 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tx0_u_dac_13 : in STD_LOGIC;
    tx0_u_dac_14 : in STD_LOGIC;
    tx0_u_dac_15 : in STD_LOGIC;
    tx0_u_dac_16 : in STD_LOGIC;
    tx0_u_dac_17 : in STD_LOGIC;
    tx0_u_dac_18 : in STD_LOGIC;
    tx0_u_dac_19 : in STD_LOGIC;
    tx0_u_dac_20 : in STD_LOGIC;
    tx0_u_dac_21 : in STD_LOGIC;
    tx0_u_dac_22 : in STD_LOGIC;
    tx0_u_dac_23 : in STD_LOGIC;
    tx0_u_dac_24 : in STD_LOGIC;
    tx0_u_dac_25 : in STD_LOGIC;
    tx0_u_dac_26 : in STD_LOGIC;
    tx0_u_dac_27 : in STD_LOGIC;
    dac0_drpen_por : in STD_LOGIC;
    drp_den : in STD_LOGIC;
    user_drp_drdy_reg_1 : in STD_LOGIC;
    tx0_u_dac_28 : in STD_LOGIC;
    drp_wen_0 : in STD_LOGIC;
    tx0_u_dac_29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_RdAck_r_reg : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_4\ : in STD_LOGIC;
    tile_config_drp_arb_gnt : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_4_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_4 : entity is "project_1_usp_rf_data_converter_0_i_0_drp_arbiter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_4 is
  signal \FSM_sequential_fsm_cs[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bgt_drp_arb_gnt_i : STD_LOGIC;
  signal \^drp_addr_reg[0]\ : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal \^dummy_read_den_reg_0\ : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__3_n_0\ : STD_LOGIC;
  signal \dummy_read_gnt_held_i_2__3_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal \dummy_read_gnt_r_i_1__4_n_0\ : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal \dummy_read_req_i_1__3_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__3_n_0\ : STD_LOGIC;
  signal dummy_read_req_i_4_n_0 : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal tc_gnt_dac0 : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal tx0_u_dac_i_30_n_0 : STD_LOGIC;
  signal tx0_u_dac_i_31_n_0 : STD_LOGIC;
  signal tx0_u_dac_i_32_n_0 : STD_LOGIC;
  signal \user_drp_drdy_i_1__4_n_0\ : STD_LOGIC;
  signal \user_drp_drdy_i_2__3_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_1__3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_3__3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_4__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2__3\ : label is "soft_lutpair313";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute SOFT_HLUTNM of \bgt_drp_arb_gnt_i_1__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of drp_RdAck_r_i_2 : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of dummy_read_req_i_4 : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of s_axi_wready_reg_i_10 : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of tx0_u_dac_i_1 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of tx0_u_dac_i_59 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of tx0_u_dac_i_6 : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \write_access_i_1__3\ : label is "soft_lutpair315";
begin
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[1]_1\ <= \^fsm_sequential_fsm_cs_reg[1]_1\;
  \FSM_sequential_fsm_cs_reg[2]_0\ <= \^fsm_sequential_fsm_cs_reg[2]_0\;
  Q(0) <= \^q\(0);
  \drp_addr_reg[0]\ <= \^drp_addr_reg[0]\;
  dummy_read_den_reg_0 <= \^dummy_read_den_reg_0\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20002000FFFF2000"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => \FSM_onehot_state_reg[2]\(1),
      I5 => \^user_drp_drdy_reg_0\,
      O => \FSM_sequential_fsm_cs_reg[2]_1\(0)
    );
\FSM_sequential_fsm_cs[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404000FF"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => dac_bgt_req,
      I3 => \FSM_sequential_fsm_cs[0]_i_2__0_n_0\,
      I4 => \^q\(0),
      O => \FSM_sequential_fsm_cs[0]_i_1__3_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F5F4F5F5"
    )
        port map (
      I0 => dummy_read_req,
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => dac0_por_req,
      I4 => dac_bgt_req,
      I5 => tc_req_dac0,
      O => \FSM_sequential_fsm_cs[0]_i_2__0_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4F4C0F0FFFFC0F0"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs_reg[1]_2\,
      I1 => \FSM_sequential_fsm_cs[2]_i_2__3_n_0\,
      I2 => tc_req_dac0,
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\,
      I4 => \FSM_sequential_fsm_cs_reg[1]_3\,
      I5 => \^fsm_sequential_fsm_cs_reg[1]_1\,
      O => \FSM_sequential_fsm_cs[1]_i_1__3_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      O => \^fsm_sequential_fsm_cs_reg[2]_0\
    );
\FSM_sequential_fsm_cs[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => \^fsm_sequential_fsm_cs_reg[1]_1\
    );
\FSM_sequential_fsm_cs[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
        port map (
      I0 => tc_req_dac0,
      I1 => \FSM_sequential_fsm_cs[2]_i_2__3_n_0\,
      I2 => \FSM_sequential_fsm_cs_reg[1]_3\,
      I3 => dac0_por_req,
      I4 => dac_bgt_req,
      I5 => \FSM_sequential_fsm_cs[2]_i_4__0_n_0\,
      O => \FSM_sequential_fsm_cs[2]_i_1__3_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => dummy_read_req,
      I3 => \^q\(0),
      O => \FSM_sequential_fsm_cs[2]_i_2__3_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00AC000000AC00"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs_reg[1]_3\,
      I1 => dac0_por_req,
      I2 => fsm_cs(1),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => dac_bgt_req,
      O => \FSM_sequential_fsm_cs[2]_i_4__0_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__3_n_0\,
      Q => fsm_cs(0),
      R => dac0_reset_i
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__3_n_0\,
      Q => fsm_cs(1),
      R => dac0_reset_i
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__3_n_0\,
      Q => \^q\(0),
      R => dac0_reset_i
    );
\FSM_sequential_tc_sm_state[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_gnt_dac0,
      I1 => \FSM_sequential_tc_sm_state[2]_i_4\,
      I2 => tile_config_drp_arb_gnt,
      I3 => \FSM_sequential_tc_sm_state[2]_i_4_0\,
      O => tile_config_drp_arb_gnt_reg_0
    );
\bgt_drp_arb_gnt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => bgt_drp_arb_gnt_i
    );
bgt_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bgt_drp_arb_gnt_i,
      Q => dac_bgt_gnt,
      R => dac0_reset_i
    );
bgt_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bgt_drp_arb_gnt_i,
      Q => dac_drp_rdy_bgt,
      R => \user_drp_drdy_i_1__4_n_0\
    );
drp_RdAck_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => drp_RdAck_r_reg,
      I1 => \^user_drp_drdy_reg_0\,
      I2 => \^q\(0),
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      O => access_type_reg
    );
\drp_drdy_r[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I1 => tx0_u_dac_i_31_n_0,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => dac0_reset_i
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => dac0_reset_i
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => dac0_reset_i
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => dac0_reset_i
    );
\dummy_read_den_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => dummy_read_gnt_r,
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => dac0_reset_i
    );
\dummy_read_gnt_held_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A80BABF"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => user_drp_drdy_reg_1,
      I4 => \^q\(0),
      I5 => \dummy_read_gnt_held_i_2__3_n_0\,
      O => \dummy_read_gnt_held_i_1__3_n_0\
    );
\dummy_read_gnt_held_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      O => \dummy_read_gnt_held_i_2__3_n_0\
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__3_n_0\,
      Q => dummy_read_gnt_held,
      R => dac0_reset_i
    );
\dummy_read_gnt_r_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \dummy_read_gnt_r_i_1__4_n_0\
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_r_i_1__4_n_0\,
      Q => dummy_read_gnt_r,
      R => dac0_reset_i
    );
\dummy_read_req_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44F4F4F4"
    )
        port map (
      I0 => \dummy_read_req_i_2__3_n_0\,
      I1 => dummy_read_req_reg_0,
      I2 => dummy_read_req,
      I3 => dummy_read_req_i_4_n_0,
      I4 => dummy_read_gnt_held,
      I5 => dac0_reset_i,
      O => \dummy_read_req_i_1__3_n_0\
    );
\dummy_read_req_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => \^drp_addr_reg[0]\,
      I4 => tx0_u_dac_2(5),
      I5 => tx0_u_dac_2(4),
      O => \dummy_read_req_i_2__3_n_0\
    );
dummy_read_req_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => drp_drdy_r(3),
      I1 => write_access,
      I2 => user_drp_drdy_reg_1,
      O => dummy_read_req_i_4_n_0
    );
\dummy_read_req_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx0_u_dac_2(0),
      I1 => tx0_u_dac_2(1),
      O => \^drp_addr_reg[0]\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__3_n_0\,
      Q => dummy_read_req,
      R => '0'
    );
\por_drp_arb_gnt_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => dac0_por_gnt,
      R => dac0_reset_i
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => dac0_drprdy_por,
      R => \user_drp_drdy_i_1__4_n_0\
    );
s_axi_wready_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => drp_RdAck_r_reg,
      I1 => \^user_drp_drdy_reg_0\,
      I2 => \^q\(0),
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      O => access_type_reg_0
    );
\tile_config_drp_arb_gnt_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tc_gnt_dac0,
      R => dac0_reset_i
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => dac0_drprdy_tc,
      R => \user_drp_drdy_i_1__4_n_0\
    );
tx0_u_dac_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000055D5"
    )
        port map (
      I0 => tx0_u_dac_i_30_n_0,
      I1 => dummy_read_den,
      I2 => fsm_cs(0),
      I3 => fsm_cs(1),
      I4 => tx0_u_dac_i_31_n_0,
      O => \^dummy_read_den_reg_0\
    );
tx0_u_dac_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => tx0_u_dac_4,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => drp_addr(2),
      I4 => fsm_cs(0),
      I5 => tx0_u_dac_0(3),
      O => DADDR(3)
    );
tx0_u_dac_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A000AFCAA0CA"
    )
        port map (
      I0 => tx0_u_dac_2(2),
      I1 => tx0_u_dac_3,
      I2 => fsm_cs(1),
      I3 => \^q\(0),
      I4 => tx0_u_dac_0(2),
      I5 => fsm_cs(0),
      O => DADDR(2)
    );
tx0_u_dac_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_1,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_0(1),
      I4 => fsm_cs(0),
      I5 => drp_addr(2),
      O => DADDR(1)
    );
tx0_u_dac_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_0(0),
      I4 => fsm_cs(0),
      I5 => drp_addr(0),
      O => DADDR(0)
    );
tx0_u_dac_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_27,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(15),
      I4 => fsm_cs(0),
      I5 => drp_di(15),
      O => DI(15)
    );
tx0_u_dac_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_26,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(14),
      I4 => fsm_cs(0),
      I5 => drp_di(14),
      O => DI(14)
    );
tx0_u_dac_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_25,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(13),
      I4 => fsm_cs(0),
      I5 => drp_di(13),
      O => DI(13)
    );
tx0_u_dac_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_24,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(12),
      I4 => fsm_cs(0),
      I5 => drp_di(12),
      O => DI(12)
    );
tx0_u_dac_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_23,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(11),
      I4 => fsm_cs(0),
      I5 => drp_di(11),
      O => DI(11)
    );
tx0_u_dac_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_22,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(10),
      I4 => fsm_cs(0),
      I5 => drp_di(10),
      O => DI(10)
    );
tx0_u_dac_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007555FFFF"
    )
        port map (
      I0 => tx0_u_dac_i_32_n_0,
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => drp_wen,
      I4 => \^q\(0),
      I5 => tx0_u_dac_i_30_n_0,
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
tx0_u_dac_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_21,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(9),
      I4 => fsm_cs(0),
      I5 => drp_di(9),
      O => DI(9)
    );
tx0_u_dac_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_20,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(8),
      I4 => fsm_cs(0),
      I5 => drp_di(8),
      O => DI(8)
    );
tx0_u_dac_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_19,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(7),
      I4 => fsm_cs(0),
      I5 => drp_di(7),
      O => DI(7)
    );
tx0_u_dac_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_18,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(6),
      I4 => fsm_cs(0),
      I5 => drp_di(6),
      O => DI(6)
    );
tx0_u_dac_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_17,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(5),
      I4 => fsm_cs(0),
      I5 => drp_di(5),
      O => DI(5)
    );
tx0_u_dac_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_16,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(4),
      I4 => fsm_cs(0),
      I5 => drp_di(4),
      O => DI(4)
    );
tx0_u_dac_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_15,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(3),
      I4 => fsm_cs(0),
      I5 => drp_di(3),
      O => DI(3)
    );
tx0_u_dac_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_14,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(2),
      I4 => fsm_cs(0),
      I5 => drp_di(2),
      O => DI(2)
    );
tx0_u_dac_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_13,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(1),
      I4 => fsm_cs(0),
      I5 => drp_di(1),
      O => DI(1)
    );
tx0_u_dac_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_11,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_12(0),
      I4 => fsm_cs(0),
      I5 => drp_di(0),
      O => DI(0)
    );
tx0_u_dac_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => tx0_u_dac_10,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => drp_addr(2),
      I4 => fsm_cs(0),
      I5 => tx0_u_dac_0(8),
      O => DADDR(10)
    );
tx0_u_dac_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545555555555555"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => tx0_u_dac_28,
      I4 => drp_wen_0,
      I5 => tx0_u_dac_29(0),
      O => tx0_u_dac_i_30_n_0
    );
tx0_u_dac_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0303000F05050"
    )
        port map (
      I0 => dac0_drpen_por,
      I1 => \FSM_onehot_state_reg[2]\(0),
      I2 => \^q\(0),
      I3 => drp_den,
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => tx0_u_dac_i_31_n_0
    );
tx0_u_dac_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F0F7FF"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]\(0),
      I1 => bank2_write,
      I2 => fsm_cs(0),
      I3 => fsm_cs(1),
      I4 => dac0_drpwe_por,
      O => tx0_u_dac_i_32_n_0
    );
tx0_u_dac_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => tx0_u_dac_9,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => drp_addr(2),
      I4 => fsm_cs(0),
      I5 => tx0_u_dac_0(7),
      O => DADDR(9)
    );
tx0_u_dac_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => tx0_u_dac_8,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => drp_addr(2),
      I4 => fsm_cs(0),
      I5 => tx0_u_dac_0(6),
      O => DADDR(8)
    );
tx0_u_dac_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[0]_0\
    );
tx0_u_dac_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8082"
    )
        port map (
      I0 => tx0_u_dac_2(6),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => fsm_cs(0),
      O => DADDR(7)
    );
tx0_u_dac_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => tx0_u_dac_7,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => tx0_u_dac_0(5),
      I4 => fsm_cs(0),
      I5 => drp_addr(1),
      O => DADDR(6)
    );
tx0_u_dac_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => tx0_u_dac_6,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => drp_addr(0),
      I4 => fsm_cs(0),
      I5 => tx0_u_dac_0(4),
      O => DADDR(5)
    );
tx0_u_dac_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A000AFCAA0CA"
    )
        port map (
      I0 => tx0_u_dac_2(3),
      I1 => tx0_u_dac_5,
      I2 => fsm_cs(1),
      I3 => \^q\(0),
      I4 => tx0_u_dac_0(5),
      I5 => fsm_cs(0),
      O => DADDR(4)
    );
\user_drp_drdy_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => dac0_reset_i,
      I1 => user_drp_drdy_reg_1,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      O => \user_drp_drdy_i_1__4_n_0\
    );
\user_drp_drdy_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \user_drp_drdy_i_2__3_n_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \user_drp_drdy_i_2__3_n_0\,
      Q => \^user_drp_drdy_reg_0\,
      R => \user_drp_drdy_i_1__4_n_0\
    );
\write_access_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I1 => \^dummy_read_den_reg_0\,
      I2 => write_access,
      O => \write_access_i_1__3_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__3_n_0\,
      Q => write_access,
      R => dac0_reset_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_5 is
  port (
    user_drp_drdy : out STD_LOGIC;
    tile_config_drp_arb_gnt : out STD_LOGIC;
    dac1_drprdy_tc : out STD_LOGIC;
    dac1_por_gnt : out STD_LOGIC;
    dac1_drprdy_por : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    \drp_addr_reg[10]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    \drpdi_por_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_8_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drp_RdAck_r_reg : in STD_LOGIC;
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    drp_RdAck_r_reg_1 : in STD_LOGIC;
    drp_RdAck_r_reg_2 : in STD_LOGIC;
    tc_req_dac1 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC;
    dac1_por_req : in STD_LOGIC;
    dac1_drpwe_por : in STD_LOGIC;
    dac1_drp_we : in STD_LOGIC;
    dac1_drpen_tc : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_1 : in STD_LOGIC;
    bank4_write : in STD_LOGIC;
    tx1_u_dac : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx1_u_dac_0 : in STD_LOGIC;
    tx1_u_dac_1 : in STD_LOGIC;
    tx1_u_dac_2 : in STD_LOGIC;
    tx1_u_dac_3 : in STD_LOGIC;
    tx1_u_dac_4 : in STD_LOGIC;
    tx1_u_dac_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tx1_u_dac_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_drpdi_tc : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_drpen_por : in STD_LOGIC;
    user_drp_drdy_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_1 : in STD_LOGIC;
    por_drp_drdy_reg_0 : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_5 : entity is "project_1_usp_rf_data_converter_0_i_0_drp_arbiter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_5 is
  signal \FSM_sequential_fsm_cs[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_2\ : STD_LOGIC;
  signal \^dac1_drprdy_por\ : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^drpwe_por_reg\ : STD_LOGIC;
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__4_n_0\ : STD_LOGIC;
  signal \dummy_read_gnt_held_i_2__4_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal \dummy_read_req_i_1__4_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__4_n_0\ : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal \por_drp_drdy_i_1__2_n_0\ : STD_LOGIC;
  signal \por_drp_drdy_i_2__2_n_0\ : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal \tile_config_drp_drdy_i_1__2_n_0\ : STD_LOGIC;
  signal tx1_u_dac_i_31_n_0 : STD_LOGIC;
  signal tx1_u_dac_i_34_n_0 : STD_LOGIC;
  signal \^user_drp_drdy\ : STD_LOGIC;
  signal \user_drp_drdy_i_1__2_n_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_1__4\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_2__4\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_3__4\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2__4\ : label is "soft_lutpair322";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1__4\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__4\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__4\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \dummy_read_gnt_r_i_1__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__4\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__4\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of tx1_u_dac_i_3 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of tx1_u_dac_i_31 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of tx1_u_dac_i_34 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of tx1_u_dac_i_35 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of tx1_u_dac_i_38 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of tx1_u_dac_i_4 : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of tx1_u_dac_i_58 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of tx1_u_dac_i_6 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \user_drp_drdy_i_2__4\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \write_access_i_1__4\ : label is "soft_lutpair324";
begin
  \FSM_sequential_fsm_cs_reg[0]_0\ <= \^fsm_sequential_fsm_cs_reg[0]_0\;
  \FSM_sequential_fsm_cs_reg[0]_1\ <= \^fsm_sequential_fsm_cs_reg[0]_1\;
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  \FSM_sequential_fsm_cs_reg[2]_2\ <= \^fsm_sequential_fsm_cs_reg[2]_2\;
  dac1_drprdy_por <= \^dac1_drprdy_por\;
  drpwe_por_reg <= \^drpwe_por_reg\;
  user_drp_drdy <= \^user_drp_drdy\;
\FSM_onehot_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800FFFF0800"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => \FSM_onehot_state_reg[2]\(1),
      I5 => \^user_drp_drdy\,
      O => \FSM_sequential_fsm_cs_reg[2]_0\(0)
    );
\FSM_sequential_fsm_cs[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(1),
      I2 => dummy_read_req,
      O => \FSM_sequential_fsm_cs[0]_i_1__4_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000BAAA3020"
    )
        port map (
      I0 => tc_req_dac1,
      I1 => dummy_read_req,
      I2 => \FSM_sequential_fsm_cs[1]_i_2__4_n_0\,
      I3 => \FSM_sequential_fsm_cs_reg[1]_0\,
      I4 => \FSM_sequential_fsm_cs[1]_i_3__4_n_0\,
      I5 => fsm_cs(2),
      O => \FSM_sequential_fsm_cs[1]_i_1__4_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => dac1_por_req,
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => tc_req_dac1,
      O => \FSM_sequential_fsm_cs[1]_i_2__4_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[1]_i_3__4_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888CCA8A8A8A8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[2]_i_2__4_n_0\,
      I1 => dac1_por_req,
      I2 => \FSM_sequential_fsm_cs_reg[1]_0\,
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => fsm_cs(2),
      O => \FSM_sequential_fsm_cs[2]_i_1__4_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dummy_read_req,
      I1 => tc_req_dac1,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[2]_i_2__4_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__4_n_0\,
      Q => fsm_cs(0),
      R => p_8_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__4_n_0\,
      Q => fsm_cs(1),
      R => p_8_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__4_n_0\,
      Q => fsm_cs(2),
      R => p_8_in
    );
drp_RdAck_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => drp_RdAck_r_reg,
      I1 => \^user_drp_drdy\,
      I2 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I3 => drp_RdAck_r_reg_0,
      I4 => drp_RdAck_r_reg_1,
      I5 => drp_RdAck_r_reg_2,
      O => access_type_reg
    );
\drp_drdy_r[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I1 => \^drpwe_por_reg\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_8_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_8_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_8_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_8_in
    );
\dummy_read_den_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dummy_read_gnt_r,
      I1 => fsm_cs(2),
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_8_in
    );
\dummy_read_gnt_held_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80BABF8A80"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => por_drp_drdy_reg_0,
      I4 => \dummy_read_gnt_held_i_2__4_n_0\,
      I5 => fsm_cs(2),
      O => \dummy_read_gnt_held_i_1__4_n_0\
    );
\dummy_read_gnt_held_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \dummy_read_gnt_held_i_2__4_n_0\
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__4_n_0\,
      Q => dummy_read_gnt_held,
      R => p_8_in
    );
\dummy_read_gnt_r_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => p_8_in
    );
\dummy_read_req_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \dummy_read_req_i_2__4_n_0\,
      I1 => dummy_read_req_reg_0,
      I2 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I3 => dummy_read_req_reg_1,
      I4 => \FSM_onehot_state_reg[2]\(0),
      I5 => bank4_write,
      O => \dummy_read_req_i_1__4_n_0\
    );
\dummy_read_req_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => por_drp_drdy_reg_0,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      I4 => dummy_read_req,
      I5 => p_8_in,
      O => \dummy_read_req_i_2__4_n_0\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__4_n_0\,
      Q => dummy_read_req,
      R => '0'
    );
\por_drp_arb_gnt_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => dac1_por_gnt,
      R => p_8_in
    );
\por_drp_drdy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => p_8_in,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => por_drp_drdy_reg_0,
      I4 => fsm_cs(2),
      I5 => \por_drp_drdy_i_2__2_n_0\,
      O => \por_drp_drdy_i_1__2_n_0\
    );
\por_drp_drdy_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \por_drp_drdy_i_2__2_n_0\
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_drp_drdy_i_1__2_n_0\,
      Q => \^dac1_drprdy_por\,
      R => '0'
    );
\rdata[15]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dac1_drprdy_por\,
      I1 => \rdata_reg[0]\(0),
      O => E(0)
    );
\tile_config_drp_arb_gnt_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(2),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tile_config_drp_arb_gnt,
      R => p_8_in
    );
\tile_config_drp_drdy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_0(0),
      I1 => user_drp_drdy_reg_1,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => por_drp_drdy_reg_0,
      I5 => tile_config_drp_arb_gnt_i,
      O => \tile_config_drp_drdy_i_1__2_n_0\
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \tile_config_drp_drdy_i_1__2_n_0\,
      Q => dac1_drprdy_tc,
      R => '0'
    );
tx1_u_dac_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => dac1_drpen_tc,
      I4 => \FSM_onehot_state_reg[2]\(0),
      I5 => tx1_u_dac_i_31_n_0,
      O => \^fsm_sequential_fsm_cs_reg[2]_1\
    );
tx1_u_dac_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => tx1_u_dac_i_34_n_0,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      I2 => tx1_u_dac(1),
      I3 => tx1_u_dac_1,
      I4 => tx1_u_dac_4,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      O => \drp_addr_reg[10]\(1)
    );
tx1_u_dac_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => tx1_u_dac_i_34_n_0,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      I2 => tx1_u_dac(0),
      I3 => tx1_u_dac_1,
      I4 => tx1_u_dac_5,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      O => \drp_addr_reg[10]\(0)
    );
tx1_u_dac_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(15),
      I1 => tx1_u_dac_6(15),
      I2 => dac1_drpdi_tc(15),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(15)
    );
tx1_u_dac_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(14),
      I1 => tx1_u_dac_6(14),
      I2 => dac1_drpdi_tc(14),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(14)
    );
tx1_u_dac_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(13),
      I1 => tx1_u_dac_6(13),
      I2 => dac1_drpdi_tc(13),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(13)
    );
tx1_u_dac_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(12),
      I1 => tx1_u_dac_6(12),
      I2 => dac1_drpdi_tc(12),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(12)
    );
tx1_u_dac_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(11),
      I1 => tx1_u_dac_6(11),
      I2 => dac1_drpdi_tc(11),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(11)
    );
tx1_u_dac_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(10),
      I1 => tx1_u_dac_6(10),
      I2 => dac1_drpdi_tc(10),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(10)
    );
tx1_u_dac_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00F000CA0000"
    )
        port map (
      I0 => dac1_drpwe_por,
      I1 => dac1_drp_we,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => fsm_cs(2),
      I5 => dac1_drpen_tc,
      O => \^drpwe_por_reg\
    );
tx1_u_dac_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(9),
      I1 => tx1_u_dac_6(9),
      I2 => dac1_drpdi_tc(9),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(9)
    );
tx1_u_dac_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(8),
      I1 => tx1_u_dac_6(8),
      I2 => dac1_drpdi_tc(8),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(8)
    );
tx1_u_dac_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(7),
      I1 => tx1_u_dac_6(7),
      I2 => dac1_drpdi_tc(7),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(7)
    );
tx1_u_dac_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(6),
      I1 => tx1_u_dac_6(6),
      I2 => dac1_drpdi_tc(6),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(6)
    );
tx1_u_dac_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(5),
      I1 => tx1_u_dac_6(5),
      I2 => dac1_drpdi_tc(5),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(5)
    );
tx1_u_dac_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(4),
      I1 => tx1_u_dac_6(4),
      I2 => dac1_drpdi_tc(4),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(4)
    );
tx1_u_dac_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(3),
      I1 => tx1_u_dac_6(3),
      I2 => dac1_drpdi_tc(3),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(3)
    );
tx1_u_dac_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(2),
      I1 => tx1_u_dac_6(2),
      I2 => dac1_drpdi_tc(2),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(2)
    );
tx1_u_dac_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(1),
      I1 => tx1_u_dac_6(1),
      I2 => dac1_drpdi_tc(1),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(1)
    );
tx1_u_dac_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(0),
      I1 => tx1_u_dac_6(0),
      I2 => dac1_drpdi_tc(0),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \drpdi_por_reg[15]\(0)
    );
tx1_u_dac_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => tx1_u_dac(6),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      I3 => fsm_cs(1),
      I4 => tx1_u_dac_0,
      O => \drp_addr_reg[10]\(6)
    );
tx1_u_dac_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0A00"
    )
        port map (
      I0 => dummy_read_den,
      I1 => dac1_drpen_por,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => fsm_cs(2),
      O => tx1_u_dac_i_31_n_0
    );
tx1_u_dac_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      I3 => dac1_drpaddr_por(0),
      O => tx1_u_dac_i_34_n_0
    );
tx1_u_dac_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(2),
      I2 => fsm_cs(1),
      O => \^fsm_sequential_fsm_cs_reg[0]_1\
    );
tx1_u_dac_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \^fsm_sequential_fsm_cs_reg[2]_2\
    );
tx1_u_dac_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => tx1_u_dac(5),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      I3 => fsm_cs(1),
      I4 => tx1_u_dac_0,
      O => \drp_addr_reg[10]\(5)
    );
tx1_u_dac_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => tx1_u_dac_i_34_n_0,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      I2 => tx1_u_dac(4),
      I3 => tx1_u_dac_1,
      I4 => tx1_u_dac_2,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      O => \drp_addr_reg[10]\(4)
    );
tx1_u_dac_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_3\
    );
tx1_u_dac_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8900"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(2),
      I2 => fsm_cs(0),
      I3 => tx1_u_dac(3),
      O => \drp_addr_reg[10]\(3)
    );
tx1_u_dac_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => tx1_u_dac_i_34_n_0,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      I2 => tx1_u_dac(2),
      I3 => tx1_u_dac_1,
      I4 => tx1_u_dac_3,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      O => \drp_addr_reg[10]\(2)
    );
\user_drp_drdy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_0(0),
      I1 => user_drp_drdy_reg_1,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => por_drp_drdy_reg_0,
      I5 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      O => \user_drp_drdy_i_1__2_n_0\
    );
\user_drp_drdy_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(2),
      O => \^fsm_sequential_fsm_cs_reg[0]_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \user_drp_drdy_i_1__2_n_0\,
      Q => \^user_drp_drdy\,
      R => '0'
    );
\write_access_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^drpwe_por_reg\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I2 => write_access,
      O => \write_access_i_1__4_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__4_n_0\,
      Q => write_access,
      R => p_8_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_adc is
  port (
    const_config_drp_arb_gnt : out STD_LOGIC;
    adc0_por_gnt : out STD_LOGIC;
    bgt_drp_arb_gnt : out STD_LOGIC;
    user_drp_drdy_reg_0 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC;
    adc0_drprdy_tc : out STD_LOGIC;
    adc0_drprdy_const : out STD_LOGIC;
    adc0_drprdy_por : out STD_LOGIC;
    adc_drp_rdy_bgt : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    user_drp_drdy_reg_1 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC;
    adc0_drpen_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_4\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_5\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tile_config_drp_arb_gnt_reg_0 : out STD_LOGIC;
    adc0_reset_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC;
    user_drp_drdy_reg_2 : in STD_LOGIC;
    drp_RdAck_r_reg : in STD_LOGIC;
    user_drp_drdy : in STD_LOGIC;
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    adc0_drpen_tc : in STD_LOGIC;
    adc0_drpen_const : in STD_LOGIC;
    drp_wen : in STD_LOGIC;
    adc0_drpwe_por : in STD_LOGIC;
    bank10_write : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_1 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_6\ : in STD_LOGIC;
    adc0_por_req : in STD_LOGIC;
    adc_bgt_req : in STD_LOGIC;
    const_req_adc0 : in STD_LOGIC;
    tc_req_adc0 : in STD_LOGIC;
    rx0_u_adc : in STD_LOGIC;
    rx0_u_adc_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rx0_u_adc_1 : in STD_LOGIC;
    rx0_u_adc_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx0_u_adc_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    rx0_u_adc_4 : in STD_LOGIC;
    rx0_u_adc_5 : in STD_LOGIC;
    rx0_u_adc_6 : in STD_LOGIC;
    rx0_u_adc_7 : in STD_LOGIC;
    rx0_u_adc_8 : in STD_LOGIC;
    rx0_u_adc_9 : in STD_LOGIC;
    rx0_u_adc_10 : in STD_LOGIC;
    rx0_u_adc_11 : in STD_LOGIC;
    rx0_u_adc_12 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rx0_u_adc_13 : in STD_LOGIC;
    rx0_u_adc_14 : in STD_LOGIC;
    rx0_u_adc_15 : in STD_LOGIC;
    rx0_u_adc_16 : in STD_LOGIC;
    rx0_u_adc_17 : in STD_LOGIC;
    rx0_u_adc_18 : in STD_LOGIC;
    rx0_u_adc_19 : in STD_LOGIC;
    rx0_u_adc_20 : in STD_LOGIC;
    rx0_u_adc_21 : in STD_LOGIC;
    rx0_u_adc_22 : in STD_LOGIC;
    rx0_u_adc_23 : in STD_LOGIC;
    rx0_u_adc_24 : in STD_LOGIC;
    rx0_u_adc_25 : in STD_LOGIC;
    rx0_u_adc_26 : in STD_LOGIC;
    rx0_u_adc_27 : in STD_LOGIC;
    drp_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx0_u_adc_28 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx0_u_adc_29 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_den : in STD_LOGIC;
    adc0_drpen_por : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_4\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_4_0\ : in STD_LOGIC;
    tile_config_drp_arb_gnt : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_4_1\ : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_4_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_adc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_adc is
  signal \FSM_sequential_fsm_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^adc0_drpen_reg\ : STD_LOGIC;
  signal bgt_drp_arb_gnt_i : STD_LOGIC;
  signal const_config_drp_arb_gnt_i : STD_LOGIC;
  signal const_config_drp_drdy_i_1_n_0 : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal dummy_read_gnt_held_i_1_n_0 : STD_LOGIC;
  signal dummy_read_gnt_held_i_2_n_0 : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal dummy_read_req_i_1_n_0 : STD_LOGIC;
  signal dummy_read_req_i_2_n_0 : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal rx0_u_adc_i_30_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_31_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_33_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_34_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_35_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_36_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_37_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_38_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_40_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_42_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_44_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_45_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_47_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_48_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_50_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_52_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_54_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_56_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_58_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_60_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_62_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_64_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_66_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_68_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_70_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_72_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_74_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_76_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_78_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_80_n_0 : STD_LOGIC;
  signal rx0_u_adc_i_82_n_0 : STD_LOGIC;
  signal tc_gnt_adc0 : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal \user_drp_drdy_i_1__3_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal write_access_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_3\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_4\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_4\ : label is "soft_lutpair274";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_const_config:011,gnt_status:100,gnt_por:101,gnt_bgt:110,gnt_user:111,idle:000,gnt_dummy_read:001";
  attribute SOFT_HLUTNM of bgt_drp_arb_gnt_i_1 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of dummy_read_den_i_1 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of dummy_read_gnt_held_i_2 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of dummy_read_gnt_r_i_1 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of por_drp_arb_gnt_i_1 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of rx0_u_adc_i_38 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of rx0_u_adc_i_6 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of rx0_u_adc_i_74 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of tile_config_drp_arb_gnt_i_1 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of user_drp_drdy_i_2 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of write_access_i_1 : label is "soft_lutpair278";
begin
  \FSM_sequential_fsm_cs_reg[2]_0\ <= \^fsm_sequential_fsm_cs_reg[2]_0\;
  \FSM_sequential_fsm_cs_reg[2]_3\ <= \^fsm_sequential_fsm_cs_reg[2]_3\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  adc0_drpen_reg <= \^adc0_drpen_reg\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
\FSM_onehot_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000FFFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => fsm_cs(2),
      I3 => \FSM_onehot_state_reg[4]\(0),
      I4 => \FSM_onehot_state_reg[4]\(1),
      I5 => \^user_drp_drdy_reg_0\,
      O => \FSM_sequential_fsm_cs_reg[2]_1\(0)
    );
\FSM_onehot_state[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[1]_i_4_n_0\,
      I1 => fsm_cs(2),
      I2 => \FSM_onehot_state_reg[4]\(2),
      I3 => \FSM_onehot_state_reg[3]\,
      I4 => \^user_drp_drdy_reg_0\,
      I5 => \FSM_onehot_state_reg[4]\(1),
      O => \FSM_sequential_fsm_cs_reg[2]_1\(1)
    );
\FSM_onehot_state[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40404040404040"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[1]_i_4_n_0\,
      I1 => fsm_cs(2),
      I2 => \FSM_onehot_state_reg[4]\(3),
      I3 => \^user_drp_drdy_reg_0\,
      I4 => \FSM_onehot_state_reg[3]\,
      I5 => \FSM_onehot_state_reg[4]\(1),
      O => \FSM_sequential_fsm_cs_reg[2]_2\
    );
\FSM_sequential_fsm_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
        port map (
      I0 => \^q\(1),
      I1 => fsm_cs(2),
      I2 => dummy_read_req,
      I3 => \FSM_sequential_fsm_cs[0]_i_2_n_0\,
      I4 => \FSM_sequential_fsm_cs[0]_i_3_n_0\,
      I5 => \FSM_sequential_fsm_cs[2]_i_4_n_0\,
      O => \FSM_sequential_fsm_cs[0]_i_1_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011111110"
    )
        port map (
      I0 => \^q\(0),
      I1 => tc_req_adc0,
      I2 => const_req_adc0,
      I3 => adc0_por_req,
      I4 => \FSM_sequential_fsm_cs_reg[2]_6\,
      I5 => adc_bgt_req,
      O => \FSM_sequential_fsm_cs[0]_i_2_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => const_req_adc0,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \FSM_sequential_fsm_cs[0]_i_3_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFAFEFFFEFA"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[1]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_cs_reg[2]_6\,
      I2 => \FSM_sequential_fsm_cs[1]_i_3_n_0\,
      I3 => fsm_cs(2),
      I4 => const_req_adc0,
      I5 => \FSM_sequential_fsm_cs[1]_i_4_n_0\,
      O => \FSM_sequential_fsm_cs[1]_i_1_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => adc_bgt_req,
      O => \FSM_sequential_fsm_cs[1]_i_2_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000000"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => adc_bgt_req,
      I2 => \FSM_sequential_fsm_cs_reg[2]_6\,
      I3 => tc_req_adc0,
      I4 => const_req_adc0,
      I5 => \FSM_sequential_fsm_cs[1]_i_5_n_0\,
      O => \FSM_sequential_fsm_cs[1]_i_3_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \FSM_sequential_fsm_cs[1]_i_4_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF000F0B"
    )
        port map (
      I0 => const_req_adc0,
      I1 => adc0_por_req,
      I2 => dummy_read_req,
      I3 => tc_req_adc0,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[1]_i_5_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA8AAA8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[2]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_cs_reg[2]_6\,
      I2 => adc0_por_req,
      I3 => adc_bgt_req,
      I4 => bgt_drp_arb_gnt_i,
      I5 => \FSM_sequential_fsm_cs[2]_i_4_n_0\,
      O => \FSM_sequential_fsm_cs[2]_i_1_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => fsm_cs(2),
      I3 => dummy_read_req,
      I4 => tc_req_adc0,
      I5 => const_req_adc0,
      O => \FSM_sequential_fsm_cs[2]_i_2_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800080"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(2),
      I2 => adc0_por_req,
      I3 => \^q\(1),
      I4 => \FSM_sequential_fsm_cs_reg[2]_6\,
      O => \FSM_sequential_fsm_cs[2]_i_4_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1_n_0\,
      Q => \^q\(0),
      R => adc0_reset_i
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1_n_0\,
      Q => \^q\(1),
      R => adc0_reset_i
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1_n_0\,
      Q => fsm_cs(2),
      R => adc0_reset_i
    );
\FSM_sequential_tc_sm_state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tc_gnt_adc0,
      I1 => \FSM_sequential_tc_sm_state[2]_i_4\,
      I2 => \FSM_sequential_tc_sm_state[2]_i_4_0\,
      I3 => tile_config_drp_arb_gnt,
      I4 => \FSM_sequential_tc_sm_state[2]_i_4_1\,
      I5 => \FSM_sequential_tc_sm_state[2]_i_4_2\,
      O => tile_config_drp_arb_gnt_reg_0
    );
bgt_drp_arb_gnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => fsm_cs(2),
      O => bgt_drp_arb_gnt_i
    );
bgt_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bgt_drp_arb_gnt_i,
      Q => bgt_drp_arb_gnt,
      R => adc0_reset_i
    );
bgt_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bgt_drp_arb_gnt_i,
      Q => adc_drp_rdy_bgt,
      R => \user_drp_drdy_i_1__3_n_0\
    );
const_config_drp_arb_gnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => const_config_drp_arb_gnt_i
    );
const_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => const_config_drp_arb_gnt_i,
      Q => const_config_drp_arb_gnt,
      R => adc0_reset_i
    );
const_config_drp_drdy_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => fsm_cs(2),
      O => const_config_drp_drdy_i_1_n_0
    );
const_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => const_config_drp_drdy_i_1_n_0,
      Q => adc0_drprdy_const,
      R => \user_drp_drdy_i_1__3_n_0\
    );
drp_RdAck_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_0\,
      I1 => \^user_drp_drdy_reg_0\,
      I2 => \FSM_onehot_state_reg[3]\,
      I3 => drp_RdAck_r_reg,
      I4 => user_drp_drdy,
      I5 => drp_RdAck_r_reg_0,
      O => user_drp_drdy_reg_1
    );
\drp_drdy_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_3\,
      I1 => \^adc0_drpen_reg\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => adc0_reset_i
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => adc0_reset_i
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => adc0_reset_i
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => adc0_reset_i
    );
dummy_read_den_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => dummy_read_gnt_r,
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => adc0_reset_i
    );
dummy_read_gnt_held_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80BABF8A80"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => user_drp_drdy_reg_2,
      I4 => dummy_read_gnt_held_i_2_n_0,
      I5 => fsm_cs(2),
      O => dummy_read_gnt_held_i_1_n_0
    );
dummy_read_gnt_held_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => dummy_read_gnt_held_i_2_n_0
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt_held_i_1_n_0,
      Q => dummy_read_gnt_held,
      R => adc0_reset_i
    );
dummy_read_gnt_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => fsm_cs(2),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => adc0_reset_i
    );
dummy_read_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => dummy_read_req_i_2_n_0,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_0\,
      I2 => dummy_read_req_reg_0,
      I3 => dummy_read_req_reg_1,
      I4 => bank10_write,
      I5 => \FSM_onehot_state_reg[4]\(0),
      O => dummy_read_req_i_1_n_0
    );
dummy_read_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => user_drp_drdy_reg_2,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      I4 => dummy_read_req,
      I5 => adc0_reset_i,
      O => dummy_read_req_i_2_n_0
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_req_i_1_n_0,
      Q => dummy_read_req,
      R => '0'
    );
por_drp_arb_gnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => fsm_cs(2),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => adc0_por_gnt,
      R => adc0_reset_i
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => adc0_drprdy_por,
      R => \user_drp_drdy_i_1__3_n_0\
    );
rx0_u_adc_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => rx0_u_adc_i_30_n_0,
      I1 => rx0_u_adc_i_31_n_0,
      O => \^fsm_sequential_fsm_cs_reg[2]_3\,
      S => fsm_cs(2)
    );
rx0_u_adc_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_45_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_5,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_0(3),
      O => \FSM_sequential_fsm_cs_reg[2]_4\(3)
    );
rx0_u_adc_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEEAAAAAAAAAA"
    )
        port map (
      I0 => rx0_u_adc_i_47_n_0,
      I1 => rx0_u_adc_2(2),
      I2 => rx0_u_adc_3(2),
      I3 => fsm_cs(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs_reg[2]_4\(2)
    );
rx0_u_adc_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_48_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_1,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_0(1),
      O => \FSM_sequential_fsm_cs_reg[2]_4\(1)
    );
rx0_u_adc_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_50_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_0(0),
      O => \FSM_sequential_fsm_cs_reg[2]_4\(0)
    );
rx0_u_adc_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_52_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_27,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(14),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(15)
    );
rx0_u_adc_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_54_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_26,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(14),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(14)
    );
rx0_u_adc_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_56_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_25,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(13),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(13)
    );
rx0_u_adc_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_58_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_24,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(12),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(12)
    );
rx0_u_adc_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_60_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_23,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(11),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(11)
    );
rx0_u_adc_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_62_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_22,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(10),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(10)
    );
rx0_u_adc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0CCAA0000"
    )
        port map (
      I0 => adc0_drpen_tc,
      I1 => adc0_drpen_const,
      I2 => rx0_u_adc_i_33_n_0,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => fsm_cs(2),
      O => \^adc0_drpen_reg\
    );
rx0_u_adc_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_64_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_21,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(9),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(9)
    );
rx0_u_adc_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_66_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_20,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(8),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(8)
    );
rx0_u_adc_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_68_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_19,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(7),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(7)
    );
rx0_u_adc_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_70_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_18,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(6),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(6)
    );
rx0_u_adc_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_72_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_17,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(5),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(5)
    );
rx0_u_adc_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_74_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_16,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(4),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(4)
    );
rx0_u_adc_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_76_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_15,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(3),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(3)
    );
rx0_u_adc_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_78_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_14,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(2),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(2)
    );
rx0_u_adc_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_80_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_13,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(1),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(1)
    );
rx0_u_adc_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_82_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_11,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_12(0),
      O => \FSM_sequential_fsm_cs_reg[2]_5\(0)
    );
rx0_u_adc_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => rx0_u_adc_i_34_n_0,
      I1 => rx0_u_adc_i_35_n_0,
      O => \FSM_sequential_fsm_cs_reg[2]_4\(10),
      S => fsm_cs(2)
    );
rx0_u_adc_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => adc0_drpen_tc,
      I1 => dummy_read_den,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => adc0_drpen_const,
      O => rx0_u_adc_i_30_n_0
    );
rx0_u_adc_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_den,
      I1 => adc0_drpen_por,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg[4]\(0),
      O => rx0_u_adc_i_31_n_0
    );
rx0_u_adc_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAC00AC00AC00AC0"
    )
        port map (
      I0 => drp_wen,
      I1 => adc0_drpwe_por,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg[4]\(0),
      I5 => bank10_write,
      O => rx0_u_adc_i_33_n_0
    );
rx0_u_adc_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCECCCE"
    )
        port map (
      I0 => rx0_u_adc_3(10),
      I1 => rx0_u_adc_10,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_0(9),
      O => rx0_u_adc_i_34_n_0
    );
rx0_u_adc_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_addr(2),
      I1 => rx0_u_adc_2(8),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_3(10),
      O => rx0_u_adc_i_35_n_0
    );
rx0_u_adc_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCECCCE"
    )
        port map (
      I0 => rx0_u_adc_3(9),
      I1 => rx0_u_adc_10,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_0(8),
      O => rx0_u_adc_i_36_n_0
    );
rx0_u_adc_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_addr(2),
      I1 => rx0_u_adc_2(7),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_3(9),
      O => rx0_u_adc_i_37_n_0
    );
rx0_u_adc_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_addr(2),
      I1 => rx0_u_adc_2(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_3(8),
      O => rx0_u_adc_i_38_n_0
    );
rx0_u_adc_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => rx0_u_adc_i_36_n_0,
      I1 => rx0_u_adc_i_37_n_0,
      O => \FSM_sequential_fsm_cs_reg[2]_4\(9),
      S => fsm_cs(2)
    );
rx0_u_adc_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_addr(1),
      I1 => rx0_u_adc_2(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_3(6),
      O => rx0_u_adc_i_40_n_0
    );
rx0_u_adc_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_addr(0),
      I1 => rx0_u_adc_2(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_3(5),
      O => rx0_u_adc_i_42_n_0
    );
rx0_u_adc_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF83FF80"
    )
        port map (
      I0 => rx0_u_adc_0(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => rx0_u_adc_6,
      I4 => rx0_u_adc_3(4),
      I5 => fsm_cs(2),
      O => rx0_u_adc_i_44_n_0
    );
rx0_u_adc_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_addr(2),
      I1 => rx0_u_adc_2(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_3(3),
      O => rx0_u_adc_i_45_n_0
    );
rx0_u_adc_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF83FF80"
    )
        port map (
      I0 => rx0_u_adc_0(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => rx0_u_adc_4,
      I4 => rx0_u_adc_3(2),
      I5 => fsm_cs(2),
      O => rx0_u_adc_i_47_n_0
    );
rx0_u_adc_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_addr(2),
      I1 => rx0_u_adc_2(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_3(1),
      O => rx0_u_adc_i_48_n_0
    );
rx0_u_adc_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_38_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_9,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_0(7),
      O => \FSM_sequential_fsm_cs_reg[2]_4\(8)
    );
rx0_u_adc_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_addr(0),
      I1 => rx0_u_adc_2(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_3(0),
      O => rx0_u_adc_i_50_n_0
    );
rx0_u_adc_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(15),
      I1 => rx0_u_adc_28(15),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(15),
      O => rx0_u_adc_i_52_n_0
    );
rx0_u_adc_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(14),
      I1 => rx0_u_adc_28(14),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(14),
      O => rx0_u_adc_i_54_n_0
    );
rx0_u_adc_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(13),
      I1 => rx0_u_adc_28(13),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(13),
      O => rx0_u_adc_i_56_n_0
    );
rx0_u_adc_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(12),
      I1 => rx0_u_adc_28(12),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(12),
      O => rx0_u_adc_i_58_n_0
    );
rx0_u_adc_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8010"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => rx0_u_adc_3(7),
      I3 => fsm_cs(2),
      O => \FSM_sequential_fsm_cs_reg[2]_4\(7)
    );
rx0_u_adc_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(11),
      I1 => rx0_u_adc_28(11),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(11),
      O => rx0_u_adc_i_60_n_0
    );
rx0_u_adc_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(10),
      I1 => rx0_u_adc_28(10),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(10),
      O => rx0_u_adc_i_62_n_0
    );
rx0_u_adc_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(9),
      I1 => rx0_u_adc_28(9),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(9),
      O => rx0_u_adc_i_64_n_0
    );
rx0_u_adc_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(8),
      I1 => rx0_u_adc_28(8),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(8),
      O => rx0_u_adc_i_66_n_0
    );
rx0_u_adc_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(7),
      I1 => rx0_u_adc_28(7),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(7),
      O => rx0_u_adc_i_68_n_0
    );
rx0_u_adc_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_40_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_8,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_0(6),
      O => \FSM_sequential_fsm_cs_reg[2]_4\(6)
    );
rx0_u_adc_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(6),
      I1 => rx0_u_adc_28(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(6),
      O => rx0_u_adc_i_70_n_0
    );
rx0_u_adc_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(5),
      I1 => rx0_u_adc_28(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(5),
      O => rx0_u_adc_i_72_n_0
    );
rx0_u_adc_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(4),
      I1 => rx0_u_adc_28(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(4),
      O => rx0_u_adc_i_74_n_0
    );
rx0_u_adc_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(3),
      I1 => rx0_u_adc_28(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(3),
      O => rx0_u_adc_i_76_n_0
    );
rx0_u_adc_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(2),
      I1 => rx0_u_adc_28(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(2),
      O => rx0_u_adc_i_78_n_0
    );
rx0_u_adc_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8B8B8B8B8B8B8"
    )
        port map (
      I0 => rx0_u_adc_i_42_n_0,
      I1 => fsm_cs(2),
      I2 => rx0_u_adc_7,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => rx0_u_adc_0(5),
      O => \FSM_sequential_fsm_cs_reg[2]_4\(5)
    );
rx0_u_adc_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(1),
      I1 => rx0_u_adc_28(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(1),
      O => rx0_u_adc_i_80_n_0
    );
rx0_u_adc_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => drp_di(0),
      I1 => rx0_u_adc_28(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rx0_u_adc_29(0),
      O => rx0_u_adc_i_82_n_0
    );
rx0_u_adc_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAEEAAAAAAAAAA"
    )
        port map (
      I0 => rx0_u_adc_i_44_n_0,
      I1 => rx0_u_adc_2(5),
      I2 => rx0_u_adc_3(4),
      I3 => fsm_cs(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs_reg[2]_4\(4)
    );
tile_config_drp_arb_gnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => fsm_cs(2),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tc_gnt_adc0,
      R => adc0_reset_i
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => adc0_drprdy_tc,
      R => \user_drp_drdy_i_1__3_n_0\
    );
\user_drp_drdy_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => adc0_reset_i,
      I1 => user_drp_drdy_reg_2,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      O => \user_drp_drdy_i_1__3_n_0\
    );
user_drp_drdy_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \^fsm_sequential_fsm_cs_reg[2]_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^fsm_sequential_fsm_cs_reg[2]_0\,
      Q => \^user_drp_drdy_reg_0\,
      R => \user_drp_drdy_i_1__3_n_0\
    );
write_access_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^adc0_drpen_reg\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_3\,
      I2 => write_access,
      O => write_access_i_1_n_0
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => write_access_i_1_n_0,
      Q => write_access,
      R => adc0_reset_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    bank10_write : in STD_LOGIC;
    bank10_read : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control is
  signal \FSM_onehot_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  \FSM_onehot_state_reg[4]_0\(4 downto 0) <= \^fsm_onehot_state_reg[4]_0\(4 downto 0);
\FSM_onehot_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101010FFFFFF10"
    )
        port map (
      I0 => bank10_write,
      I1 => bank10_read,
      I2 => \^fsm_onehot_state_reg[4]_0\(0),
      I3 => \^fsm_onehot_state_reg[4]_0\(3),
      I4 => \^fsm_onehot_state_reg[4]_0\(4),
      I5 => \FSM_onehot_state_reg[0]_0\,
      O => \FSM_onehot_state[0]_i_1__2_n_0\
    );
\FSM_onehot_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(3),
      I1 => \^fsm_onehot_state_reg[4]_0\(4),
      I2 => \^fsm_onehot_state_reg[4]_0\(2),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \^fsm_onehot_state_reg[4]_0\(0),
      O => \FSM_onehot_state[4]_i_1__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state[0]_i_1__2_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(0),
      Q => \^fsm_onehot_state_reg[4]_0\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(1),
      Q => \^fsm_onehot_state_reg[4]_0\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(2),
      Q => \^fsm_onehot_state_reg[4]_0\(3),
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(3),
      Q => \^fsm_onehot_state_reg[4]_0\(4),
      R => SR(0)
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_1,
      Q => access_type_reg_0,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_30 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    adc1_drp_we : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    bank12_write : in STD_LOGIC;
    bank12_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_30 : entity is "project_1_usp_rf_data_converter_0_i_0_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_30 is
  signal \FSM_onehot_state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  \FSM_onehot_state_reg[4]_0\(4 downto 0) <= \^fsm_onehot_state_reg[4]_0\(4 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101010FFFFFF10"
    )
        port map (
      I0 => bank12_write,
      I1 => bank12_read,
      I2 => \^fsm_onehot_state_reg[4]_0\(0),
      I3 => \^fsm_onehot_state_reg[4]_0\(3),
      I4 => \^fsm_onehot_state_reg[4]_0\(4),
      I5 => \FSM_onehot_state_reg[3]_0\,
      O => \FSM_onehot_state[0]_i_1__4_n_0\
    );
\FSM_onehot_state[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(3),
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[4]_0\(2),
      O => \FSM_onehot_state[3]_i_1__2_n_0\
    );
\FSM_onehot_state[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(3),
      I1 => \^fsm_onehot_state_reg[4]_0\(4),
      I2 => \^fsm_onehot_state_reg[4]_0\(2),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \^fsm_onehot_state_reg[4]_0\(0),
      O => \FSM_onehot_state[4]_i_1__1_n_0\
    );
\FSM_onehot_state[4]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(4),
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[4]_0\(2),
      O => \FSM_onehot_state_reg[4]_1\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state[0]_i_1__4_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(0),
      Q => \^fsm_onehot_state_reg[4]_0\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(1),
      Q => \^fsm_onehot_state_reg[4]_0\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state[3]_i_1__2_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(3),
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(2),
      Q => \^fsm_onehot_state_reg[4]_0\(4),
      R => SR(0)
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_1,
      Q => \^access_type_reg_0\,
      R => SR(0)
    );
rx1_u_adc_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(1),
      I1 => bank12_write,
      O => adc1_drp_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_31 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    bank14_write : in STD_LOGIC;
    bank14_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_31 : entity is "project_1_usp_rf_data_converter_0_i_0_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_31 is
  signal \FSM_onehot_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  \FSM_onehot_state_reg[2]_0\(2 downto 0) <= \^fsm_onehot_state_reg[2]_0\(2 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03000300FFFFABAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bank14_read,
      I2 => bank14_write,
      I3 => \^fsm_onehot_state_reg[2]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \FSM_onehot_state_reg[3]_0\,
      O => \FSM_onehot_state[0]_i_1__3_n_0\
    );
\FSM_onehot_state[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[2]_0\(2),
      O => \FSM_onehot_state[3]_i_1__3_n_0\
    );
\FSM_onehot_state[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \^fsm_onehot_state_reg[2]_0\(2),
      I3 => \^fsm_onehot_state_reg[2]_0\(1),
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[4]_i_1__2_n_0\
    );
\FSM_onehot_state[4]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[2]_0\(2),
      O => \FSM_onehot_state_reg[4]_1\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state[0]_i_1__3_n_0\,
      Q => \^fsm_onehot_state_reg[2]_0\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(0),
      Q => \^fsm_onehot_state_reg[2]_0\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(1),
      Q => \^fsm_onehot_state_reg[2]_0\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state[3]_i_1__3_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(2),
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => SR(0)
    );
\FSM_sequential_fsm_cs[2]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => bank14_write,
      I3 => bank14_read,
      O => \FSM_onehot_state_reg[4]_0\
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_1,
      Q => \^access_type_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_32 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \drp_addr_reg[0]\ : out STD_LOGIC;
    \drp_addr_reg[7]\ : out STD_LOGIC;
    \drp_addr_reg[8]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    bank16_write : in STD_LOGIC;
    bank16_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_32 : entity is "project_1_usp_rf_data_converter_0_i_0_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_32 is
  signal \FSM_onehot_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_9\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_9__0\ : label is "soft_lutpair183";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  \FSM_onehot_state_reg[2]_0\(2 downto 0) <= \^fsm_onehot_state_reg[2]_0\(2 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03000300FFFFABAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bank16_read,
      I2 => bank16_write,
      I3 => \^fsm_onehot_state_reg[2]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \FSM_onehot_state_reg[3]_0\,
      O => \FSM_onehot_state[0]_i_1__1_n_0\
    );
\FSM_onehot_state[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[2]_0\(2),
      O => \FSM_onehot_state[3]_i_1__4_n_0\
    );
\FSM_onehot_state[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \^fsm_onehot_state_reg[2]_0\(2),
      I3 => \^fsm_onehot_state_reg[2]_0\(1),
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[4]_i_1__3_n_0\
    );
\FSM_onehot_state[4]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[2]_0\(2),
      O => \FSM_onehot_state_reg[4]_1\
    );
\FSM_onehot_state[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033300003CC40000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_onehot_state[4]_i_9__0_n_0\,
      I5 => Q(3),
      O => \drp_addr_reg[0]\
    );
\FSM_onehot_state[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(9),
      I5 => Q(8),
      O => \drp_addr_reg[8]\
    );
\FSM_onehot_state[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(3),
      O => \drp_addr_reg[7]\
    );
\FSM_onehot_state[4]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \FSM_onehot_state[4]_i_9__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state[0]_i_1__1_n_0\,
      Q => \^fsm_onehot_state_reg[2]_0\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(0),
      Q => \^fsm_onehot_state_reg[2]_0\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(1),
      Q => \^fsm_onehot_state_reg[2]_0\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state[3]_i_1__4_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(2),
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => SR(0)
    );
\FSM_sequential_fsm_cs[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => bank16_write,
      I3 => bank16_read,
      O => \FSM_onehot_state_reg[4]_0\
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_1,
      Q => \^access_type_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_33 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \drp_addr_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dummy_read_req_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank2_write : in STD_LOGIC;
    bank2_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    dac0_drp_rdy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_33 : entity is "project_1_usp_rf_data_converter_0_i_0_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_33 is
  signal \FSM_onehot_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^access_type_reg_0\ : STD_LOGIC;
  signal dac0_drp_we : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  \FSM_onehot_state_reg[4]_0\(4 downto 0) <= \^fsm_onehot_state_reg[4]_0\(4 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1010FF101010"
    )
        port map (
      I0 => bank2_write,
      I1 => bank2_read,
      I2 => \^fsm_onehot_state_reg[4]_0\(0),
      I3 => \^fsm_onehot_state_reg[4]_0\(3),
      I4 => \FSM_onehot_state_reg[3]_0\,
      I5 => \^fsm_onehot_state_reg[4]_0\(4),
      O => \FSM_onehot_state[0]_i_1__0_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(3),
      I2 => \^access_type_reg_0\,
      I3 => dac0_drp_rdy,
      I4 => \^fsm_onehot_state_reg[4]_0\(2),
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(3),
      I1 => \^fsm_onehot_state_reg[4]_0\(4),
      I2 => \^fsm_onehot_state_reg[4]_0\(2),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \^fsm_onehot_state_reg[4]_0\(0),
      O => \FSM_onehot_state[4]_i_2__0_n_0\
    );
\FSM_onehot_state[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(4),
      I2 => \^access_type_reg_0\,
      I3 => dac0_drp_rdy,
      I4 => \^fsm_onehot_state_reg[4]_0\(2),
      O => \FSM_onehot_state_reg[4]_1\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__0_n_0\,
      D => \FSM_onehot_state[0]_i_1__0_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__0_n_0\,
      D => D(0),
      Q => \^fsm_onehot_state_reg[4]_0\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__0_n_0\,
      D => D(1),
      Q => \^fsm_onehot_state_reg[4]_0\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__0_n_0\,
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(3),
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__0_n_0\,
      D => D(2),
      Q => \^fsm_onehot_state_reg[4]_0\(4),
      R => SR(0)
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_1,
      Q => \^access_type_reg_0\,
      R => SR(0)
    );
\dummy_read_req_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => dac0_drp_we,
      I3 => Q(0),
      I4 => Q(3),
      I5 => dummy_read_req_reg(0),
      O => \drp_addr_reg[3]\
    );
\dummy_read_req_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(1),
      I1 => bank2_write,
      O => dac0_drp_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_34 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \drp_addr_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bank4_write : in STD_LOGIC;
    bank4_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    user_drp_drdy : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_34 : entity is "project_1_usp_rf_data_converter_0_i_0_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_34 is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  \FSM_onehot_state_reg[2]_0\(2 downto 0) <= \^fsm_onehot_state_reg[2]_0\(2 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03000300FFFFABAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bank4_read,
      I2 => bank4_write,
      I3 => \^fsm_onehot_state_reg[2]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \FSM_onehot_state_reg[3]_0\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \^access_type_reg_0\,
      I3 => user_drp_drdy,
      I4 => \^fsm_onehot_state_reg[2]_0\(2),
      O => \FSM_onehot_state[3]_i_1__0_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \^fsm_onehot_state_reg[2]_0\(2),
      I3 => \^fsm_onehot_state_reg[2]_0\(1),
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000883F300000"
    )
        port map (
      I0 => \FSM_onehot_state[4]_i_11_n_0\,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(4),
      I5 => Q(2),
      O => \drp_addr_reg[0]\
    );
\FSM_onehot_state[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(5),
      O => \FSM_onehot_state[4]_i_11_n_0\
    );
\FSM_onehot_state[4]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => \^access_type_reg_0\,
      I3 => user_drp_drdy,
      I4 => \^fsm_onehot_state_reg[2]_0\(2),
      O => \FSM_onehot_state_reg[4]_1\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[2]_0\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(0),
      Q => \^fsm_onehot_state_reg[2]_0\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(1),
      Q => \^fsm_onehot_state_reg[2]_0\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      D => \FSM_onehot_state[3]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(2),
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => SR(0)
    );
\FSM_sequential_fsm_cs[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => bank4_write,
      I3 => bank4_read,
      O => \FSM_onehot_state_reg[4]_0\
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_1,
      Q => \^access_type_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : out STD_LOGIC;
    read_ack_tog_reg_2 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    axi_RdAck_reg_1 : in STD_LOGIC;
    axi_RdAck_reg_2 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack is
  signal axi_read_req_r : STD_LOGIC;
  signal axi_read_req_tog : STD_LOGIC;
  signal \axi_read_req_tog_i_1__19_n_0\ : STD_LOGIC;
  signal read_ack_tog : STD_LOGIC;
  signal read_ack_tog_r : STD_LOGIC;
begin
axi_RdAck_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => read_ack_tog,
      I1 => read_ack_tog_r,
      I2 => axi_RdAck_reg,
      I3 => axi_RdAck_reg_0,
      I4 => axi_RdAck_reg_1,
      I5 => axi_RdAck_reg_2,
      O => read_ack_tog_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_2
    );
\axi_read_req_tog_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog,
      O => \axi_read_req_tog_i_1__19_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__19_n_0\,
      Q => axi_read_req_tog,
      R => read_ack_tog_reg_2
    );
axi_timeout_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => read_ack_tog,
      I1 => read_ack_tog_r,
      I2 => s_axi_aresetn,
      O => read_ack_tog_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog,
      Q => read_ack_tog_r,
      R => read_ack_tog_reg_2
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog,
      Q => read_ack_tog,
      R => read_ack_tog_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_10 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_10 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_10 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__0_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_1
    );
\axi_read_req_tog_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__0_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__0_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => read_ack_tog_r_reg_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_11 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_11 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_11 is
  signal axi_read_req_r : STD_LOGIC;
  signal axi_read_req_tog_i_1_n_0 : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_1
    );
axi_read_req_tog_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => axi_read_req_tog_i_1_n_0
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_i_1_n_0,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => read_ack_tog_r_reg_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_12 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    dac0_powerup_state_out_reg : out STD_LOGIC;
    read_ack_tog_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    dac0_powerup_state_irq : in STD_LOGIC;
    dac0_powerup_state_out_reg_0 : in STD_LOGIC;
    dac0_powerup_state_out_reg_1 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    dac0_powerup_state_out_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_12 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_12 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__3_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal dac0_powerup_state_ack : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_1
    );
\axi_read_req_tog_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__3_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__3_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_reg_1
    );
dac0_powerup_state_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA00"
    )
        port map (
      I0 => dac0_powerup_state_irq,
      I1 => dac0_powerup_state_out_reg_0,
      I2 => dac0_powerup_state_out_reg_1,
      I3 => s_axi_aresetn,
      I4 => dac0_powerup_state_out_reg_2,
      I5 => dac0_powerup_state_ack,
      O => dac0_powerup_state_out_reg
    );
dac0_powerup_state_out_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^read_ack_tog_reg_0\,
      I1 => \^read_ack_tog_r_reg_0\,
      O => dac0_powerup_state_ack
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => read_ack_tog_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_13 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_13 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_13 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__2_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_1
    );
\axi_read_req_tog_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__2_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__2_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => read_ack_tog_r_reg_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_14 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    adc00_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    axi_RdAck_reg_1 : in STD_LOGIC;
    adc00_overvol_irq : in STD_LOGIC;
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc0_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_14 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_14 is
  signal axi_read_req_r : STD_LOGIC;
  signal axi_read_req_tog : STD_LOGIC;
  signal \axi_read_req_tog_i_1__11_n_0\ : STD_LOGIC;
  signal read_ack_tog_0 : STD_LOGIC;
  signal read_ack_tog_r_1 : STD_LOGIC;
begin
adc00_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc00_overvol_irq,
      I1 => adc00_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_1,
      I4 => read_ack_tog_0,
      I5 => adc0_done,
      O => adc00_overvol_out_reg
    );
axi_RdAck_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => axi_RdAck_reg,
      I1 => axi_RdAck_reg_0,
      I2 => read_ack_tog_0,
      I3 => read_ack_tog_r_1,
      I4 => axi_RdAck_reg_1,
      O => read_ack_tog_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog,
      O => \axi_read_req_tog_i_1__11_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__11_n_0\,
      Q => axi_read_req_tog,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_0,
      Q => read_ack_tog_r_1,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog,
      Q => read_ack_tog_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_15 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc01_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc01_overvol_irq : in STD_LOGIC;
    adc01_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc0_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_15 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_15 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__18_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
adc01_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc01_overvol_irq,
      I1 => adc01_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => \^read_ack_tog_r_reg_0\,
      I4 => \^read_ack_tog_reg_0\,
      I5 => adc0_done,
      O => adc01_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__18_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__18_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_16 is
  port (
    axi_read_req_r : out STD_LOGIC;
    axi_read_req_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_0 : out STD_LOGIC;
    adc02_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    axi_RdAck_reg_1 : in STD_LOGIC;
    axi_RdAck_reg_2 : in STD_LOGIC;
    adc02_overvol_irq : in STD_LOGIC;
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc0_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_16 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_16 is
  signal \^axi_read_req_tog_reg_0\ : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
  axi_read_req_tog_reg_0 <= \^axi_read_req_tog_reg_0\;
adc02_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc02_overvol_irq,
      I1 => adc02_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc0_done,
      O => adc02_overvol_out_reg
    );
axi_RdAck_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => read_ack_tog_reg_n_0,
      I1 => read_ack_tog_r_reg_n_0,
      I2 => axi_RdAck_reg,
      I3 => axi_RdAck_reg_0,
      I4 => axi_RdAck_reg_1,
      I5 => axi_RdAck_reg_2,
      O => read_ack_tog_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_1,
      Q => \^axi_read_req_tog_reg_0\,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^axi_read_req_tog_reg_0\,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_17 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    adc03_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    axi_RdAck_reg_1 : in STD_LOGIC;
    adc03_overvol_irq : in STD_LOGIC;
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc0_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_17 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_17 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__7_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc03_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc03_overvol_irq,
      I1 => adc03_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc0_done,
      O => adc03_overvol_out_reg
    );
axi_RdAck_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => axi_RdAck_reg,
      I1 => axi_RdAck_reg_0,
      I2 => read_ack_tog_reg_n_0,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => axi_RdAck_reg_1,
      O => read_ack_tog_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__7_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__7_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_18 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    adc10_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    axi_RdAck_reg_1 : in STD_LOGIC;
    adc10_overvol_irq : in STD_LOGIC;
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc10_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_18 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_18 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__10_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc10_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc10_overvol_irq,
      I1 => adc10_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc10_overvol_out_reg_0,
      O => adc10_overvol_out_reg
    );
axi_RdAck_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => read_ack_tog_reg_n_0,
      I1 => read_ack_tog_r_reg_n_0,
      I2 => axi_RdAck_reg,
      I3 => axi_RdAck_reg_0,
      I4 => axi_RdAck_reg_1,
      O => read_ack_tog_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__10_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__10_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_19 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc11_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_7 : in STD_LOGIC;
    axi_RdAck_i_7_0 : in STD_LOGIC;
    adc11_overvol_irq : in STD_LOGIC;
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc11_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_19 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_19 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__17_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc11_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc11_overvol_irq,
      I1 => adc11_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc11_overvol_out_reg_0,
      O => adc11_overvol_out_reg
    );
axi_RdAck_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_ack_tog_r_reg_n_0,
      I1 => read_ack_tog_reg_n_0,
      I2 => axi_RdAck_i_7,
      I3 => axi_RdAck_i_7_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__17_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__17_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_20 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc12_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc12_overvol_irq : in STD_LOGIC;
    adc12_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc12_overvol_out_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_20 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_20 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__14_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
adc12_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc12_overvol_irq,
      I1 => adc12_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => \^read_ack_tog_r_reg_0\,
      I4 => \^read_ack_tog_reg_0\,
      I5 => adc12_overvol_out_reg_0,
      O => adc12_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__14_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__14_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_21 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc13_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc13_overvol_irq : in STD_LOGIC;
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc13_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_21 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_21 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__6_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
adc13_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc13_overvol_irq,
      I1 => adc13_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => \^read_ack_tog_r_reg_0\,
      I4 => \^read_ack_tog_reg_0\,
      I5 => adc13_overvol_out_reg_0,
      O => adc13_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__6_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__6_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_22 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc20_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_4 : in STD_LOGIC;
    axi_RdAck_i_4_0 : in STD_LOGIC;
    adc20_overvol_irq : in STD_LOGIC;
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc20_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_22 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_22 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__9_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc20_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc20_overvol_irq,
      I1 => adc20_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc20_overvol_out_reg_0,
      O => adc20_overvol_out_reg
    );
axi_RdAck_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_ack_tog_r_reg_n_0,
      I1 => read_ack_tog_reg_n_0,
      I2 => axi_RdAck_i_4,
      I3 => axi_RdAck_i_4_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__9_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__9_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_23 is
  port (
    adc21_overvol_out_reg : out STD_LOGIC;
    adc21_overvol_ack : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc21_overvol_irq : in STD_LOGIC;
    adc21_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc21_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_23 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_23 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__16_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc21_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc21_overvol_irq,
      I1 => adc21_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc21_overvol_out_reg_0,
      O => adc21_overvol_out_reg
    );
axi_RdAck_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => read_ack_tog_reg_n_0,
      I1 => read_ack_tog_r_reg_n_0,
      O => adc21_overvol_ack
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__16_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__16_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_24 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc22_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_6 : in STD_LOGIC;
    axi_RdAck_i_6_0 : in STD_LOGIC;
    adc22_overvol_irq : in STD_LOGIC;
    adc22_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc22_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_24 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_24 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__13_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc22_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc22_overvol_irq,
      I1 => adc22_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc22_overvol_out_reg_0,
      O => adc22_overvol_out_reg
    );
axi_RdAck_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_ack_tog_r_reg_n_0,
      I1 => read_ack_tog_reg_n_0,
      I2 => axi_RdAck_i_6,
      I3 => axi_RdAck_i_6_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__13_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__13_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_25 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc23_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc23_overvol_irq : in STD_LOGIC;
    adc23_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc23_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_25 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_25 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__5_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
adc23_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc23_overvol_irq,
      I1 => adc23_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => \^read_ack_tog_r_reg_0\,
      I4 => \^read_ack_tog_reg_0\,
      I5 => adc23_overvol_out_reg_0,
      O => adc23_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__5_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__5_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_26 is
  port (
    axi_RdAck0 : out STD_LOGIC;
    adc30_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    axi_RdAck_reg_1 : in STD_LOGIC;
    axi_RdAck_reg_2 : in STD_LOGIC;
    axi_RdAck_reg_3 : in STD_LOGIC;
    read_ack_tog : in STD_LOGIC;
    read_ack_tog_r : in STD_LOGIC;
    axi_RdAck_r : in STD_LOGIC;
    adc21_overvol_ack : in STD_LOGIC;
    adc30_overvol_irq : in STD_LOGIC;
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc30_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_26 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_26 is
  signal axi_RdAck_i_3_n_0 : STD_LOGIC;
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__8_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc30_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc30_overvol_irq,
      I1 => adc30_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc30_overvol_out_reg_0,
      O => adc30_overvol_out_reg
    );
axi_RdAck_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => axi_RdAck_reg,
      I1 => axi_RdAck_i_3_n_0,
      I2 => axi_RdAck_reg_0,
      I3 => axi_RdAck_reg_1,
      I4 => axi_RdAck_reg_2,
      I5 => axi_RdAck_reg_3,
      O => axi_RdAck0
    );
axi_RdAck_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => read_ack_tog,
      I1 => read_ack_tog_r,
      I2 => read_ack_tog_reg_n_0,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => axi_RdAck_r,
      I5 => adc21_overvol_ack,
      O => axi_RdAck_i_3_n_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__8_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__8_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_27 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc31_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_5 : in STD_LOGIC;
    axi_RdAck_i_5_0 : in STD_LOGIC;
    adc31_overvol_irq : in STD_LOGIC;
    adc31_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc31_overvol_out_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_27 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_27 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__15_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc31_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc31_overvol_irq,
      I1 => adc31_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc31_overvol_out_reg_0,
      O => adc31_overvol_out_reg
    );
axi_RdAck_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_ack_tog_r_reg_n_0,
      I1 => read_ack_tog_reg_n_0,
      I2 => axi_RdAck_i_5,
      I3 => axi_RdAck_i_5_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__15_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__15_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_28 is
  port (
    adc32_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc32_overvol_irq : in STD_LOGIC;
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc32_overvol_out_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_28 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_28 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__12_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc32_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc32_overvol_irq,
      I1 => adc32_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc32_overvol_out_reg_0,
      O => adc32_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__12_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__12_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_29 is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc33_overvol_out_reg : out STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    axi_RdAck_i_7 : in STD_LOGIC;
    axi_RdAck_i_7_0 : in STD_LOGIC;
    adc33_overvol_irq : in STD_LOGIC;
    adc33_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc33_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_29 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_29 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__4_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
begin
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
adc33_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc33_overvol_irq,
      I1 => adc33_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc33_overvol_out_reg_0,
      O => adc33_overvol_out_reg
    );
axi_RdAck_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_ack_tog_r_reg_n_0,
      I1 => read_ack_tog_reg_n_0,
      I2 => axi_RdAck_i_7,
      I3 => axi_RdAck_i_7_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => \^s_axi_aresetn_0\
    );
\axi_read_req_tog_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__4_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__4_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => \^s_axi_aresetn_0\
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => \^s_axi_aresetn_0\
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => \^s_axi_aresetn_0\
    );
s_axi_awready_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_8 is
  port (
    axi_read_req_r : out STD_LOGIC;
    read_ack_tog : out STD_LOGIC;
    axi_read_req_tog : out STD_LOGIC;
    read_ack_tog_r : out STD_LOGIC;
    adc0_powerup_state_out_reg : out STD_LOGIC;
    read_ack_tog_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    adc0_powerup_state_irq : in STD_LOGIC;
    adc0_powerup_state_interrupt : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    adc0_powerup_state_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_8 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_8 is
  signal \^axi_read_req_tog\ : STD_LOGIC;
  signal \^read_ack_tog\ : STD_LOGIC;
  signal \^read_ack_tog_r\ : STD_LOGIC;
begin
  axi_read_req_tog <= \^axi_read_req_tog\;
  read_ack_tog <= \^read_ack_tog\;
  read_ack_tog_r <= \^read_ack_tog_r\;
adc0_powerup_state_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E00000000000E0"
    )
        port map (
      I0 => adc0_powerup_state_irq,
      I1 => adc0_powerup_state_interrupt,
      I2 => s_axi_aresetn,
      I3 => adc0_powerup_state_out_reg_0,
      I4 => \^read_ack_tog_r\,
      I5 => \^read_ack_tog\,
      O => adc0_powerup_state_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_0
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_0,
      Q => \^axi_read_req_tog\,
      R => read_ack_tog_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog\,
      Q => \^read_ack_tog_r\,
      R => read_ack_tog_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^axi_read_req_tog\,
      Q => \^read_ack_tog\,
      R => read_ack_tog_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_9 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_9 : entity is "project_1_usp_rf_data_converter_0_i_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_9 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__1_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_1
    );
\axi_read_req_tog_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__1_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__1_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => read_ack_tog_r_reg_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled is
  port (
    adc1_drpen_por : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    adc1_drpwe_por : out STD_LOGIC;
    adc1_por_req : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_drpaddr_por : out STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    adc1_por_gnt : in STD_LOGIC;
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_en_count_reg[0]_0\ : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    adc1_drprdy_por : in STD_LOGIC;
    done_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled is
  signal \FSM_onehot_por_sm_state[11]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \^adc1_drpaddr_por\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc1_por_req\ : STD_LOGIC;
  signal \clock_en_count[5]_i_1__0_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__0_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__0_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal \done_i_1__1_n_0\ : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1_n_0\ : STD_LOGIC;
  signal drpen_por_i_1_n_0 : STD_LOGIC;
  signal drpen_por_i_2_n_0 : STD_LOGIC;
  signal \enable_clock_en_i_1__0_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_3_in\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__0_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__0_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal \por_timer_start_i_1__0_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \status[1]_i_1_n_0\ : STD_LOGIC;
  signal \status[3]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[11]_i_4\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_1\ : label is "soft_lutpair438";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \clock_en_i_2__0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_1__0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of drpen_por_i_2 : label is "soft_lutpair436";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[0]_i_2__0\ : label is 16;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[16]_i_1__0\ : label is 16;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[8]_i_1__0\ : label is 16;
  attribute SOFT_HLUTNM of \status[1]_i_1\ : label is "soft_lutpair438";
begin
  \FSM_onehot_por_sm_state_reg[6]_0\(0) <= \^fsm_onehot_por_sm_state_reg[6]_0\(0);
  adc1_drpaddr_por(0) <= \^adc1_drpaddr_por\(0);
  adc1_por_req <= \^adc1_por_req\;
  done_reg_0 <= \^done_reg_0\;
  p_3_in <= \^p_3_in\;
\FSM_onehot_por_sm_state[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \clock_en_count_reg[0]_0\,
      O => \^p_3_in\
    );
\FSM_onehot_por_sm_state[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_3_n_0\,
      I1 => \FSM_onehot_por_sm_state[11]_i_4_n_0\,
      I2 => adc1_drprdy_por,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => done_reg_1,
      I2 => \por_timer_count[0]_i_4__0_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I4 => por_timer_count_reg(0),
      I5 => \por_timer_count[0]_i_3__0_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_5_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      I3 => done_reg_1,
      I4 => drpen_por_i_2_n_0,
      O => \FSM_onehot_por_sm_state[11]_i_4_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => por_gnt_r,
      I1 => adc1_por_gnt,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[11]_i_5_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      O => \FSM_onehot_por_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \FSM_onehot_por_sm_state[4]_i_1_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => '0',
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_3_in\
    );
\clock_en_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => \p_0_in__0\(0)
    );
\clock_en_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_en_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_en_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      O => \p_0_in__0\(3)
    );
\clock_en_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \p_0_in__0\(4)
    );
\clock_en_count[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \clock_en_count_reg[0]_0\,
      I1 => Q(0),
      I2 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => \p_0_in__0\(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_3_in\,
      I2 => clock_en_count_reg(4),
      I3 => \clock_en_i_2__0_n_0\,
      I4 => clock_en_count_reg(3),
      I5 => clock_en_count_reg(5),
      O => \clock_en_i_1__0_n_0\
    );
\clock_en_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      O => \clock_en_i_2__0_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__0_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
\done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => done_reg_1,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \^done_reg_0\,
      O => \done_i_1__1_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__1_n_0\,
      Q => \^done_reg_0\,
      R => \^p_3_in\
    );
\drpaddr_por[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I3 => \^adc1_drpaddr_por\(0),
      O => \drpaddr_por[10]_i_1__0_n_0\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \drpaddr_por[10]_i_1__0_n_0\,
      Q => \^adc1_drpaddr_por\(0),
      R => \^p_3_in\
    );
\drpdi_por[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \drpdi_por[15]_i_1_n_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(0),
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_3_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(10),
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_3_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(11),
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_3_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(12),
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_3_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(13),
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_3_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(14),
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_3_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => \drpdi_por[15]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_3_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(1),
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_3_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(2),
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_3_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(3),
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_3_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(4),
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_3_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(5),
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_3_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(6),
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_3_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(7),
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_3_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(8),
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_3_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(9),
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_3_in\
    );
drpen_por_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => drpen_por_i_1_n_0
    );
drpen_por_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => drpen_por_i_2_n_0
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drpen_por_i_1_n_0,
      D => drpen_por_i_2_n_0,
      Q => adc1_drpen_por,
      R => \^p_3_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drpen_por_i_1_n_0,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => adc1_drpwe_por,
      R => \^p_3_in\
    );
\enable_clock_en_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => done_reg_1,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_por_sm_state[11]_i_3_n_0\,
      I3 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__0_n_0\
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__0_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_3_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_por_gnt,
      Q => por_gnt_r,
      R => \^p_3_in\
    );
\por_req_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => adc1_drprdy_por,
      I3 => \^adc1_por_req\,
      O => \por_req_i_1__0_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__0_n_0\,
      Q => \^adc1_por_req\,
      R => \^p_3_in\
    );
\por_timer_count[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10__0_n_0\
    );
\por_timer_count[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11__0_n_0\
    );
\por_timer_count[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12_n_0\
    );
\por_timer_count[0]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__0_n_0\
    );
\por_timer_count[0]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__0_n_0\
    );
\por_timer_count[0]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__0_n_0\
    );
\por_timer_count[0]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__0_n_0\
    );
\por_timer_count[0]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__0_n_0\
    );
\por_timer_count[0]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__0_n_0\
    );
\por_timer_count[0]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__0_n_0\
    );
\por_timer_count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3__0_n_0\,
      I2 => \por_timer_count[0]_i_4__0_n_0\,
      I3 => por_timer_count_reg(0),
      I4 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1__0_n_0\
    );
\por_timer_count[0]_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__1_n_0\
    );
\por_timer_count[0]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(23),
      I1 => por_timer_count_reg(20),
      I2 => por_timer_count_reg(22),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_21__0_n_0\
    );
\por_timer_count[0]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(8),
      I4 => \por_timer_count[0]_i_24__0_n_0\,
      O => \por_timer_count[0]_i_22__0_n_0\
    );
\por_timer_count[0]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(3),
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_23__0_n_0\
    );
\por_timer_count[0]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(12),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(13),
      O => \por_timer_count[0]_i_24__0_n_0\
    );
\por_timer_count[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_21__0_n_0\,
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(16),
      I3 => por_timer_count_reg(18),
      I4 => por_timer_count_reg(17),
      I5 => \por_timer_count[0]_i_22__0_n_0\,
      O => \por_timer_count[0]_i_3__0_n_0\
    );
\por_timer_count[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(6),
      I2 => por_timer_count_reg(2),
      I3 => \por_timer_count[0]_i_23__0_n_0\,
      O => \por_timer_count[0]_i_4__0_n_0\
    );
\por_timer_count[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5__0_n_0\
    );
\por_timer_count[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_6__0_n_0\
    );
\por_timer_count[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_7__0_n_0\
    );
\por_timer_count[0]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8__0_n_0\
    );
\por_timer_count[0]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_9__0_n_0\
    );
\por_timer_count[16]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__0_n_0\
    );
\por_timer_count[16]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__0_n_0\
    );
\por_timer_count[16]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__0_n_0\
    );
\por_timer_count[16]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__0_n_0\
    );
\por_timer_count[16]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__0_n_0\
    );
\por_timer_count[16]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__0_n_0\
    );
\por_timer_count[16]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__0_n_0\
    );
\por_timer_count[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_2__0_n_0\
    );
\por_timer_count[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_3__0_n_0\
    );
\por_timer_count[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_4__0_n_0\
    );
\por_timer_count[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_5__0_n_0\
    );
\por_timer_count[16]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_6__0_n_0\
    );
\por_timer_count[16]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_7__0_n_0\
    );
\por_timer_count[16]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_8__0_n_0\
    );
\por_timer_count[16]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(23),
      O => \por_timer_count[16]_i_9__0_n_0\
    );
\por_timer_count[8]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__0_n_0\
    );
\por_timer_count[8]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__0_n_0\
    );
\por_timer_count[8]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__0_n_0\
    );
\por_timer_count[8]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__0_n_0\
    );
\por_timer_count[8]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__0_n_0\
    );
\por_timer_count[8]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__0_n_0\
    );
\por_timer_count[8]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__0_n_0\
    );
\por_timer_count[8]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__0_n_0\
    );
\por_timer_count[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__0_n_0\
    );
\por_timer_count[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_3__0_n_0\
    );
\por_timer_count[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_4__0_n_0\
    );
\por_timer_count[8]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__0_n_0\
    );
\por_timer_count[8]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__0_n_0\
    );
\por_timer_count[8]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_7__0_n_0\
    );
\por_timer_count[8]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_8__0_n_0\
    );
\por_timer_count[8]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_9__0_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_3_in\
    );
\por_timer_count_reg[0]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__0_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__0_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__0_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__0_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__0_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__0_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__0_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__0_n_7\,
      DI(7) => \por_timer_count[0]_i_5__0_n_0\,
      DI(6) => \por_timer_count[0]_i_6__0_n_0\,
      DI(5) => \por_timer_count[0]_i_7__0_n_0\,
      DI(4) => \por_timer_count[0]_i_8__0_n_0\,
      DI(3) => \por_timer_count[0]_i_9__0_n_0\,
      DI(2) => \por_timer_count[0]_i_10__0_n_0\,
      DI(1) => \por_timer_count[0]_i_11__0_n_0\,
      DI(0) => \por_timer_count[0]_i_12_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__0_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__0_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__0_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__0_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__0_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__0_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__0_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__0_n_15\,
      S(7) => \por_timer_count[0]_i_13__0_n_0\,
      S(6) => \por_timer_count[0]_i_14__0_n_0\,
      S(5) => \por_timer_count[0]_i_15__0_n_0\,
      S(4) => \por_timer_count[0]_i_16__0_n_0\,
      S(3) => \por_timer_count[0]_i_17__0_n_0\,
      S(2) => \por_timer_count[0]_i_18__0_n_0\,
      S(1) => \por_timer_count[0]_i_19__0_n_0\,
      S(0) => \por_timer_count[0]_i_20__1_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_3_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_3_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_3_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_3_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_3_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_3_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_3_in\
    );
\por_timer_count_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__0_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__0_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__0_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__0_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__0_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__0_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__0_n_0\,
      DI(5) => \por_timer_count[16]_i_3__0_n_0\,
      DI(4) => \por_timer_count[16]_i_4__0_n_0\,
      DI(3) => \por_timer_count[16]_i_5__0_n_0\,
      DI(2) => \por_timer_count[16]_i_6__0_n_0\,
      DI(1) => \por_timer_count[16]_i_7__0_n_0\,
      DI(0) => \por_timer_count[16]_i_8__0_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__0_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__0_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__0_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__0_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__0_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__0_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__0_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__0_n_15\,
      S(7) => \por_timer_count[16]_i_9__0_n_0\,
      S(6) => \por_timer_count[16]_i_10__0_n_0\,
      S(5) => \por_timer_count[16]_i_11__0_n_0\,
      S(4) => \por_timer_count[16]_i_12__0_n_0\,
      S(3) => \por_timer_count[16]_i_13__0_n_0\,
      S(2) => \por_timer_count[16]_i_14__0_n_0\,
      S(1) => \por_timer_count[16]_i_15__0_n_0\,
      S(0) => \por_timer_count[16]_i_16__0_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_3_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_3_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_3_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_3_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_3_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_3_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_3_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_3_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_3_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_3_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_3_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_3_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_3_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_3_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_3_in\
    );
\por_timer_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__0_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__0_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__0_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__0_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__0_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__0_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__0_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__0_n_7\,
      DI(7) => \por_timer_count[8]_i_2__0_n_0\,
      DI(6) => \por_timer_count[8]_i_3__0_n_0\,
      DI(5) => \por_timer_count[8]_i_4__0_n_0\,
      DI(4) => \por_timer_count[8]_i_5__0_n_0\,
      DI(3) => \por_timer_count[8]_i_6__0_n_0\,
      DI(2) => \por_timer_count[8]_i_7__0_n_0\,
      DI(1) => \por_timer_count[8]_i_8__0_n_0\,
      DI(0) => \por_timer_count[8]_i_9__0_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__0_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__0_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__0_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__0_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__0_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__0_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__0_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__0_n_15\,
      S(7) => \por_timer_count[8]_i_10__0_n_0\,
      S(6) => \por_timer_count[8]_i_11__0_n_0\,
      S(5) => \por_timer_count[8]_i_12__0_n_0\,
      S(4) => \por_timer_count[8]_i_13__0_n_0\,
      S(3) => \por_timer_count[8]_i_14__0_n_0\,
      S(2) => \por_timer_count[8]_i_15__0_n_0\,
      S(1) => \por_timer_count[8]_i_16__0_n_0\,
      S(0) => \por_timer_count[8]_i_17__0_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_3_in\
    );
\por_timer_start_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => done_reg_1,
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__0_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__0_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_3_in\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(0),
      Q => rdata(0),
      R => \^p_3_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(10),
      Q => rdata(10),
      R => \^p_3_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(11),
      Q => rdata(11),
      R => \^p_3_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(12),
      Q => rdata(12),
      R => \^p_3_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(13),
      Q => rdata(13),
      R => \^p_3_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(14),
      Q => rdata(14),
      R => \^p_3_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(15),
      Q => p_0_in,
      R => \^p_3_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(1),
      Q => rdata(1),
      R => \^p_3_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(2),
      Q => rdata(2),
      R => \^p_3_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(3),
      Q => rdata(3),
      R => \^p_3_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(4),
      Q => rdata(4),
      R => \^p_3_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(5),
      Q => rdata(5),
      R => \^p_3_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(6),
      Q => rdata(6),
      R => \^p_3_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(7),
      Q => rdata(7),
      R => \^p_3_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(8),
      Q => rdata(8),
      R => \^p_3_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(9),
      Q => rdata(9),
      R => \^p_3_in\
    );
\status[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \status[1]_i_1_n_0\
    );
\status[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8FFF8"
    )
        port map (
      I0 => tile_config_done,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I4 => p_0_in,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \status[3]_i_1_n_0\
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_1_n_0\,
      D => \status[1]_i_1_n_0\,
      Q => status(0),
      R => \^p_3_in\
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_1_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      Q => status(1),
      R => \^p_3_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled_6 is
  port (
    adc2_drpen_por : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    adc2_drpwe_por : out STD_LOGIC;
    adc2_por_req : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_drpaddr_por : out STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \status_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    adc2_por_gnt : in STD_LOGIC;
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_en_count_reg[0]_0\ : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    adc2_drprdy_por : in STD_LOGIC;
    done_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled_6 : entity is "project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled_6 is
  signal \FSM_onehot_por_sm_state[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \^adc2_drpaddr_por\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc2_por_req\ : STD_LOGIC;
  signal \clock_en_count[5]_i_1__1_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__1_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__1_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal \done_i_1__2_n_0\ : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpen_por_i_1__0_n_0\ : STD_LOGIC;
  signal \drpen_por_i_2__0_n_0\ : STD_LOGIC;
  signal \enable_clock_en_i_1__1_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_4_in\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__1_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__1_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal \por_timer_start_i_1__1_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \status[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \status[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[11]_i_4__0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_1__0\ : label is "soft_lutpair444";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \clock_en_i_2__1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_1__1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_1__0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \drpen_por_i_2__0\ : label is "soft_lutpair442";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[0]_i_2__1\ : label is 16;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[16]_i_1__1\ : label is 16;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[8]_i_1__1\ : label is 16;
  attribute SOFT_HLUTNM of \status[1]_i_1__0\ : label is "soft_lutpair444";
begin
  \FSM_onehot_por_sm_state_reg[6]_0\(0) <= \^fsm_onehot_por_sm_state_reg[6]_0\(0);
  adc2_drpaddr_por(0) <= \^adc2_drpaddr_por\(0);
  adc2_por_req <= \^adc2_por_req\;
  done_reg_0 <= \^done_reg_0\;
  p_4_in <= \^p_4_in\;
\FSM_onehot_por_sm_state[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \clock_en_count_reg[0]_0\,
      O => \^p_4_in\
    );
\FSM_onehot_por_sm_state[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_3__0_n_0\,
      I1 => \FSM_onehot_por_sm_state[11]_i_4__0_n_0\,
      I2 => adc2_drprdy_por,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => done_reg_1,
      I2 => \por_timer_count[0]_i_4__1_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I4 => por_timer_count_reg(0),
      I5 => \por_timer_count[0]_i_3__1_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_3__0_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_5__0_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      I3 => done_reg_1,
      I4 => \drpen_por_i_2__0_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_4__0_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => por_gnt_r,
      I1 => adc2_por_gnt,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[11]_i_5__0_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      O => \FSM_onehot_por_sm_state[2]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \FSM_onehot_por_sm_state[4]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => '0',
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1__0_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1__0_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_4_in\
    );
\clock_en_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => \p_0_in__0\(0)
    );
\clock_en_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_en_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_en_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      O => \p_0_in__0\(3)
    );
\clock_en_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \p_0_in__0\(4)
    );
\clock_en_count[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \clock_en_count_reg[0]_0\,
      I1 => Q(0),
      I2 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => \p_0_in__0\(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_4_in\,
      I2 => clock_en_count_reg(4),
      I3 => \clock_en_i_2__1_n_0\,
      I4 => clock_en_count_reg(3),
      I5 => clock_en_count_reg(5),
      O => \clock_en_i_1__1_n_0\
    );
\clock_en_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      O => \clock_en_i_2__1_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__1_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
\done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => done_reg_1,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \^done_reg_0\,
      O => \done_i_1__2_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__2_n_0\,
      Q => \^done_reg_0\,
      R => \^p_4_in\
    );
\drpaddr_por[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I3 => \^adc2_drpaddr_por\(0),
      O => \drpaddr_por[10]_i_1__1_n_0\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \drpaddr_por[10]_i_1__1_n_0\,
      Q => \^adc2_drpaddr_por\(0),
      R => \^p_4_in\
    );
\drpdi_por[15]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \drpdi_por[15]_i_1__0_n_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(0),
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_4_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(10),
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_4_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(11),
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_4_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(12),
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_4_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(13),
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_4_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(14),
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_4_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => \drpdi_por[15]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_4_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(1),
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_4_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(2),
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_4_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(3),
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_4_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(4),
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_4_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(5),
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_4_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(6),
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_4_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(7),
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_4_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(8),
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_4_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(9),
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_4_in\
    );
\drpen_por_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => \drpen_por_i_1__0_n_0\
    );
\drpen_por_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => \drpen_por_i_2__0_n_0\
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__0_n_0\,
      D => \drpen_por_i_2__0_n_0\,
      Q => adc2_drpen_por,
      R => \^p_4_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__0_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => adc2_drpwe_por,
      R => \^p_4_in\
    );
\enable_clock_en_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => done_reg_1,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_por_sm_state[11]_i_3__0_n_0\,
      I3 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__1_n_0\
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__1_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_4_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_por_gnt,
      Q => por_gnt_r,
      R => \^p_4_in\
    );
\por_req_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => adc2_drprdy_por,
      I3 => \^adc2_por_req\,
      O => \por_req_i_1__1_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__1_n_0\,
      Q => \^adc2_por_req\,
      R => \^p_4_in\
    );
\por_timer_count[0]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10__1_n_0\
    );
\por_timer_count[0]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11__1_n_0\
    );
\por_timer_count[0]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12__0_n_0\
    );
\por_timer_count[0]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__1_n_0\
    );
\por_timer_count[0]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__1_n_0\
    );
\por_timer_count[0]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__1_n_0\
    );
\por_timer_count[0]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__1_n_0\
    );
\por_timer_count[0]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__1_n_0\
    );
\por_timer_count[0]_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__1_n_0\
    );
\por_timer_count[0]_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__1_n_0\
    );
\por_timer_count[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3__1_n_0\,
      I2 => \por_timer_count[0]_i_4__1_n_0\,
      I3 => por_timer_count_reg(0),
      I4 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1__1_n_0\
    );
\por_timer_count[0]_i_20__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__2_n_0\
    );
\por_timer_count[0]_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(23),
      I1 => por_timer_count_reg(20),
      I2 => por_timer_count_reg(22),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_21__1_n_0\
    );
\por_timer_count[0]_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(8),
      I4 => \por_timer_count[0]_i_24__1_n_0\,
      O => \por_timer_count[0]_i_22__1_n_0\
    );
\por_timer_count[0]_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(3),
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_23__1_n_0\
    );
\por_timer_count[0]_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(12),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(13),
      O => \por_timer_count[0]_i_24__1_n_0\
    );
\por_timer_count[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_21__1_n_0\,
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(16),
      I3 => por_timer_count_reg(18),
      I4 => por_timer_count_reg(17),
      I5 => \por_timer_count[0]_i_22__1_n_0\,
      O => \por_timer_count[0]_i_3__1_n_0\
    );
\por_timer_count[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(6),
      I2 => por_timer_count_reg(2),
      I3 => \por_timer_count[0]_i_23__1_n_0\,
      O => \por_timer_count[0]_i_4__1_n_0\
    );
\por_timer_count[0]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5__1_n_0\
    );
\por_timer_count[0]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_6__1_n_0\
    );
\por_timer_count[0]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_7__1_n_0\
    );
\por_timer_count[0]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8__1_n_0\
    );
\por_timer_count[0]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_9__1_n_0\
    );
\por_timer_count[16]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__1_n_0\
    );
\por_timer_count[16]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__1_n_0\
    );
\por_timer_count[16]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__1_n_0\
    );
\por_timer_count[16]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__1_n_0\
    );
\por_timer_count[16]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__1_n_0\
    );
\por_timer_count[16]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__1_n_0\
    );
\por_timer_count[16]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__1_n_0\
    );
\por_timer_count[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_2__1_n_0\
    );
\por_timer_count[16]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_3__1_n_0\
    );
\por_timer_count[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_4__1_n_0\
    );
\por_timer_count[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_5__1_n_0\
    );
\por_timer_count[16]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_6__1_n_0\
    );
\por_timer_count[16]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_7__1_n_0\
    );
\por_timer_count[16]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_8__1_n_0\
    );
\por_timer_count[16]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(23),
      O => \por_timer_count[16]_i_9__1_n_0\
    );
\por_timer_count[8]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__1_n_0\
    );
\por_timer_count[8]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__1_n_0\
    );
\por_timer_count[8]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__1_n_0\
    );
\por_timer_count[8]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__1_n_0\
    );
\por_timer_count[8]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__1_n_0\
    );
\por_timer_count[8]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__1_n_0\
    );
\por_timer_count[8]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__1_n_0\
    );
\por_timer_count[8]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__1_n_0\
    );
\por_timer_count[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__1_n_0\
    );
\por_timer_count[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_3__1_n_0\
    );
\por_timer_count[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_4__1_n_0\
    );
\por_timer_count[8]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__1_n_0\
    );
\por_timer_count[8]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__1_n_0\
    );
\por_timer_count[8]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_7__1_n_0\
    );
\por_timer_count[8]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_8__1_n_0\
    );
\por_timer_count[8]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_9__1_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_4_in\
    );
\por_timer_count_reg[0]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__1_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__1_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__1_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__1_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__1_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__1_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__1_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__1_n_7\,
      DI(7) => \por_timer_count[0]_i_5__1_n_0\,
      DI(6) => \por_timer_count[0]_i_6__1_n_0\,
      DI(5) => \por_timer_count[0]_i_7__1_n_0\,
      DI(4) => \por_timer_count[0]_i_8__1_n_0\,
      DI(3) => \por_timer_count[0]_i_9__1_n_0\,
      DI(2) => \por_timer_count[0]_i_10__1_n_0\,
      DI(1) => \por_timer_count[0]_i_11__1_n_0\,
      DI(0) => \por_timer_count[0]_i_12__0_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__1_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__1_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__1_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__1_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__1_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__1_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__1_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__1_n_15\,
      S(7) => \por_timer_count[0]_i_13__1_n_0\,
      S(6) => \por_timer_count[0]_i_14__1_n_0\,
      S(5) => \por_timer_count[0]_i_15__1_n_0\,
      S(4) => \por_timer_count[0]_i_16__1_n_0\,
      S(3) => \por_timer_count[0]_i_17__1_n_0\,
      S(2) => \por_timer_count[0]_i_18__1_n_0\,
      S(1) => \por_timer_count[0]_i_19__1_n_0\,
      S(0) => \por_timer_count[0]_i_20__2_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_4_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_4_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_4_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_4_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_4_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_4_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_4_in\
    );
\por_timer_count_reg[16]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__1_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__1_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__1_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__1_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__1_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__1_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__1_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__1_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__1_n_0\,
      DI(5) => \por_timer_count[16]_i_3__1_n_0\,
      DI(4) => \por_timer_count[16]_i_4__1_n_0\,
      DI(3) => \por_timer_count[16]_i_5__1_n_0\,
      DI(2) => \por_timer_count[16]_i_6__1_n_0\,
      DI(1) => \por_timer_count[16]_i_7__1_n_0\,
      DI(0) => \por_timer_count[16]_i_8__1_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__1_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__1_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__1_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__1_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__1_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__1_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__1_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__1_n_15\,
      S(7) => \por_timer_count[16]_i_9__1_n_0\,
      S(6) => \por_timer_count[16]_i_10__1_n_0\,
      S(5) => \por_timer_count[16]_i_11__1_n_0\,
      S(4) => \por_timer_count[16]_i_12__1_n_0\,
      S(3) => \por_timer_count[16]_i_13__1_n_0\,
      S(2) => \por_timer_count[16]_i_14__1_n_0\,
      S(1) => \por_timer_count[16]_i_15__1_n_0\,
      S(0) => \por_timer_count[16]_i_16__1_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_4_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_4_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_4_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_4_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_4_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_4_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_4_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_4_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_4_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_4_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_4_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_4_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_4_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_4_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_4_in\
    );
\por_timer_count_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__1_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__1_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__1_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__1_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__1_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__1_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__1_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__1_n_7\,
      DI(7) => \por_timer_count[8]_i_2__1_n_0\,
      DI(6) => \por_timer_count[8]_i_3__1_n_0\,
      DI(5) => \por_timer_count[8]_i_4__1_n_0\,
      DI(4) => \por_timer_count[8]_i_5__1_n_0\,
      DI(3) => \por_timer_count[8]_i_6__1_n_0\,
      DI(2) => \por_timer_count[8]_i_7__1_n_0\,
      DI(1) => \por_timer_count[8]_i_8__1_n_0\,
      DI(0) => \por_timer_count[8]_i_9__1_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__1_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__1_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__1_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__1_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__1_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__1_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__1_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__1_n_15\,
      S(7) => \por_timer_count[8]_i_10__1_n_0\,
      S(6) => \por_timer_count[8]_i_11__1_n_0\,
      S(5) => \por_timer_count[8]_i_12__1_n_0\,
      S(4) => \por_timer_count[8]_i_13__1_n_0\,
      S(3) => \por_timer_count[8]_i_14__1_n_0\,
      S(2) => \por_timer_count[8]_i_15__1_n_0\,
      S(1) => \por_timer_count[8]_i_16__1_n_0\,
      S(0) => \por_timer_count[8]_i_17__1_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_4_in\
    );
\por_timer_start_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => done_reg_1,
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__1_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__1_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_4_in\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(0),
      Q => rdata(0),
      R => \^p_4_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(10),
      Q => rdata(10),
      R => \^p_4_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(11),
      Q => rdata(11),
      R => \^p_4_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(12),
      Q => rdata(12),
      R => \^p_4_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(13),
      Q => rdata(13),
      R => \^p_4_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(14),
      Q => rdata(14),
      R => \^p_4_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(15),
      Q => p_0_in,
      R => \^p_4_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(1),
      Q => rdata(1),
      R => \^p_4_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(2),
      Q => rdata(2),
      R => \^p_4_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(3),
      Q => rdata(3),
      R => \^p_4_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(4),
      Q => rdata(4),
      R => \^p_4_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(5),
      Q => rdata(5),
      R => \^p_4_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(6),
      Q => rdata(6),
      R => \^p_4_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(7),
      Q => rdata(7),
      R => \^p_4_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(8),
      Q => rdata(8),
      R => \^p_4_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(9),
      Q => rdata(9),
      R => \^p_4_in\
    );
\status[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \status[1]_i_1__0_n_0\
    );
\status[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8FFF8"
    )
        port map (
      I0 => tile_config_done,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I4 => p_0_in,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \status[3]_i_1__0_n_0\
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_1__0_n_0\,
      D => \status[1]_i_1__0_n_0\,
      Q => \status_reg[3]_0\(0),
      R => \^p_4_in\
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_1__0_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      Q => \status_reg[3]_0\(1),
      R => \^p_4_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled_7 is
  port (
    adc3_drpen_por : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    adc3_drpwe_por : out STD_LOGIC;
    adc3_por_req : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_drpaddr_por : out STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \status_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    adc3_por_gnt : in STD_LOGIC;
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_en_count_reg[0]_0\ : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    adc3_drprdy_por : in STD_LOGIC;
    done_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled_7 : entity is "project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled_7 is
  signal \FSM_onehot_por_sm_state[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \^adc3_drpaddr_por\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc3_por_req\ : STD_LOGIC;
  signal \clock_en_count[5]_i_1__2_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__2_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__2_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal \done_i_1__3_n_0\ : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpen_por_i_1__1_n_0\ : STD_LOGIC;
  signal \drpen_por_i_2__1_n_0\ : STD_LOGIC;
  signal \enable_clock_en_i_1__2_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_5_in\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__2_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__2_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal \por_timer_start_i_1__2_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \status[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \status[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[11]_i_4__1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_1__1\ : label is "soft_lutpair450";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__2\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \clock_en_i_2__2\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_1__2\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_1__1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \drpen_por_i_2__1\ : label is "soft_lutpair448";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[0]_i_2__2\ : label is 16;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[16]_i_1__2\ : label is 16;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[8]_i_1__2\ : label is 16;
  attribute SOFT_HLUTNM of \status[1]_i_1__1\ : label is "soft_lutpair450";
begin
  \FSM_onehot_por_sm_state_reg[6]_0\(0) <= \^fsm_onehot_por_sm_state_reg[6]_0\(0);
  adc3_drpaddr_por(0) <= \^adc3_drpaddr_por\(0);
  adc3_por_req <= \^adc3_por_req\;
  done_reg_0 <= \^done_reg_0\;
  p_5_in <= \^p_5_in\;
\FSM_onehot_por_sm_state[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \clock_en_count_reg[0]_0\,
      O => \^p_5_in\
    );
\FSM_onehot_por_sm_state[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_3__1_n_0\,
      I1 => \FSM_onehot_por_sm_state[11]_i_4__1_n_0\,
      I2 => adc3_drprdy_por,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => done_reg_1,
      I2 => \por_timer_count[0]_i_4__2_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I4 => por_timer_count_reg(0),
      I5 => \por_timer_count[0]_i_3__2_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_3__1_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_5__1_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      I3 => done_reg_1,
      I4 => \drpen_por_i_2__1_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_4__1_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => por_gnt_r,
      I1 => adc3_por_gnt,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[11]_i_5__1_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      O => \FSM_onehot_por_sm_state[2]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \FSM_onehot_por_sm_state[4]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => '0',
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1__1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1__1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_5_in\
    );
\clock_en_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => \p_0_in__0\(0)
    );
\clock_en_count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_en_count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_en_count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      O => \p_0_in__0\(3)
    );
\clock_en_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \p_0_in__0\(4)
    );
\clock_en_count[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \clock_en_count_reg[0]_0\,
      I1 => Q(0),
      I2 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => \p_0_in__0\(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_5_in\,
      I2 => clock_en_count_reg(4),
      I3 => \clock_en_i_2__2_n_0\,
      I4 => clock_en_count_reg(3),
      I5 => clock_en_count_reg(5),
      O => \clock_en_i_1__2_n_0\
    );
\clock_en_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      O => \clock_en_i_2__2_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__2_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
\done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => done_reg_1,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \^done_reg_0\,
      O => \done_i_1__3_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__3_n_0\,
      Q => \^done_reg_0\,
      R => \^p_5_in\
    );
\drpaddr_por[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I3 => \^adc3_drpaddr_por\(0),
      O => \drpaddr_por[10]_i_1__2_n_0\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \drpaddr_por[10]_i_1__2_n_0\,
      Q => \^adc3_drpaddr_por\(0),
      R => \^p_5_in\
    );
\drpdi_por[15]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \drpdi_por[15]_i_1__1_n_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(0),
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_5_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(10),
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_5_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(11),
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_5_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(12),
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_5_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(13),
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_5_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(14),
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_5_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => \drpdi_por[15]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_5_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(1),
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_5_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(2),
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_5_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(3),
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_5_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(4),
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_5_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(5),
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_5_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(6),
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_5_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(7),
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_5_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(8),
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_5_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(9),
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_5_in\
    );
\drpen_por_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => \drpen_por_i_1__1_n_0\
    );
\drpen_por_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => \drpen_por_i_2__1_n_0\
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__1_n_0\,
      D => \drpen_por_i_2__1_n_0\,
      Q => adc3_drpen_por,
      R => \^p_5_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__1_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => adc3_drpwe_por,
      R => \^p_5_in\
    );
\enable_clock_en_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => done_reg_1,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_por_sm_state[11]_i_3__1_n_0\,
      I3 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__2_n_0\
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__2_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_5_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_por_gnt,
      Q => por_gnt_r,
      R => \^p_5_in\
    );
\por_req_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => adc3_drprdy_por,
      I3 => \^adc3_por_req\,
      O => \por_req_i_1__2_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__2_n_0\,
      Q => \^adc3_por_req\,
      R => \^p_5_in\
    );
\por_timer_count[0]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10__2_n_0\
    );
\por_timer_count[0]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11__2_n_0\
    );
\por_timer_count[0]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12__1_n_0\
    );
\por_timer_count[0]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__2_n_0\
    );
\por_timer_count[0]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__2_n_0\
    );
\por_timer_count[0]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__2_n_0\
    );
\por_timer_count[0]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__2_n_0\
    );
\por_timer_count[0]_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__2_n_0\
    );
\por_timer_count[0]_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__2_n_0\
    );
\por_timer_count[0]_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__2_n_0\
    );
\por_timer_count[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3__2_n_0\,
      I2 => \por_timer_count[0]_i_4__2_n_0\,
      I3 => por_timer_count_reg(0),
      I4 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1__2_n_0\
    );
\por_timer_count[0]_i_20__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__3_n_0\
    );
\por_timer_count[0]_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(23),
      I1 => por_timer_count_reg(20),
      I2 => por_timer_count_reg(22),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_21__2_n_0\
    );
\por_timer_count[0]_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(8),
      I4 => \por_timer_count[0]_i_24__2_n_0\,
      O => \por_timer_count[0]_i_22__2_n_0\
    );
\por_timer_count[0]_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(3),
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_23__2_n_0\
    );
\por_timer_count[0]_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(12),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(13),
      O => \por_timer_count[0]_i_24__2_n_0\
    );
\por_timer_count[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_21__2_n_0\,
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(16),
      I3 => por_timer_count_reg(18),
      I4 => por_timer_count_reg(17),
      I5 => \por_timer_count[0]_i_22__2_n_0\,
      O => \por_timer_count[0]_i_3__2_n_0\
    );
\por_timer_count[0]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(6),
      I2 => por_timer_count_reg(2),
      I3 => \por_timer_count[0]_i_23__2_n_0\,
      O => \por_timer_count[0]_i_4__2_n_0\
    );
\por_timer_count[0]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5__2_n_0\
    );
\por_timer_count[0]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_6__2_n_0\
    );
\por_timer_count[0]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_7__2_n_0\
    );
\por_timer_count[0]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8__2_n_0\
    );
\por_timer_count[0]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_9__2_n_0\
    );
\por_timer_count[16]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__2_n_0\
    );
\por_timer_count[16]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__2_n_0\
    );
\por_timer_count[16]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__2_n_0\
    );
\por_timer_count[16]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__2_n_0\
    );
\por_timer_count[16]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__2_n_0\
    );
\por_timer_count[16]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__2_n_0\
    );
\por_timer_count[16]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__2_n_0\
    );
\por_timer_count[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_2__2_n_0\
    );
\por_timer_count[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_3__2_n_0\
    );
\por_timer_count[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_4__2_n_0\
    );
\por_timer_count[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_5__2_n_0\
    );
\por_timer_count[16]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_6__2_n_0\
    );
\por_timer_count[16]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_7__2_n_0\
    );
\por_timer_count[16]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_8__2_n_0\
    );
\por_timer_count[16]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(23),
      O => \por_timer_count[16]_i_9__2_n_0\
    );
\por_timer_count[8]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__2_n_0\
    );
\por_timer_count[8]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__2_n_0\
    );
\por_timer_count[8]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__2_n_0\
    );
\por_timer_count[8]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__2_n_0\
    );
\por_timer_count[8]_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__2_n_0\
    );
\por_timer_count[8]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__2_n_0\
    );
\por_timer_count[8]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__2_n_0\
    );
\por_timer_count[8]_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__2_n_0\
    );
\por_timer_count[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__2_n_0\
    );
\por_timer_count[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_3__2_n_0\
    );
\por_timer_count[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_4__2_n_0\
    );
\por_timer_count[8]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__2_n_0\
    );
\por_timer_count[8]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__2_n_0\
    );
\por_timer_count[8]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_7__2_n_0\
    );
\por_timer_count[8]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_8__2_n_0\
    );
\por_timer_count[8]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_9__2_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_5_in\
    );
\por_timer_count_reg[0]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__2_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__2_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__2_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__2_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__2_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__2_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__2_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__2_n_7\,
      DI(7) => \por_timer_count[0]_i_5__2_n_0\,
      DI(6) => \por_timer_count[0]_i_6__2_n_0\,
      DI(5) => \por_timer_count[0]_i_7__2_n_0\,
      DI(4) => \por_timer_count[0]_i_8__2_n_0\,
      DI(3) => \por_timer_count[0]_i_9__2_n_0\,
      DI(2) => \por_timer_count[0]_i_10__2_n_0\,
      DI(1) => \por_timer_count[0]_i_11__2_n_0\,
      DI(0) => \por_timer_count[0]_i_12__1_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__2_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__2_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__2_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__2_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__2_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__2_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__2_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__2_n_15\,
      S(7) => \por_timer_count[0]_i_13__2_n_0\,
      S(6) => \por_timer_count[0]_i_14__2_n_0\,
      S(5) => \por_timer_count[0]_i_15__2_n_0\,
      S(4) => \por_timer_count[0]_i_16__2_n_0\,
      S(3) => \por_timer_count[0]_i_17__2_n_0\,
      S(2) => \por_timer_count[0]_i_18__2_n_0\,
      S(1) => \por_timer_count[0]_i_19__2_n_0\,
      S(0) => \por_timer_count[0]_i_20__3_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_5_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_5_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_5_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_5_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_5_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_5_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_5_in\
    );
\por_timer_count_reg[16]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__2_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__2_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__2_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__2_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__2_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__2_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__2_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__2_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__2_n_0\,
      DI(5) => \por_timer_count[16]_i_3__2_n_0\,
      DI(4) => \por_timer_count[16]_i_4__2_n_0\,
      DI(3) => \por_timer_count[16]_i_5__2_n_0\,
      DI(2) => \por_timer_count[16]_i_6__2_n_0\,
      DI(1) => \por_timer_count[16]_i_7__2_n_0\,
      DI(0) => \por_timer_count[16]_i_8__2_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__2_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__2_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__2_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__2_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__2_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__2_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__2_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__2_n_15\,
      S(7) => \por_timer_count[16]_i_9__2_n_0\,
      S(6) => \por_timer_count[16]_i_10__2_n_0\,
      S(5) => \por_timer_count[16]_i_11__2_n_0\,
      S(4) => \por_timer_count[16]_i_12__2_n_0\,
      S(3) => \por_timer_count[16]_i_13__2_n_0\,
      S(2) => \por_timer_count[16]_i_14__2_n_0\,
      S(1) => \por_timer_count[16]_i_15__2_n_0\,
      S(0) => \por_timer_count[16]_i_16__2_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_5_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_5_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_5_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_5_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_5_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_5_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_5_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_5_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_5_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_5_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_5_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_5_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_5_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_5_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_5_in\
    );
\por_timer_count_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__2_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__2_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__2_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__2_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__2_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__2_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__2_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__2_n_7\,
      DI(7) => \por_timer_count[8]_i_2__2_n_0\,
      DI(6) => \por_timer_count[8]_i_3__2_n_0\,
      DI(5) => \por_timer_count[8]_i_4__2_n_0\,
      DI(4) => \por_timer_count[8]_i_5__2_n_0\,
      DI(3) => \por_timer_count[8]_i_6__2_n_0\,
      DI(2) => \por_timer_count[8]_i_7__2_n_0\,
      DI(1) => \por_timer_count[8]_i_8__2_n_0\,
      DI(0) => \por_timer_count[8]_i_9__2_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__2_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__2_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__2_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__2_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__2_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__2_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__2_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__2_n_15\,
      S(7) => \por_timer_count[8]_i_10__2_n_0\,
      S(6) => \por_timer_count[8]_i_11__2_n_0\,
      S(5) => \por_timer_count[8]_i_12__2_n_0\,
      S(4) => \por_timer_count[8]_i_13__2_n_0\,
      S(3) => \por_timer_count[8]_i_14__2_n_0\,
      S(2) => \por_timer_count[8]_i_15__2_n_0\,
      S(1) => \por_timer_count[8]_i_16__2_n_0\,
      S(0) => \por_timer_count[8]_i_17__2_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_5_in\
    );
\por_timer_start_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => done_reg_1,
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__2_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__2_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_5_in\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(0),
      Q => rdata(0),
      R => \^p_5_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(10),
      Q => rdata(10),
      R => \^p_5_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(11),
      Q => rdata(11),
      R => \^p_5_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(12),
      Q => rdata(12),
      R => \^p_5_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(13),
      Q => rdata(13),
      R => \^p_5_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(14),
      Q => rdata(14),
      R => \^p_5_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(15),
      Q => p_0_in,
      R => \^p_5_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(1),
      Q => rdata(1),
      R => \^p_5_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(2),
      Q => rdata(2),
      R => \^p_5_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(3),
      Q => rdata(3),
      R => \^p_5_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(4),
      Q => rdata(4),
      R => \^p_5_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(5),
      Q => rdata(5),
      R => \^p_5_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(6),
      Q => rdata(6),
      R => \^p_5_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(7),
      Q => rdata(7),
      R => \^p_5_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(8),
      Q => rdata(8),
      R => \^p_5_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(9),
      Q => rdata(9),
      R => \^p_5_in\
    );
\status[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \status[1]_i_1__1_n_0\
    );
\status[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8FFF8"
    )
        port map (
      I0 => tile_config_done,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I4 => p_0_in,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \status[3]_i_1__1_n_0\
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_1__1_n_0\,
      D => \status[1]_i_1__1_n_0\,
      Q => \status_reg[3]_0\(0),
      R => \^p_5_in\
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_1__1_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      Q => \status_reg[3]_0\(1),
      R => \^p_5_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled__parameterized0\ is
  port (
    dac1_drpen_por : out STD_LOGIC;
    p_8_in : out STD_LOGIC;
    dac1_drpwe_por : out STD_LOGIC;
    dac1_por_req : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_drpaddr_por : out STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \status_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    dac1_por_gnt : in STD_LOGIC;
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_en_count_reg[0]_0\ : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    dac1_drprdy_por : in STD_LOGIC;
    done_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled__parameterized0\ : entity is "project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled__parameterized0\ is
  signal \FSM_onehot_por_sm_state[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \clock_en_count[5]_i_1__4_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__4_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__4_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal \^dac1_drpaddr_por\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dac1_por_req\ : STD_LOGIC;
  signal \done_i_1__6_n_0\ : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpen_por_i_1__2_n_0\ : STD_LOGIC;
  signal \drpen_por_i_2__2_n_0\ : STD_LOGIC;
  signal \enable_clock_en_i_1__4_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_8_in\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__4_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__4_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_9\ : STD_LOGIC;
  signal \por_timer_start_i_1__4_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \status[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \status[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[11]_i_4__2\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_1__2\ : label is "soft_lutpair456";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__4\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__4\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__4\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__4\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__4\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \clock_en_i_2__4\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_1__4\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_1__2\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \drpen_por_i_2__2\ : label is "soft_lutpair454";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[0]_i_2__4\ : label is 16;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[16]_i_1__4\ : label is 16;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[8]_i_1__4\ : label is 16;
  attribute SOFT_HLUTNM of \status[1]_i_1__2\ : label is "soft_lutpair456";
begin
  \FSM_onehot_por_sm_state_reg[6]_0\(0) <= \^fsm_onehot_por_sm_state_reg[6]_0\(0);
  dac1_drpaddr_por(0) <= \^dac1_drpaddr_por\(0);
  dac1_por_req <= \^dac1_por_req\;
  done_reg_0 <= \^done_reg_0\;
  p_8_in <= \^p_8_in\;
\FSM_onehot_por_sm_state[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \clock_en_count_reg[0]_0\,
      O => \^p_8_in\
    );
\FSM_onehot_por_sm_state[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_3__2_n_0\,
      I1 => \FSM_onehot_por_sm_state[11]_i_4__2_n_0\,
      I2 => dac1_drprdy_por,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => done_reg_1,
      I2 => \por_timer_count[0]_i_4__4_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I4 => por_timer_count_reg(0),
      I5 => \por_timer_count[0]_i_3__4_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_3__2_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_5__2_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      I3 => done_reg_1,
      I4 => \drpen_por_i_2__2_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_4__2_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => por_gnt_r,
      I1 => dac1_por_gnt,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[11]_i_5__2_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      O => \FSM_onehot_por_sm_state[2]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \FSM_onehot_por_sm_state[4]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => '0',
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1__2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1__2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_8_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_8_in\
    );
\clock_en_count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => \p_0_in__0\(0)
    );
\clock_en_count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_en_count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_en_count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      O => \p_0_in__0\(3)
    );
\clock_en_count[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \p_0_in__0\(4)
    );
\clock_en_count[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \clock_en_count_reg[0]_0\,
      I1 => Q(0),
      I2 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count[5]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => \p_0_in__0\(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_8_in\,
      I2 => clock_en_count_reg(4),
      I3 => \clock_en_i_2__4_n_0\,
      I4 => clock_en_count_reg(3),
      I5 => clock_en_count_reg(5),
      O => \clock_en_i_1__4_n_0\
    );
\clock_en_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      O => \clock_en_i_2__4_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__4_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
\done_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => done_reg_1,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \^done_reg_0\,
      O => \done_i_1__6_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__6_n_0\,
      Q => \^done_reg_0\,
      R => \^p_8_in\
    );
\drpaddr_por[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I3 => \^dac1_drpaddr_por\(0),
      O => \drpaddr_por[10]_i_1__4_n_0\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \drpaddr_por[10]_i_1__4_n_0\,
      Q => \^dac1_drpaddr_por\(0),
      R => \^p_8_in\
    );
\drpdi_por[15]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \drpdi_por[15]_i_1__2_n_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(0),
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_8_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(10),
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_8_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(11),
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_8_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(12),
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_8_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(13),
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_8_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(14),
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_8_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => \drpdi_por[15]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_8_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(1),
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_8_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(2),
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_8_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(3),
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_8_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(4),
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_8_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(5),
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_8_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(6),
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_8_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(7),
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_8_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(8),
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_8_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(9),
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_8_in\
    );
\drpen_por_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => \drpen_por_i_1__2_n_0\
    );
\drpen_por_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => \drpen_por_i_2__2_n_0\
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__2_n_0\,
      D => \drpen_por_i_2__2_n_0\,
      Q => dac1_drpen_por,
      R => \^p_8_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__2_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => dac1_drpwe_por,
      R => \^p_8_in\
    );
\enable_clock_en_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => done_reg_1,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_por_sm_state[11]_i_3__2_n_0\,
      I3 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__4_n_0\
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__4_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_8_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac1_por_gnt,
      Q => por_gnt_r,
      R => \^p_8_in\
    );
\por_req_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => dac1_drprdy_por,
      I3 => \^dac1_por_req\,
      O => \por_req_i_1__4_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__4_n_0\,
      Q => \^dac1_por_req\,
      R => \^p_8_in\
    );
\por_timer_count[0]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10__4_n_0\
    );
\por_timer_count[0]_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11__4_n_0\
    );
\por_timer_count[0]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12__2_n_0\
    );
\por_timer_count[0]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__4_n_0\
    );
\por_timer_count[0]_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__4_n_0\
    );
\por_timer_count[0]_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__4_n_0\
    );
\por_timer_count[0]_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__4_n_0\
    );
\por_timer_count[0]_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__4_n_0\
    );
\por_timer_count[0]_i_18__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__4_n_0\
    );
\por_timer_count[0]_i_19__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__4_n_0\
    );
\por_timer_count[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3__4_n_0\,
      I2 => \por_timer_count[0]_i_4__4_n_0\,
      I3 => por_timer_count_reg(0),
      I4 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1__4_n_0\
    );
\por_timer_count[0]_i_20__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__4_n_0\
    );
\por_timer_count[0]_i_21__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(23),
      I1 => por_timer_count_reg(20),
      I2 => por_timer_count_reg(22),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_21__4_n_0\
    );
\por_timer_count[0]_i_22__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(8),
      I4 => \por_timer_count[0]_i_24__4_n_0\,
      O => \por_timer_count[0]_i_22__4_n_0\
    );
\por_timer_count[0]_i_23__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(3),
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_23__4_n_0\
    );
\por_timer_count[0]_i_24__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(12),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(13),
      O => \por_timer_count[0]_i_24__4_n_0\
    );
\por_timer_count[0]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_21__4_n_0\,
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(16),
      I3 => por_timer_count_reg(18),
      I4 => por_timer_count_reg(17),
      I5 => \por_timer_count[0]_i_22__4_n_0\,
      O => \por_timer_count[0]_i_3__4_n_0\
    );
\por_timer_count[0]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(6),
      I2 => por_timer_count_reg(2),
      I3 => \por_timer_count[0]_i_23__4_n_0\,
      O => \por_timer_count[0]_i_4__4_n_0\
    );
\por_timer_count[0]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5__4_n_0\
    );
\por_timer_count[0]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_6__4_n_0\
    );
\por_timer_count[0]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_7__4_n_0\
    );
\por_timer_count[0]_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8__4_n_0\
    );
\por_timer_count[0]_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_9__4_n_0\
    );
\por_timer_count[16]_i_10__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__4_n_0\
    );
\por_timer_count[16]_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__4_n_0\
    );
\por_timer_count[16]_i_12__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__4_n_0\
    );
\por_timer_count[16]_i_13__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__4_n_0\
    );
\por_timer_count[16]_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__4_n_0\
    );
\por_timer_count[16]_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__4_n_0\
    );
\por_timer_count[16]_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__4_n_0\
    );
\por_timer_count[16]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_2__4_n_0\
    );
\por_timer_count[16]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_3__4_n_0\
    );
\por_timer_count[16]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_4__4_n_0\
    );
\por_timer_count[16]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_5__4_n_0\
    );
\por_timer_count[16]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_6__4_n_0\
    );
\por_timer_count[16]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_7__4_n_0\
    );
\por_timer_count[16]_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_8__4_n_0\
    );
\por_timer_count[16]_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(23),
      O => \por_timer_count[16]_i_9__4_n_0\
    );
\por_timer_count[8]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__4_n_0\
    );
\por_timer_count[8]_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__4_n_0\
    );
\por_timer_count[8]_i_12__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__4_n_0\
    );
\por_timer_count[8]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__4_n_0\
    );
\por_timer_count[8]_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__4_n_0\
    );
\por_timer_count[8]_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__4_n_0\
    );
\por_timer_count[8]_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__4_n_0\
    );
\por_timer_count[8]_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__4_n_0\
    );
\por_timer_count[8]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__4_n_0\
    );
\por_timer_count[8]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_3__4_n_0\
    );
\por_timer_count[8]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_4__4_n_0\
    );
\por_timer_count[8]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__4_n_0\
    );
\por_timer_count[8]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__4_n_0\
    );
\por_timer_count[8]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_7__4_n_0\
    );
\por_timer_count[8]_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_8__4_n_0\
    );
\por_timer_count[8]_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_9__4_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_8_in\
    );
\por_timer_count_reg[0]_i_2__4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__4_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__4_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__4_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__4_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__4_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__4_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__4_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__4_n_7\,
      DI(7) => \por_timer_count[0]_i_5__4_n_0\,
      DI(6) => \por_timer_count[0]_i_6__4_n_0\,
      DI(5) => \por_timer_count[0]_i_7__4_n_0\,
      DI(4) => \por_timer_count[0]_i_8__4_n_0\,
      DI(3) => \por_timer_count[0]_i_9__4_n_0\,
      DI(2) => \por_timer_count[0]_i_10__4_n_0\,
      DI(1) => \por_timer_count[0]_i_11__4_n_0\,
      DI(0) => \por_timer_count[0]_i_12__2_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__4_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__4_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__4_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__4_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__4_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__4_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__4_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__4_n_15\,
      S(7) => \por_timer_count[0]_i_13__4_n_0\,
      S(6) => \por_timer_count[0]_i_14__4_n_0\,
      S(5) => \por_timer_count[0]_i_15__4_n_0\,
      S(4) => \por_timer_count[0]_i_16__4_n_0\,
      S(3) => \por_timer_count[0]_i_17__4_n_0\,
      S(2) => \por_timer_count[0]_i_18__4_n_0\,
      S(1) => \por_timer_count[0]_i_19__4_n_0\,
      S(0) => \por_timer_count[0]_i_20__4_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_8_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_8_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_8_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_8_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_8_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_8_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_8_in\
    );
\por_timer_count_reg[16]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__4_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__4_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__4_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__4_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__4_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__4_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__4_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__4_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__4_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__4_n_0\,
      DI(5) => \por_timer_count[16]_i_3__4_n_0\,
      DI(4) => \por_timer_count[16]_i_4__4_n_0\,
      DI(3) => \por_timer_count[16]_i_5__4_n_0\,
      DI(2) => \por_timer_count[16]_i_6__4_n_0\,
      DI(1) => \por_timer_count[16]_i_7__4_n_0\,
      DI(0) => \por_timer_count[16]_i_8__4_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__4_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__4_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__4_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__4_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__4_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__4_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__4_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__4_n_15\,
      S(7) => \por_timer_count[16]_i_9__4_n_0\,
      S(6) => \por_timer_count[16]_i_10__4_n_0\,
      S(5) => \por_timer_count[16]_i_11__4_n_0\,
      S(4) => \por_timer_count[16]_i_12__4_n_0\,
      S(3) => \por_timer_count[16]_i_13__4_n_0\,
      S(2) => \por_timer_count[16]_i_14__4_n_0\,
      S(1) => \por_timer_count[16]_i_15__4_n_0\,
      S(0) => \por_timer_count[16]_i_16__4_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_8_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_8_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_8_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_8_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_8_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_8_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_8_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_8_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_8_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_8_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_8_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_8_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_8_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_8_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_8_in\
    );
\por_timer_count_reg[8]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__4_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__4_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__4_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__4_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__4_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__4_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__4_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__4_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__4_n_7\,
      DI(7) => \por_timer_count[8]_i_2__4_n_0\,
      DI(6) => \por_timer_count[8]_i_3__4_n_0\,
      DI(5) => \por_timer_count[8]_i_4__4_n_0\,
      DI(4) => \por_timer_count[8]_i_5__4_n_0\,
      DI(3) => \por_timer_count[8]_i_6__4_n_0\,
      DI(2) => \por_timer_count[8]_i_7__4_n_0\,
      DI(1) => \por_timer_count[8]_i_8__4_n_0\,
      DI(0) => \por_timer_count[8]_i_9__4_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__4_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__4_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__4_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__4_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__4_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__4_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__4_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__4_n_15\,
      S(7) => \por_timer_count[8]_i_10__4_n_0\,
      S(6) => \por_timer_count[8]_i_11__4_n_0\,
      S(5) => \por_timer_count[8]_i_12__4_n_0\,
      S(4) => \por_timer_count[8]_i_13__4_n_0\,
      S(3) => \por_timer_count[8]_i_14__4_n_0\,
      S(2) => \por_timer_count[8]_i_15__4_n_0\,
      S(1) => \por_timer_count[8]_i_16__4_n_0\,
      S(0) => \por_timer_count[8]_i_17__4_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_8_in\
    );
\por_timer_start_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => done_reg_1,
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__4_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__4_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_8_in\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(0),
      Q => rdata(0),
      R => \^p_8_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(10),
      Q => rdata(10),
      R => \^p_8_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(11),
      Q => rdata(11),
      R => \^p_8_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(12),
      Q => rdata(12),
      R => \^p_8_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(13),
      Q => rdata(13),
      R => \^p_8_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(14),
      Q => rdata(14),
      R => \^p_8_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(15),
      Q => p_0_in,
      R => \^p_8_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(1),
      Q => rdata(1),
      R => \^p_8_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(2),
      Q => rdata(2),
      R => \^p_8_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(3),
      Q => rdata(3),
      R => \^p_8_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(4),
      Q => rdata(4),
      R => \^p_8_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(5),
      Q => rdata(5),
      R => \^p_8_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(6),
      Q => rdata(6),
      R => \^p_8_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(7),
      Q => rdata(7),
      R => \^p_8_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(8),
      Q => rdata(8),
      R => \^p_8_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \rdata_reg[15]_0\(9),
      Q => rdata(9),
      R => \^p_8_in\
    );
\status[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \status[1]_i_1__2_n_0\
    );
\status[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8FFF8"
    )
        port map (
      I0 => tile_config_done,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I4 => p_0_in,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \status[3]_i_1__2_n_0\
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_1__2_n_0\,
      D => \status[1]_i_1__2_n_0\,
      Q => \status_reg[3]_0\(0),
      R => \^p_8_in\
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_1__2_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      Q => \status_reg[3]_0\(1),
      R => \^p_8_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_register_decode is
  port (
    \bus2ip_addr_reg_reg[9]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[6]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[7]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[8]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[8]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[6]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[6]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[8]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_6\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_7\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_8\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[6]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_6\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_9\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_7\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_8\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_10\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[6]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_9\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[7]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_register_decode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_register_decode is
  signal \^bus2ip_addr_reg_reg[2]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[5]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[6]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[8]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[8]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_50\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_105\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_106\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_108\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_83\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_84\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_89\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \IP2Bus_Data[17]_i_12\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \IP2Bus_Data[17]_i_13\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_75\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_33\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_34\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of axi_RdAck_r_i_7 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__6\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_3__1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_3__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of axi_read_req_r_i_4 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_4__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of dac0_irq_en_i_2 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dac0_multi_band[2]_i_2\ : label is "soft_lutpair192";
begin
  \bus2ip_addr_reg_reg[2]_0\ <= \^bus2ip_addr_reg_reg[2]_0\;
  \bus2ip_addr_reg_reg[5]_0\ <= \^bus2ip_addr_reg_reg[5]_0\;
  \bus2ip_addr_reg_reg[6]\ <= \^bus2ip_addr_reg_reg[6]\;
  \bus2ip_addr_reg_reg[8]\ <= \^bus2ip_addr_reg_reg[8]\;
  \bus2ip_addr_reg_reg[8]_0\ <= \^bus2ip_addr_reg_reg[8]_0\;
\IP2Bus_Data[12]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \bus2ip_addr_reg_reg[4]_0\
    );
\IP2Bus_Data[15]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(7),
      O => \bus2ip_addr_reg_reg[4]\
    );
\IP2Bus_Data[15]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(5),
      I4 => Q(6),
      O => \bus2ip_addr_reg_reg[2]_9\
    );
\IP2Bus_Data[15]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \bus2ip_addr_reg_reg[3]_2\
    );
\IP2Bus_Data[15]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(5),
      I4 => Q(6),
      O => \bus2ip_addr_reg_reg[9]_9\
    );
\IP2Bus_Data[15]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      O => \bus2ip_addr_reg_reg[6]_0\
    );
\IP2Bus_Data[15]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(0),
      O => \bus2ip_addr_reg_reg[5]_1\
    );
\IP2Bus_Data[15]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \^bus2ip_addr_reg_reg[8]_0\,
      O => \bus2ip_addr_reg_reg[9]_8\
    );
\IP2Bus_Data[16]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^bus2ip_addr_reg_reg[6]\,
      I5 => Q(0),
      O => \bus2ip_addr_reg_reg[5]\
    );
\IP2Bus_Data[17]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \bus2ip_addr_reg_reg[7]_0\
    );
\IP2Bus_Data[17]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(7),
      O => \bus2ip_addr_reg_reg[2]_5\
    );
\IP2Bus_Data[2]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \bus2ip_addr_reg_reg[4]_1\
    );
\IP2Bus_Data[31]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(6),
      O => \bus2ip_addr_reg_reg[7]\
    );
\IP2Bus_Data[31]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      O => \bus2ip_addr_reg_reg[2]_7\
    );
\IP2Bus_Data[31]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^bus2ip_addr_reg_reg[8]\,
      O => \bus2ip_addr_reg_reg[2]_1\
    );
\adc3_end_stage[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \^bus2ip_addr_reg_reg[8]\,
      O => \bus2ip_addr_reg_reg[9]_6\
    );
\adc3_fifo_disable[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[8]_0\,
      I1 => Q(7),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => \bus2ip_addr_reg_reg[9]_10\
    );
adc3_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(0),
      I5 => \^bus2ip_addr_reg_reg[8]\,
      O => \bus2ip_addr_reg_reg[9]_3\
    );
axi_RdAck_r_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => \^bus2ip_addr_reg_reg[5]_0\,
      O => \bus2ip_addr_reg_reg[3]_0\
    );
axi_read_req_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \^bus2ip_addr_reg_reg[6]\,
      O => \bus2ip_addr_reg_reg[9]_5\
    );
\axi_read_req_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => Q(7),
      I1 => \^bus2ip_addr_reg_reg[8]\,
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(1),
      I5 => Q(0),
      O => \bus2ip_addr_reg_reg[9]_7\
    );
\axi_read_req_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(4),
      I3 => Q(2),
      O => \^bus2ip_addr_reg_reg[2]_0\
    );
\axi_read_req_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(7),
      I5 => \^bus2ip_addr_reg_reg[8]\,
      O => \bus2ip_addr_reg_reg[3]_1\
    );
\axi_read_req_r_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \bus2ip_addr_reg_reg[6]_2\
    );
\axi_read_req_r_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(3),
      O => \^bus2ip_addr_reg_reg[8]\
    );
\axi_read_req_r_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      O => \^bus2ip_addr_reg_reg[5]_0\
    );
\axi_read_req_r_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(3),
      O => \^bus2ip_addr_reg_reg[8]_0\
    );
axi_read_req_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => Q(7),
      I1 => \^bus2ip_addr_reg_reg[6]\,
      I2 => Q(0),
      I3 => Q(6),
      I4 => Q(3),
      I5 => Q(5),
      O => \bus2ip_addr_reg_reg[9]\
    );
\axi_read_req_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \^bus2ip_addr_reg_reg[6]\,
      O => \bus2ip_addr_reg_reg[9]_4\
    );
\axi_read_req_r_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(0),
      O => \bus2ip_addr_reg_reg[3]\
    );
\axi_read_req_r_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      O => \bus2ip_addr_reg_reg[6]_3\
    );
axi_read_req_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      O => \^bus2ip_addr_reg_reg[6]\
    );
\axi_read_req_r_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      O => \bus2ip_addr_reg_reg[5]_2\
    );
axi_read_req_tog_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(7),
      I5 => \^bus2ip_addr_reg_reg[8]\,
      O => \bus2ip_addr_reg_reg[2]_8\
    );
dac00_irq_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(7),
      I5 => \^bus2ip_addr_reg_reg[6]\,
      O => \bus2ip_addr_reg_reg[8]_1\
    );
\dac0_cmn_en[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      I2 => \^bus2ip_addr_reg_reg[8]_0\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => \bus2ip_addr_reg_reg[2]_3\
    );
dac0_irq_en_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(4),
      O => \bus2ip_addr_reg_reg[9]_2\
    );
\dac0_multi_band[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => Q(7),
      I1 => \^bus2ip_addr_reg_reg[2]_0\,
      I2 => Q(6),
      I3 => Q(3),
      I4 => Q(5),
      O => \bus2ip_addr_reg_reg[9]_1\
    );
\dac0_ref_clk_freq[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(6),
      I4 => Q(0),
      I5 => \^bus2ip_addr_reg_reg[6]\,
      O => \bus2ip_addr_reg_reg[9]_0\
    );
\dac0_sample_rate[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(6),
      I5 => \^bus2ip_addr_reg_reg[6]\,
      O => \bus2ip_addr_reg_reg[2]\
    );
\dac0_slice0_irq_en[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[8]\,
      I1 => Q(0),
      I2 => Q(7),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => \bus2ip_addr_reg_reg[2]_2\
    );
\dac0_slice1_irq_en[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[8]\,
      I1 => Q(0),
      I2 => Q(7),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => \bus2ip_addr_reg_reg[2]_6\
    );
\dac0_slice2_irq_en[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(4),
      I3 => \^bus2ip_addr_reg_reg[8]\,
      I4 => Q(0),
      I5 => Q(7),
      O => \bus2ip_addr_reg_reg[3]_3\
    );
\dac0_slice3_irq_en[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^bus2ip_addr_reg_reg[8]_0\,
      O => \bus2ip_addr_reg_reg[2]_4\
    );
master_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(7),
      I5 => \^bus2ip_addr_reg_reg[8]\,
      O => \bus2ip_addr_reg_reg[6]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_reset_count is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    sm_reset_r : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sm_reset_r_reg_0 : in STD_LOGIC;
    bank9_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc0_sm_reset_i : in STD_LOGIC;
    sm_reset_pulse0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_reset_count;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_reset_count is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__20_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal count0 : STD_LOGIC;
  signal \count[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
  signal sm_reset_pulse : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count[2]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count[3]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count[4]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count[6]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count[7]_i_3__0\ : label is "soft_lutpair1";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bank9_read(0),
      Q => axi_read_req_r,
      R => sm_reset_r_reg_0
    );
\axi_read_req_tog_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => bank9_read(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__20_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__20_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => sm_reset_r_reg_0
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__0\(0)
    );
\count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__0\(1)
    );
\count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \p_0_in__0\(2)
    );
\count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_0_in__0\(3)
    );
\count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \p_0_in__0\(4)
    );
\count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \p_0_in__0\(5)
    );
\count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count[7]_i_4__0_n_0\,
      O => \p_0_in__0\(6)
    );
\count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^read_ack_tog_reg_0\,
      I1 => \^read_ack_tog_r_reg_0\,
      I2 => s_axi_aresetn,
      O => \count[7]_i_1__0_n_0\
    );
\count[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => sm_reset_pulse,
      I1 => \^q\(7),
      I2 => \count[7]_i_4__0_n_0\,
      I3 => \^q\(6),
      O => count0
    );
\count[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \count[7]_i_4__0_n_0\,
      O => \p_0_in__0\(7)
    );
\count[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \count[7]_i_4__0_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(0),
      Q => \^q\(0),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(1),
      Q => \^q\(1),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(2),
      Q => \^q\(2),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(3),
      Q => \^q\(3),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(4),
      Q => \^q\(4),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(5),
      Q => \^q\(5),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(6),
      Q => \^q\(6),
      R => \count[7]_i_1__0_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => \p_0_in__0\(7),
      Q => \^q\(7),
      R => \count[7]_i_1__0_n_0\
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => sm_reset_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => sm_reset_r_reg_0
    );
sm_reset_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_reset_pulse0,
      Q => sm_reset_pulse,
      R => sm_reset_r_reg_0
    );
sm_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_sm_reset_i,
      Q => sm_reset_r,
      R => sm_reset_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_reset_count_0 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    sm_reset_r : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sm_reset_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    dac0_sm_reset_i : in STD_LOGIC;
    sm_reset_pulse0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_reset_count_0 : entity is "project_1_usp_rf_data_converter_0_i_0_reset_count";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_reset_count_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_reset_count_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__21_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal count0 : STD_LOGIC;
  signal \count[7]_i_1_n_0\ : STD_LOGIC;
  signal \count[7]_i_4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
  signal sm_reset_pulse : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \count[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \count[4]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \count[6]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \count[7]_i_3\ : label is "soft_lutpair181";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => sm_reset_r_reg_0
    );
\axi_read_req_tog_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__21_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__21_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => sm_reset_r_reg_0
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => p_0_in(2)
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => p_0_in(3)
    );
\count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => p_0_in(4)
    );
\count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => p_0_in(5)
    );
\count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count[7]_i_4_n_0\,
      O => p_0_in(6)
    );
\count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^read_ack_tog_reg_0\,
      I1 => \^read_ack_tog_r_reg_0\,
      I2 => s_axi_aresetn,
      O => \count[7]_i_1_n_0\
    );
\count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => sm_reset_pulse,
      I1 => \^q\(6),
      I2 => \count[7]_i_4_n_0\,
      I3 => \^q\(7),
      O => count0
    );
\count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \count[7]_i_4_n_0\,
      I2 => \^q\(6),
      O => p_0_in(7)
    );
\count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count[7]_i_4_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \count[7]_i_1_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \count[7]_i_1_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \count[7]_i_1_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \count[7]_i_1_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(4),
      Q => \^q\(4),
      R => \count[7]_i_1_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(5),
      Q => \^q\(5),
      R => \count[7]_i_1_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(6),
      Q => \^q\(6),
      R => \count[7]_i_1_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(7),
      Q => \^q\(7),
      R => \count[7]_i_1_n_0\
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => sm_reset_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => sm_reset_r_reg_0
    );
sm_reset_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_reset_pulse0,
      Q => sm_reset_pulse,
      R => sm_reset_r_reg_0
    );
sm_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_sm_reset_i,
      Q => sm_reset_r,
      R => sm_reset_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_top is
  port (
    access_type_reg : out STD_LOGIC;
    access_type_reg_0 : out STD_LOGIC;
    access_type_reg_1 : out STD_LOGIC;
    access_type_reg_2 : out STD_LOGIC;
    access_type_reg_3 : out STD_LOGIC;
    access_type_reg_4 : out STD_LOGIC;
    \drp_addr_reg[3]\ : out STD_LOGIC;
    \drp_addr_reg[0]\ : out STD_LOGIC;
    \drp_addr_reg[0]_0\ : out STD_LOGIC;
    \drp_addr_reg[7]\ : out STD_LOGIC;
    \drp_addr_reg[8]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_5\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    adc1_drp_we : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_6\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_7\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_8\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_9\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_5 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    access_type_reg_6 : in STD_LOGIC;
    access_type_reg_7 : in STD_LOGIC;
    access_type_reg_8 : in STD_LOGIC;
    access_type_reg_9 : in STD_LOGIC;
    access_type_reg_10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dummy_read_req_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    bank4_write : in STD_LOGIC;
    bank4_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC;
    bank2_write : in STD_LOGIC;
    bank2_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    dac0_drp_rdy : in STD_LOGIC;
    user_drp_drdy : in STD_LOGIC;
    bank16_write : in STD_LOGIC;
    bank16_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC;
    bank10_write : in STD_LOGIC;
    bank10_read : in STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : in STD_LOGIC;
    bank14_write : in STD_LOGIC;
    bank14_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_2\ : in STD_LOGIC;
    bank12_write : in STD_LOGIC;
    bank12_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_3\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_4\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_5\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_6\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_10\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]_12\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_13\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_14\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_top is
begin
i_adc0_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control
     port map (
      \FSM_onehot_state_reg[0]_0\ => \FSM_onehot_state_reg[0]\,
      \FSM_onehot_state_reg[4]_0\(4 downto 0) => \FSM_onehot_state_reg[4]_4\(4 downto 0),
      \FSM_onehot_state_reg[4]_1\(3 downto 0) => \FSM_onehot_state_reg[4]_11\(3 downto 0),
      SR(0) => SR(0),
      access_type_reg_0 => access_type_reg_1,
      access_type_reg_1 => access_type_reg_7,
      bank10_read => bank10_read,
      bank10_write => bank10_write,
      s_axi_aclk => s_axi_aclk
    );
i_adc1_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_30
     port map (
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_3\,
      \FSM_onehot_state_reg[3]_1\ => \FSM_onehot_state_reg[3]_4\,
      \FSM_onehot_state_reg[4]_0\(4 downto 0) => \FSM_onehot_state_reg[4]_6\(4 downto 0),
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_7\,
      \FSM_onehot_state_reg[4]_2\(2 downto 0) => \FSM_onehot_state_reg[4]_12\(2 downto 0),
      SR(0) => SR(0),
      access_type_reg_0 => access_type_reg_2,
      access_type_reg_1 => access_type_reg_8,
      adc1_drp_we => adc1_drp_we,
      bank12_read => bank12_read,
      bank12_write => bank12_write,
      s_axi_aclk => s_axi_aclk
    );
i_adc2_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_31
     port map (
      \FSM_onehot_state_reg[2]_0\(2 downto 0) => \FSM_onehot_state_reg[2]_1\(2 downto 0),
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_2\,
      \FSM_onehot_state_reg[3]_1\ => \FSM_onehot_state_reg[3]_5\,
      \FSM_onehot_state_reg[4]_0\ => \FSM_onehot_state_reg[4]_5\,
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_8\,
      \FSM_onehot_state_reg[4]_2\(2 downto 0) => \FSM_onehot_state_reg[4]_13\(2 downto 0),
      SR(0) => SR(0),
      access_type_reg_0 => access_type_reg_3,
      access_type_reg_1 => access_type_reg_9,
      bank14_read => bank14_read,
      bank14_write => bank14_write,
      s_axi_aclk => s_axi_aclk
    );
i_adc3_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_32
     port map (
      \FSM_onehot_state_reg[2]_0\(2 downto 0) => \FSM_onehot_state_reg[2]_0\(2 downto 0),
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_1\,
      \FSM_onehot_state_reg[3]_1\ => \FSM_onehot_state_reg[3]_6\,
      \FSM_onehot_state_reg[4]_0\ => \FSM_onehot_state_reg[4]_3\,
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_9\,
      \FSM_onehot_state_reg[4]_2\(2 downto 0) => \FSM_onehot_state_reg[4]_14\(2 downto 0),
      Q(9 downto 6) => Q(10 downto 7),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      access_type_reg_0 => access_type_reg_4,
      access_type_reg_1 => access_type_reg_10,
      bank16_read => bank16_read,
      bank16_write => bank16_write,
      \drp_addr_reg[0]\ => \drp_addr_reg[0]_0\,
      \drp_addr_reg[7]\ => \drp_addr_reg[7]\,
      \drp_addr_reg[8]\ => \drp_addr_reg[8]\,
      s_axi_aclk => s_axi_aclk
    );
i_dac0_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_33
     port map (
      D(2 downto 0) => D(2 downto 0),
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_0\,
      \FSM_onehot_state_reg[4]_0\(4 downto 0) => \FSM_onehot_state_reg[4]_0\(4 downto 0),
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_1\,
      Q(3) => Q(7),
      Q(2 downto 0) => Q(4 downto 2),
      SR(0) => SR(0),
      access_type_reg_0 => access_type_reg,
      access_type_reg_1 => access_type_reg_5,
      bank2_read => bank2_read,
      bank2_write => bank2_write,
      dac0_drp_rdy => dac0_drp_rdy,
      \drp_addr_reg[3]\ => \drp_addr_reg[3]\,
      dummy_read_req_reg(0) => dummy_read_req_reg(0),
      s_axi_aclk => s_axi_aclk
    );
i_dac1_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_34
     port map (
      \FSM_onehot_state_reg[2]_0\(2 downto 0) => \FSM_onehot_state_reg[2]\(2 downto 0),
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]\,
      \FSM_onehot_state_reg[4]_0\ => \FSM_onehot_state_reg[4]\,
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_2\,
      \FSM_onehot_state_reg[4]_2\(2 downto 0) => \FSM_onehot_state_reg[4]_10\(2 downto 0),
      Q(7 downto 5) => Q(10 downto 8),
      Q(4) => Q(6),
      Q(3) => Q(4),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      access_type_reg_0 => access_type_reg_0,
      access_type_reg_1 => access_type_reg_6,
      bank4_read => bank4_read,
      bank4_write => bank4_write,
      \drp_addr_reg[0]\ => \drp_addr_reg[0]\,
      s_axi_aclk => s_axi_aclk,
      user_drp_drdy => user_drp_drdy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_sync is
  port (
    \adc1_slice0_irq_en_reg[3]\ : out STD_LOGIC;
    adc10_irq_sync : out STD_LOGIC_VECTOR ( 2 downto 0 );
    irq : out STD_LOGIC;
    adc02_irq_en_reg : out STD_LOGIC;
    adc32_irq_en_reg : out STD_LOGIC;
    dac12_irq_en_reg : out STD_LOGIC;
    \syncstages_ff_reg[4]\ : out STD_LOGIC;
    dac11_irq_en_reg : out STD_LOGIC;
    dac10_irq_en_reg : out STD_LOGIC;
    dac13_irq_en_reg : out STD_LOGIC;
    dac10_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac12_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac11_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc31_irq_en_reg : out STD_LOGIC;
    \adc3_slice2_irq_en_reg[15]\ : out STD_LOGIC;
    adc33_irq_en_reg : out STD_LOGIC;
    adc30_irq_en_reg : out STD_LOGIC;
    adc33_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc30_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_irq_sync : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \adc3_slice2_irq_en_reg[14]\ : out STD_LOGIC;
    \adc0_slice2_irq_en_reg[2]\ : out STD_LOGIC;
    \adc0_slice0_irq_en_reg[15]\ : out STD_LOGIC;
    \adc0_slice1_irq_en_reg[2]\ : out STD_LOGIC;
    \adc0_slice3_irq_en_reg[2]\ : out STD_LOGIC;
    adc01_irq_sync : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \adc0_slice1_irq_en_reg[15]\ : out STD_LOGIC;
    adc03_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc00_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc20_irq_en_reg : out STD_LOGIC;
    dac0_irq_en_reg : out STD_LOGIC;
    adc12_irq_en_reg : out STD_LOGIC;
    \dac0_slice1_irq_en_reg[14]\ : out STD_LOGIC;
    dac02_irq_en_reg : out STD_LOGIC;
    dac03_irq_en_reg : out STD_LOGIC;
    dac00_irq_en_reg : out STD_LOGIC;
    dac03_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac01_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac00_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc12_irq_en_reg_0 : out STD_LOGIC;
    adc13_irq_en_reg : out STD_LOGIC;
    adc10_irq_en_reg : out STD_LOGIC;
    adc11_irq_en_reg : out STD_LOGIC;
    adc11_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_irq_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc1_slice2_irq_en_reg[14]\ : out STD_LOGIC;
    \adc1_slice2_irq_en_reg[3]\ : out STD_LOGIC;
    \adc1_slice2_irq_en_reg[15]\ : out STD_LOGIC;
    adc13_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc20_irq_en_reg_0 : out STD_LOGIC;
    adc22_irq_en_reg : out STD_LOGIC;
    adc21_irq_en_reg : out STD_LOGIC;
    adc23_irq_en_reg : out STD_LOGIC;
    adc21_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc20_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc2_slice2_irq_en_reg[14]\ : out STD_LOGIC;
    \adc2_slice2_irq_en_reg[3]\ : out STD_LOGIC;
    \adc2_slice2_irq_en_reg[15]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_44\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    irq_enables : in STD_LOGIC_VECTOR ( 6 downto 0 );
    irq_0 : in STD_LOGIC;
    dac12_irq_en : in STD_LOGIC;
    dac10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_43\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_60\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[2]_i_47\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac11_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_22\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc32_irq_en : in STD_LOGIC;
    adc33_irq_en : in STD_LOGIC;
    irq_INST_0_i_26_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_overvol_irq : in STD_LOGIC;
    adc30_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_33\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc30_overvol_irq : in STD_LOGIC;
    adc31_irq_en : in STD_LOGIC;
    irq_INST_0_i_24_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[2]_i_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_overvol_irq : in STD_LOGIC;
    adc02_irq_en : in STD_LOGIC;
    adc0_cmn_irq_en : in STD_LOGIC;
    adc0_powerup_state_irq : in STD_LOGIC;
    adc00_irq_en : in STD_LOGIC;
    adc01_irq_en : in STD_LOGIC;
    adc03_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc01_overvol_irq : in STD_LOGIC;
    irq_INST_0_i_35_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[0]_i_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc00_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[2]_i_32\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[0]_i_9\ : in STD_LOGIC;
    dac03_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_79\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_25\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac01_irq_en : in STD_LOGIC;
    dac02_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_50\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac00_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_48\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc10_irq_en : in STD_LOGIC;
    adc10_overvol_irq : in STD_LOGIC;
    adc11_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_61\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc11_overvol_irq : in STD_LOGIC;
    adc12_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_67\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_overvol_irq : in STD_LOGIC;
    adc13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_overvol_irq : in STD_LOGIC;
    adc21_irq_en : in STD_LOGIC;
    irq_INST_0_i_13_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc21_overvol_irq : in STD_LOGIC;
    adc23_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_overvol_irq : in STD_LOGIC;
    adc20_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_51\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc20_overvol_irq : in STD_LOGIC;
    adc22_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_39\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_95\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac00_irq : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    dac01_irq : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_irq : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac03_irq : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac10_irq : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac11_irq : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac12_irq : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc00_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc01_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc10_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc11_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc20_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc21_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc30_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_irq : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_irq : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_sync is
  signal \^adc00_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc01_irq_sync\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal adc01_stat_sync : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^adc02_irq_en_reg\ : STD_LOGIC;
  signal \^adc02_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc03_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc0_slice0_irq_en_reg[15]\ : STD_LOGIC;
  signal \^adc0_slice1_irq_en_reg[2]\ : STD_LOGIC;
  signal \^adc0_slice2_irq_en_reg[2]\ : STD_LOGIC;
  signal \^adc0_slice3_irq_en_reg[2]\ : STD_LOGIC;
  signal \^adc10_irq_en_reg\ : STD_LOGIC;
  signal \^adc10_irq_sync\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal adc10_stat_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^adc11_irq_en_reg\ : STD_LOGIC;
  signal \^adc11_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc12_irq_en_reg\ : STD_LOGIC;
  signal \^adc12_irq_en_reg_0\ : STD_LOGIC;
  signal adc12_stat_sync : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^adc13_irq_en_reg\ : STD_LOGIC;
  signal \^adc13_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc20_irq_en_reg\ : STD_LOGIC;
  signal \^adc20_irq_en_reg_0\ : STD_LOGIC;
  signal \^adc20_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc21_irq_en_reg\ : STD_LOGIC;
  signal \^adc21_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc22_irq_en_reg\ : STD_LOGIC;
  signal \^adc22_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc22_stat_sync : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^adc23_irq_en_reg\ : STD_LOGIC;
  signal \^adc23_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc30_irq_en_reg\ : STD_LOGIC;
  signal \^adc30_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc31_irq_en_reg\ : STD_LOGIC;
  signal \^adc31_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc32_irq_en_reg\ : STD_LOGIC;
  signal \^adc32_irq_sync\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal adc32_stat_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^adc33_irq_en_reg\ : STD_LOGIC;
  signal \^adc33_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc3_slice2_irq_en_reg[15]\ : STD_LOGIC;
  signal \^dac00_irq_en_reg\ : STD_LOGIC;
  signal \^dac00_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac01_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac02_irq_en_reg\ : STD_LOGIC;
  signal \^dac02_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac03_irq_en_reg\ : STD_LOGIC;
  signal \^dac03_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac0_irq_en_reg\ : STD_LOGIC;
  signal \^dac0_slice1_irq_en_reg[14]\ : STD_LOGIC;
  signal \^dac10_irq_en_reg\ : STD_LOGIC;
  signal \^dac10_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac11_irq_en_reg\ : STD_LOGIC;
  signal \^dac11_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac12_irq_en_reg\ : STD_LOGIC;
  signal \^dac12_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac13_irq_en_reg\ : STD_LOGIC;
  signal \^dac13_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal irq_INST_0_i_10_n_0 : STD_LOGIC;
  signal irq_INST_0_i_1_n_0 : STD_LOGIC;
  signal irq_INST_0_i_2_n_0 : STD_LOGIC;
  signal irq_INST_0_i_32_n_0 : STD_LOGIC;
  signal irq_INST_0_i_36_n_0 : STD_LOGIC;
  signal irq_INST_0_i_38_n_0 : STD_LOGIC;
  signal irq_INST_0_i_39_n_0 : STD_LOGIC;
  signal irq_INST_0_i_40_n_0 : STD_LOGIC;
  signal irq_INST_0_i_41_n_0 : STD_LOGIC;
  signal irq_INST_0_i_42_n_0 : STD_LOGIC;
  signal irq_INST_0_i_43_n_0 : STD_LOGIC;
  signal irq_INST_0_i_44_n_0 : STD_LOGIC;
  signal irq_INST_0_i_45_n_0 : STD_LOGIC;
  signal irq_INST_0_i_46_n_0 : STD_LOGIC;
  signal irq_INST_0_i_47_n_0 : STD_LOGIC;
  signal irq_INST_0_i_48_n_0 : STD_LOGIC;
  signal irq_INST_0_i_49_n_0 : STD_LOGIC;
  signal irq_INST_0_i_50_n_0 : STD_LOGIC;
  signal \^syncstages_ff_reg[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_59\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_53\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_77\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_85\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of irq_INST_0_i_25 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of irq_INST_0_i_34 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of irq_INST_0_i_40 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of irq_INST_0_i_42 : label is "soft_lutpair186";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of sync_adc00_data_irq : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of sync_adc00_data_irq : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of sync_adc00_data_irq : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of sync_adc00_data_irq : label is 0;
  attribute VERSION : integer;
  attribute VERSION of sync_adc00_data_irq : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of sync_adc00_data_irq : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sync_adc00_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc00_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc00_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc00_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc00_fifo_irq : label is 0;
  attribute VERSION of sync_adc00_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc00_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc00_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc00_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc00_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc00_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc00_over_range : label is 0;
  attribute VERSION of sync_adc00_over_range : label is 0;
  attribute XPM_CDC of sync_adc00_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc00_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc00_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc00_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc00_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc00_over_vol : label is 0;
  attribute VERSION of sync_adc00_over_vol : label is 0;
  attribute XPM_CDC of sync_adc00_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc00_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc01_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc01_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc01_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc01_data_irq : label is 0;
  attribute VERSION of sync_adc01_data_irq : label is 0;
  attribute XPM_CDC of sync_adc01_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc01_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc01_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc01_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc01_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc01_fifo_irq : label is 0;
  attribute VERSION of sync_adc01_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc01_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc01_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc01_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc01_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc01_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc01_over_range : label is 0;
  attribute VERSION of sync_adc01_over_range : label is 0;
  attribute XPM_CDC of sync_adc01_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc01_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc01_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc01_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc01_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc01_over_vol : label is 0;
  attribute VERSION of sync_adc01_over_vol : label is 0;
  attribute XPM_CDC of sync_adc01_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc01_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc02_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc02_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc02_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc02_data_irq : label is 0;
  attribute VERSION of sync_adc02_data_irq : label is 0;
  attribute XPM_CDC of sync_adc02_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc02_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc02_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc02_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc02_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc02_fifo_irq : label is 0;
  attribute VERSION of sync_adc02_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc02_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc02_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc02_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc02_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc02_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc02_over_range : label is 0;
  attribute VERSION of sync_adc02_over_range : label is 0;
  attribute XPM_CDC of sync_adc02_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc02_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc02_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc02_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc02_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc02_over_vol : label is 0;
  attribute VERSION of sync_adc02_over_vol : label is 0;
  attribute XPM_CDC of sync_adc02_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc02_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc03_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc03_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc03_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc03_data_irq : label is 0;
  attribute VERSION of sync_adc03_data_irq : label is 0;
  attribute XPM_CDC of sync_adc03_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc03_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc03_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc03_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc03_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc03_fifo_irq : label is 0;
  attribute VERSION of sync_adc03_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc03_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc03_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc03_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc03_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc03_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc03_over_range : label is 0;
  attribute VERSION of sync_adc03_over_range : label is 0;
  attribute XPM_CDC of sync_adc03_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc03_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc03_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc03_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc03_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc03_over_vol : label is 0;
  attribute VERSION of sync_adc03_over_vol : label is 0;
  attribute XPM_CDC of sync_adc03_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc03_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc10_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc10_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc10_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc10_data_irq : label is 0;
  attribute VERSION of sync_adc10_data_irq : label is 0;
  attribute XPM_CDC of sync_adc10_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc10_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc10_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc10_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc10_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc10_fifo_irq : label is 0;
  attribute VERSION of sync_adc10_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc10_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc10_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc10_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc10_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc10_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc10_over_range : label is 0;
  attribute VERSION of sync_adc10_over_range : label is 0;
  attribute XPM_CDC of sync_adc10_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc10_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc10_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc10_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc10_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc10_over_vol : label is 0;
  attribute VERSION of sync_adc10_over_vol : label is 0;
  attribute XPM_CDC of sync_adc10_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc10_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc11_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc11_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc11_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc11_data_irq : label is 0;
  attribute VERSION of sync_adc11_data_irq : label is 0;
  attribute XPM_CDC of sync_adc11_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc11_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc11_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc11_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc11_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc11_fifo_irq : label is 0;
  attribute VERSION of sync_adc11_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc11_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc11_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc11_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc11_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc11_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc11_over_range : label is 0;
  attribute VERSION of sync_adc11_over_range : label is 0;
  attribute XPM_CDC of sync_adc11_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc11_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc11_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc11_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc11_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc11_over_vol : label is 0;
  attribute VERSION of sync_adc11_over_vol : label is 0;
  attribute XPM_CDC of sync_adc11_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc11_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc12_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc12_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc12_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc12_data_irq : label is 0;
  attribute VERSION of sync_adc12_data_irq : label is 0;
  attribute XPM_CDC of sync_adc12_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc12_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc12_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc12_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc12_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc12_fifo_irq : label is 0;
  attribute VERSION of sync_adc12_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc12_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc12_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc12_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc12_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc12_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc12_over_range : label is 0;
  attribute VERSION of sync_adc12_over_range : label is 0;
  attribute XPM_CDC of sync_adc12_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc12_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc12_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc12_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc12_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc12_over_vol : label is 0;
  attribute VERSION of sync_adc12_over_vol : label is 0;
  attribute XPM_CDC of sync_adc12_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc12_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc13_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc13_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc13_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc13_data_irq : label is 0;
  attribute VERSION of sync_adc13_data_irq : label is 0;
  attribute XPM_CDC of sync_adc13_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc13_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc13_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc13_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc13_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc13_fifo_irq : label is 0;
  attribute VERSION of sync_adc13_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc13_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc13_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc13_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc13_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc13_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc13_over_range : label is 0;
  attribute VERSION of sync_adc13_over_range : label is 0;
  attribute XPM_CDC of sync_adc13_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc13_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc13_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc13_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc13_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc13_over_vol : label is 0;
  attribute VERSION of sync_adc13_over_vol : label is 0;
  attribute XPM_CDC of sync_adc13_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc13_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc20_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc20_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc20_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc20_data_irq : label is 0;
  attribute VERSION of sync_adc20_data_irq : label is 0;
  attribute XPM_CDC of sync_adc20_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc20_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc20_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc20_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc20_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc20_fifo_irq : label is 0;
  attribute VERSION of sync_adc20_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc20_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc20_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc20_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc20_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc20_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc20_over_range : label is 0;
  attribute VERSION of sync_adc20_over_range : label is 0;
  attribute XPM_CDC of sync_adc20_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc20_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc20_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc20_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc20_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc20_over_vol : label is 0;
  attribute VERSION of sync_adc20_over_vol : label is 0;
  attribute XPM_CDC of sync_adc20_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc20_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc21_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc21_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc21_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc21_data_irq : label is 0;
  attribute VERSION of sync_adc21_data_irq : label is 0;
  attribute XPM_CDC of sync_adc21_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc21_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc21_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc21_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc21_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc21_fifo_irq : label is 0;
  attribute VERSION of sync_adc21_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc21_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc21_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc21_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc21_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc21_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc21_over_range : label is 0;
  attribute VERSION of sync_adc21_over_range : label is 0;
  attribute XPM_CDC of sync_adc21_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc21_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc21_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc21_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc21_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc21_over_vol : label is 0;
  attribute VERSION of sync_adc21_over_vol : label is 0;
  attribute XPM_CDC of sync_adc21_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc21_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc22_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc22_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc22_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc22_data_irq : label is 0;
  attribute VERSION of sync_adc22_data_irq : label is 0;
  attribute XPM_CDC of sync_adc22_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc22_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc22_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc22_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc22_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc22_fifo_irq : label is 0;
  attribute VERSION of sync_adc22_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc22_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc22_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc22_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc22_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc22_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc22_over_range : label is 0;
  attribute VERSION of sync_adc22_over_range : label is 0;
  attribute XPM_CDC of sync_adc22_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc22_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc22_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc22_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc22_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc22_over_vol : label is 0;
  attribute VERSION of sync_adc22_over_vol : label is 0;
  attribute XPM_CDC of sync_adc22_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc22_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc23_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc23_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc23_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc23_data_irq : label is 0;
  attribute VERSION of sync_adc23_data_irq : label is 0;
  attribute XPM_CDC of sync_adc23_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc23_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc23_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc23_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc23_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc23_fifo_irq : label is 0;
  attribute VERSION of sync_adc23_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc23_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc23_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc23_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc23_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc23_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc23_over_range : label is 0;
  attribute VERSION of sync_adc23_over_range : label is 0;
  attribute XPM_CDC of sync_adc23_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc23_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc23_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc23_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc23_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc23_over_vol : label is 0;
  attribute VERSION of sync_adc23_over_vol : label is 0;
  attribute XPM_CDC of sync_adc23_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc23_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc30_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc30_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc30_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc30_data_irq : label is 0;
  attribute VERSION of sync_adc30_data_irq : label is 0;
  attribute XPM_CDC of sync_adc30_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc30_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc30_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc30_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc30_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc30_fifo_irq : label is 0;
  attribute VERSION of sync_adc30_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc30_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc30_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc30_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc30_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc30_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc30_over_range : label is 0;
  attribute VERSION of sync_adc30_over_range : label is 0;
  attribute XPM_CDC of sync_adc30_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc30_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc30_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc30_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc30_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc30_over_vol : label is 0;
  attribute VERSION of sync_adc30_over_vol : label is 0;
  attribute XPM_CDC of sync_adc30_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc30_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc31_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc31_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc31_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc31_data_irq : label is 0;
  attribute VERSION of sync_adc31_data_irq : label is 0;
  attribute XPM_CDC of sync_adc31_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc31_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc31_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc31_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc31_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc31_fifo_irq : label is 0;
  attribute VERSION of sync_adc31_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc31_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc31_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc31_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc31_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc31_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc31_over_range : label is 0;
  attribute VERSION of sync_adc31_over_range : label is 0;
  attribute XPM_CDC of sync_adc31_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc31_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc31_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc31_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc31_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc31_over_vol : label is 0;
  attribute VERSION of sync_adc31_over_vol : label is 0;
  attribute XPM_CDC of sync_adc31_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc31_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc32_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc32_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc32_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc32_data_irq : label is 0;
  attribute VERSION of sync_adc32_data_irq : label is 0;
  attribute XPM_CDC of sync_adc32_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc32_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc32_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc32_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc32_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc32_fifo_irq : label is 0;
  attribute VERSION of sync_adc32_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc32_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc32_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc32_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc32_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc32_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc32_over_range : label is 0;
  attribute VERSION of sync_adc32_over_range : label is 0;
  attribute XPM_CDC of sync_adc32_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc32_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc32_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc32_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc32_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc32_over_vol : label is 0;
  attribute VERSION of sync_adc32_over_vol : label is 0;
  attribute XPM_CDC of sync_adc32_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc32_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc33_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc33_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc33_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc33_data_irq : label is 0;
  attribute VERSION of sync_adc33_data_irq : label is 0;
  attribute XPM_CDC of sync_adc33_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc33_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc33_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc33_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc33_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc33_fifo_irq : label is 0;
  attribute VERSION of sync_adc33_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc33_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc33_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc33_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc33_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc33_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc33_over_range : label is 0;
  attribute VERSION of sync_adc33_over_range : label is 0;
  attribute XPM_CDC of sync_adc33_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc33_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc33_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc33_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc33_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc33_over_vol : label is 0;
  attribute VERSION of sync_adc33_over_vol : label is 0;
  attribute XPM_CDC of sync_adc33_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc33_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac00_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac00_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac00_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac00_data_irq : label is 0;
  attribute VERSION of sync_dac00_data_irq : label is 0;
  attribute XPM_CDC of sync_dac00_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac00_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac00_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac00_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac00_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac00_fifo_irq : label is 0;
  attribute VERSION of sync_dac00_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac00_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac00_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac01_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac01_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac01_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac01_data_irq : label is 0;
  attribute VERSION of sync_dac01_data_irq : label is 0;
  attribute XPM_CDC of sync_dac01_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac01_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac01_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac01_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac01_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac01_fifo_irq : label is 0;
  attribute VERSION of sync_dac01_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac01_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac01_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac02_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac02_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac02_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac02_data_irq : label is 0;
  attribute VERSION of sync_dac02_data_irq : label is 0;
  attribute XPM_CDC of sync_dac02_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac02_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac02_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac02_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac02_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac02_fifo_irq : label is 0;
  attribute VERSION of sync_dac02_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac02_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac02_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac03_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac03_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac03_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac03_data_irq : label is 0;
  attribute VERSION of sync_dac03_data_irq : label is 0;
  attribute XPM_CDC of sync_dac03_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac03_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac03_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac03_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac03_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac03_fifo_irq : label is 0;
  attribute VERSION of sync_dac03_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac03_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac03_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac10_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac10_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac10_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac10_data_irq : label is 0;
  attribute VERSION of sync_dac10_data_irq : label is 0;
  attribute XPM_CDC of sync_dac10_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac10_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac10_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac10_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac10_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac10_fifo_irq : label is 0;
  attribute VERSION of sync_dac10_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac10_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac10_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac11_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac11_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac11_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac11_data_irq : label is 0;
  attribute VERSION of sync_dac11_data_irq : label is 0;
  attribute XPM_CDC of sync_dac11_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac11_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac11_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac11_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac11_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac11_fifo_irq : label is 0;
  attribute VERSION of sync_dac11_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac11_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac11_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac12_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac12_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac12_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac12_data_irq : label is 0;
  attribute VERSION of sync_dac12_data_irq : label is 0;
  attribute XPM_CDC of sync_dac12_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac12_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac12_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac12_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac12_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac12_fifo_irq : label is 0;
  attribute VERSION of sync_dac12_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac12_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac12_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac13_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac13_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac13_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac13_data_irq : label is 0;
  attribute VERSION of sync_dac13_data_irq : label is 0;
  attribute XPM_CDC of sync_dac13_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac13_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac13_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac13_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac13_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac13_fifo_irq : label is 0;
  attribute VERSION of sync_dac13_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac13_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac13_fifo_irq : label is "TRUE";
begin
  adc00_irq_sync(3 downto 0) <= \^adc00_irq_sync\(3 downto 0);
  adc01_irq_sync(2 downto 0) <= \^adc01_irq_sync\(2 downto 0);
  adc02_irq_en_reg <= \^adc02_irq_en_reg\;
  adc02_irq_sync(3 downto 0) <= \^adc02_irq_sync\(3 downto 0);
  adc03_irq_sync(3 downto 0) <= \^adc03_irq_sync\(3 downto 0);
  \adc0_slice0_irq_en_reg[15]\ <= \^adc0_slice0_irq_en_reg[15]\;
  \adc0_slice1_irq_en_reg[2]\ <= \^adc0_slice1_irq_en_reg[2]\;
  \adc0_slice2_irq_en_reg[2]\ <= \^adc0_slice2_irq_en_reg[2]\;
  \adc0_slice3_irq_en_reg[2]\ <= \^adc0_slice3_irq_en_reg[2]\;
  adc10_irq_en_reg <= \^adc10_irq_en_reg\;
  adc10_irq_sync(2 downto 0) <= \^adc10_irq_sync\(2 downto 0);
  adc11_irq_en_reg <= \^adc11_irq_en_reg\;
  adc11_irq_sync(3 downto 0) <= \^adc11_irq_sync\(3 downto 0);
  adc12_irq_en_reg <= \^adc12_irq_en_reg\;
  adc12_irq_en_reg_0 <= \^adc12_irq_en_reg_0\;
  adc13_irq_en_reg <= \^adc13_irq_en_reg\;
  adc13_irq_sync(3 downto 0) <= \^adc13_irq_sync\(3 downto 0);
  adc20_irq_en_reg <= \^adc20_irq_en_reg\;
  adc20_irq_en_reg_0 <= \^adc20_irq_en_reg_0\;
  adc20_irq_sync(3 downto 0) <= \^adc20_irq_sync\(3 downto 0);
  adc21_irq_en_reg <= \^adc21_irq_en_reg\;
  adc21_irq_sync(3 downto 0) <= \^adc21_irq_sync\(3 downto 0);
  adc22_irq_en_reg <= \^adc22_irq_en_reg\;
  adc22_irq_sync(1 downto 0) <= \^adc22_irq_sync\(1 downto 0);
  adc23_irq_en_reg <= \^adc23_irq_en_reg\;
  adc23_irq_sync(3 downto 0) <= \^adc23_irq_sync\(3 downto 0);
  adc30_irq_en_reg <= \^adc30_irq_en_reg\;
  adc30_irq_sync(3 downto 0) <= \^adc30_irq_sync\(3 downto 0);
  adc31_irq_en_reg <= \^adc31_irq_en_reg\;
  adc31_irq_sync(3 downto 0) <= \^adc31_irq_sync\(3 downto 0);
  adc32_irq_en_reg <= \^adc32_irq_en_reg\;
  adc32_irq_sync(2 downto 0) <= \^adc32_irq_sync\(2 downto 0);
  adc33_irq_en_reg <= \^adc33_irq_en_reg\;
  adc33_irq_sync(3 downto 0) <= \^adc33_irq_sync\(3 downto 0);
  \adc3_slice2_irq_en_reg[15]\ <= \^adc3_slice2_irq_en_reg[15]\;
  dac00_irq_en_reg <= \^dac00_irq_en_reg\;
  dac00_irq_sync(1 downto 0) <= \^dac00_irq_sync\(1 downto 0);
  dac01_irq_sync(1 downto 0) <= \^dac01_irq_sync\(1 downto 0);
  dac02_irq_en_reg <= \^dac02_irq_en_reg\;
  dac02_irq_sync(1 downto 0) <= \^dac02_irq_sync\(1 downto 0);
  dac03_irq_en_reg <= \^dac03_irq_en_reg\;
  dac03_irq_sync(1 downto 0) <= \^dac03_irq_sync\(1 downto 0);
  dac0_irq_en_reg <= \^dac0_irq_en_reg\;
  \dac0_slice1_irq_en_reg[14]\ <= \^dac0_slice1_irq_en_reg[14]\;
  dac10_irq_en_reg <= \^dac10_irq_en_reg\;
  dac10_irq_sync(1 downto 0) <= \^dac10_irq_sync\(1 downto 0);
  dac11_irq_en_reg <= \^dac11_irq_en_reg\;
  dac11_irq_sync(1 downto 0) <= \^dac11_irq_sync\(1 downto 0);
  dac12_irq_en_reg <= \^dac12_irq_en_reg\;
  dac12_irq_sync(1 downto 0) <= \^dac12_irq_sync\(1 downto 0);
  dac13_irq_en_reg <= \^dac13_irq_en_reg\;
  dac13_irq_sync(1 downto 0) <= \^dac13_irq_sync\(1 downto 0);
  \syncstages_ff_reg[4]\ <= \^syncstages_ff_reg[4]\;
\IP2Bus_Data[14]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_11\(2),
      I1 => adc32_stat_sync(2),
      O => \adc3_slice2_irq_en_reg[14]\
    );
\IP2Bus_Data[14]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_95\(1),
      I1 => \^adc22_irq_sync\(1),
      O => \adc2_slice2_irq_en_reg[14]\
    );
\IP2Bus_Data[14]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_67\(2),
      I1 => adc12_stat_sync(2),
      O => \adc1_slice2_irq_en_reg[14]\
    );
\IP2Bus_Data[15]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_67\(3),
      I1 => adc12_stat_sync(3),
      O => \adc1_slice2_irq_en_reg[15]\
    );
\IP2Bus_Data[15]_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_95\(2),
      I1 => adc22_stat_sync(3),
      O => \adc2_slice2_irq_en_reg[15]\
    );
\IP2Bus_Data[15]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_19\(3),
      I1 => adc01_stat_sync(3),
      O => \adc0_slice1_irq_en_reg[15]\
    );
\IP2Bus_Data[3]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => Q(1),
      I1 => adc10_stat_sync(1),
      I2 => \IP2Bus_Data[3]_i_44\(0),
      O => \adc1_slice0_irq_en_reg[3]\
    );
\IP2Bus_Data[3]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_95\(0),
      I1 => adc22_stat_sync(1),
      O => \adc2_slice2_irq_en_reg[3]\
    );
\IP2Bus_Data[3]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_67\(1),
      I1 => adc12_stat_sync(1),
      O => \adc1_slice2_irq_en_reg[3]\
    );
irq_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => irq_INST_0_i_1_n_0,
      I1 => irq_INST_0_i_2_n_0,
      I2 => \^adc02_irq_en_reg\,
      I3 => irq_enables(2),
      O => irq
    );
irq_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF4F4F"
    )
        port map (
      I0 => \^adc20_irq_en_reg\,
      I1 => irq_enables(4),
      I2 => \^dac0_irq_en_reg\,
      I3 => \^adc12_irq_en_reg\,
      I4 => irq_enables(3),
      O => irq_INST_0_i_1_n_0
    );
irq_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^adc0_slice0_irq_en_reg[15]\,
      I1 => adc00_irq_en,
      I2 => adc01_irq_en,
      I3 => \^adc0_slice1_irq_en_reg[2]\,
      I4 => adc03_irq_en,
      I5 => \^adc0_slice3_irq_en_reg[2]\,
      O => irq_INST_0_i_10_n_0
    );
irq_INST_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => adc20_irq_en,
      I1 => irq_INST_0_i_36_n_0,
      I2 => \^adc20_irq_sync\(3),
      I3 => \IP2Bus_Data[0]_i_51\(3),
      I4 => adc20_overvol_irq,
      I5 => \IP2Bus_Data[0]_i_51\(0),
      O => \^adc20_irq_en_reg_0\
    );
irq_INST_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => adc22_irq_en,
      I1 => \IP2Bus_Data[2]_i_39\,
      I2 => adc22_stat_sync(3),
      I3 => \IP2Bus_Data[15]_i_95\(2),
      I4 => adc22_stat_sync(1),
      I5 => \IP2Bus_Data[15]_i_95\(0),
      O => \^adc22_irq_en_reg\
    );
irq_INST_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => adc21_irq_en,
      I1 => irq_INST_0_i_38_n_0,
      I2 => \^adc21_irq_sync\(1),
      I3 => irq_INST_0_i_13_0(1),
      I4 => \^adc21_irq_sync\(2),
      I5 => irq_INST_0_i_13_0(2),
      O => \^adc21_irq_en_reg\
    );
irq_INST_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => adc23_irq_en,
      I1 => irq_INST_0_i_39_n_0,
      I2 => \^adc23_irq_sync\(3),
      I3 => \IP2Bus_Data[3]_i_40\(3),
      I4 => adc23_overvol_irq,
      I5 => \IP2Bus_Data[3]_i_40\(0),
      O => \^adc23_irq_en_reg\
    );
irq_INST_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0777FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_25\(0),
      I1 => \^dac01_irq_sync\(0),
      I2 => \IP2Bus_Data[1]_i_25\(1),
      I3 => \^dac01_irq_sync\(1),
      I4 => dac01_irq_en,
      O => \^dac0_slice1_irq_en_reg[14]\
    );
irq_INST_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => dac02_irq_en,
      I1 => \IP2Bus_Data[2]_i_50\(0),
      I2 => \^dac02_irq_sync\(0),
      I3 => \IP2Bus_Data[2]_i_50\(1),
      I4 => \^dac02_irq_sync\(1),
      O => \^dac02_irq_en_reg\
    );
irq_INST_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => dac03_irq_en,
      I1 => \IP2Bus_Data[3]_i_79\(0),
      I2 => \^dac03_irq_sync\(0),
      I3 => \IP2Bus_Data[3]_i_79\(1),
      I4 => \^dac03_irq_sync\(1),
      O => \^dac03_irq_en_reg\
    );
irq_INST_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F7F7F"
    )
        port map (
      I0 => dac00_irq_en,
      I1 => \IP2Bus_Data[0]_i_48\(1),
      I2 => \^dac00_irq_sync\(1),
      I3 => \IP2Bus_Data[0]_i_48\(0),
      I4 => \^dac00_irq_sync\(0),
      O => \^dac00_irq_en_reg\
    );
irq_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \^adc32_irq_en_reg\,
      I1 => irq_enables(5),
      I2 => irq_enables(1),
      I3 => \^dac12_irq_en_reg\,
      I4 => irq_enables(6),
      I5 => irq_0,
      O => irq_INST_0_i_2_n_0
    );
irq_INST_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => adc12_irq_en,
      I1 => irq_INST_0_i_40_n_0,
      I2 => adc12_stat_sync(3),
      I3 => \IP2Bus_Data[15]_i_67\(3),
      I4 => adc12_overvol_irq,
      I5 => \IP2Bus_Data[15]_i_67\(0),
      O => \^adc12_irq_en_reg_0\
    );
irq_INST_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => adc13_irq_en,
      I1 => irq_INST_0_i_41_n_0,
      I2 => \^adc13_irq_sync\(3),
      I3 => \IP2Bus_Data[3]_i_45\(3),
      I4 => adc13_overvol_irq,
      I5 => \IP2Bus_Data[3]_i_45\(0),
      O => \^adc13_irq_en_reg\
    );
irq_INST_0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => adc10_irq_en,
      I1 => irq_INST_0_i_42_n_0,
      I2 => \^adc10_irq_sync\(2),
      I3 => Q(3),
      I4 => adc10_overvol_irq,
      I5 => Q(0),
      O => \^adc10_irq_en_reg\
    );
irq_INST_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => adc11_irq_en,
      I1 => irq_INST_0_i_43_n_0,
      I2 => \^adc11_irq_sync\(3),
      I3 => \IP2Bus_Data[1]_i_61\(3),
      I4 => adc11_overvol_irq,
      I5 => \IP2Bus_Data[1]_i_61\(0),
      O => \^adc11_irq_en_reg\
    );
irq_INST_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => adc31_irq_en,
      I1 => irq_INST_0_i_44_n_0,
      I2 => \^adc31_irq_sync\(1),
      I3 => irq_INST_0_i_24_0(1),
      I4 => \^adc31_irq_sync\(2),
      I5 => irq_INST_0_i_24_0(2),
      O => \^adc31_irq_en_reg\
    );
irq_INST_0_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_11\(3),
      I1 => \^adc32_irq_sync\(2),
      I2 => \IP2Bus_Data[2]_i_11\(2),
      I3 => adc32_stat_sync(2),
      I4 => irq_INST_0_i_45_n_0,
      O => \^adc3_slice2_irq_en_reg[15]\
    );
irq_INST_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => adc33_irq_en,
      I1 => irq_INST_0_i_46_n_0,
      I2 => \^adc33_irq_sync\(2),
      I3 => irq_INST_0_i_26_0(2),
      I4 => \^adc33_irq_sync\(1),
      I5 => irq_INST_0_i_26_0(1),
      O => \^adc33_irq_en_reg\
    );
irq_INST_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => adc30_irq_en,
      I1 => irq_INST_0_i_47_n_0,
      I2 => \^adc30_irq_sync\(1),
      I3 => \IP2Bus_Data[0]_i_33\(1),
      I4 => \^adc30_irq_sync\(3),
      I5 => \IP2Bus_Data[0]_i_33\(3),
      O => \^adc30_irq_en_reg\
    );
irq_INST_0_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^dac12_irq_sync\(1),
      I1 => \IP2Bus_Data[2]_i_47\(1),
      I2 => \^dac12_irq_sync\(0),
      I3 => \IP2Bus_Data[2]_i_47\(0),
      O => \^syncstages_ff_reg[4]\
    );
irq_INST_0_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => dac11_irq_en,
      I1 => \IP2Bus_Data[1]_i_22\(0),
      I2 => \^dac11_irq_sync\(0),
      I3 => \IP2Bus_Data[1]_i_22\(1),
      I4 => \^dac11_irq_sync\(1),
      O => \^dac11_irq_en_reg\
    );
irq_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => adc02_irq_en,
      I1 => \^adc0_slice2_irq_en_reg[2]\,
      I2 => adc0_cmn_irq_en,
      I3 => adc0_powerup_state_irq,
      I4 => irq_INST_0_i_10_n_0,
      O => \^adc02_irq_en_reg\
    );
irq_INST_0_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => dac10_irq_en,
      I1 => \IP2Bus_Data[0]_i_43\(0),
      I2 => \^dac10_irq_sync\(0),
      I3 => \IP2Bus_Data[0]_i_43\(1),
      I4 => \^dac10_irq_sync\(1),
      O => \^dac10_irq_en_reg\
    );
irq_INST_0_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => dac13_irq_en,
      I1 => \IP2Bus_Data[3]_i_60\(0),
      I2 => \^dac13_irq_sync\(0),
      I3 => \IP2Bus_Data[3]_i_60\(1),
      I4 => \^dac13_irq_sync\(1),
      O => \^dac13_irq_en_reg\
    );
irq_INST_0_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc02_irq_sync\(2),
      I1 => \IP2Bus_Data[2]_i_32\(2),
      I2 => \^adc02_irq_sync\(1),
      I3 => \IP2Bus_Data[2]_i_32\(1),
      O => irq_INST_0_i_32_n_0
    );
irq_INST_0_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_40\(3),
      I1 => \^adc00_irq_sync\(3),
      I2 => \IP2Bus_Data[0]_i_40\(2),
      I3 => \^adc00_irq_sync\(2),
      I4 => irq_INST_0_i_48_n_0,
      O => \^adc0_slice0_irq_en_reg[15]\
    );
irq_INST_0_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_19\(0),
      I1 => adc01_overvol_irq,
      I2 => \IP2Bus_Data[15]_i_19\(3),
      I3 => adc01_stat_sync(3),
      I4 => irq_INST_0_i_49_n_0,
      O => \^adc0_slice1_irq_en_reg[2]\
    );
irq_INST_0_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => irq_INST_0_i_35_0(0),
      I1 => adc03_overvol_irq,
      I2 => irq_INST_0_i_35_0(2),
      I3 => \^adc03_irq_sync\(2),
      I4 => irq_INST_0_i_50_n_0,
      O => \^adc0_slice3_irq_en_reg[2]\
    );
irq_INST_0_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc20_irq_sync\(1),
      I1 => \IP2Bus_Data[0]_i_51\(1),
      I2 => \^adc20_irq_sync\(2),
      I3 => \IP2Bus_Data[0]_i_51\(2),
      O => irq_INST_0_i_36_n_0
    );
irq_INST_0_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc21_irq_sync\(3),
      I1 => irq_INST_0_i_13_0(3),
      I2 => adc21_overvol_irq,
      I3 => irq_INST_0_i_13_0(0),
      O => irq_INST_0_i_38_n_0
    );
irq_INST_0_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc23_irq_sync\(1),
      I1 => \IP2Bus_Data[3]_i_40\(1),
      I2 => \^adc23_irq_sync\(2),
      I3 => \IP2Bus_Data[3]_i_40\(2),
      O => irq_INST_0_i_39_n_0
    );
irq_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^adc20_irq_en_reg_0\,
      I1 => \^adc22_irq_en_reg\,
      I2 => \^adc21_irq_en_reg\,
      I3 => \^adc23_irq_en_reg\,
      O => \^adc20_irq_en_reg\
    );
irq_INST_0_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => adc12_stat_sync(1),
      I1 => \IP2Bus_Data[15]_i_67\(1),
      I2 => adc12_stat_sync(2),
      I3 => \IP2Bus_Data[15]_i_67\(2),
      O => irq_INST_0_i_40_n_0
    );
irq_INST_0_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc13_irq_sync\(1),
      I1 => \IP2Bus_Data[3]_i_45\(1),
      I2 => \^adc13_irq_sync\(2),
      I3 => \IP2Bus_Data[3]_i_45\(2),
      O => irq_INST_0_i_41_n_0
    );
irq_INST_0_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => adc10_stat_sync(1),
      I1 => Q(1),
      I2 => \^adc10_irq_sync\(1),
      I3 => Q(2),
      O => irq_INST_0_i_42_n_0
    );
irq_INST_0_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc11_irq_sync\(1),
      I1 => \IP2Bus_Data[1]_i_61\(1),
      I2 => \^adc11_irq_sync\(2),
      I3 => \IP2Bus_Data[1]_i_61\(2),
      O => irq_INST_0_i_43_n_0
    );
irq_INST_0_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc31_irq_sync\(3),
      I1 => irq_INST_0_i_24_0(3),
      I2 => adc31_overvol_irq,
      I3 => irq_INST_0_i_24_0(0),
      O => irq_INST_0_i_44_n_0
    );
irq_INST_0_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc32_irq_sync\(1),
      I1 => \IP2Bus_Data[2]_i_11\(1),
      I2 => adc32_overvol_irq,
      I3 => \IP2Bus_Data[2]_i_11\(0),
      O => irq_INST_0_i_45_n_0
    );
irq_INST_0_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc33_irq_sync\(3),
      I1 => irq_INST_0_i_26_0(3),
      I2 => adc33_overvol_irq,
      I3 => irq_INST_0_i_26_0(0),
      O => irq_INST_0_i_46_n_0
    );
irq_INST_0_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc30_irq_sync\(2),
      I1 => \IP2Bus_Data[0]_i_33\(2),
      I2 => adc30_overvol_irq,
      I3 => \IP2Bus_Data[0]_i_33\(0),
      O => irq_INST_0_i_47_n_0
    );
irq_INST_0_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc00_irq_sync\(1),
      I1 => \IP2Bus_Data[0]_i_40\(1),
      I2 => adc00_overvol_irq,
      I3 => \IP2Bus_Data[0]_i_40\(0),
      O => irq_INST_0_i_48_n_0
    );
irq_INST_0_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc01_irq_sync\(1),
      I1 => \IP2Bus_Data[15]_i_19\(1),
      I2 => \^adc01_irq_sync\(2),
      I3 => \IP2Bus_Data[15]_i_19\(2),
      O => irq_INST_0_i_49_n_0
    );
irq_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000FFFFFFFF"
    )
        port map (
      I0 => \^dac0_slice1_irq_en_reg[14]\,
      I1 => \^dac02_irq_en_reg\,
      I2 => \^dac03_irq_en_reg\,
      I3 => \IP2Bus_Data[0]_i_9\,
      I4 => \^dac00_irq_en_reg\,
      I5 => irq_enables(0),
      O => \^dac0_irq_en_reg\
    );
irq_INST_0_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc03_irq_sync\(1),
      I1 => irq_INST_0_i_35_0(1),
      I2 => \^adc03_irq_sync\(3),
      I3 => irq_INST_0_i_35_0(3),
      O => irq_INST_0_i_50_n_0
    );
irq_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^adc12_irq_en_reg_0\,
      I1 => \^adc13_irq_en_reg\,
      I2 => \^adc10_irq_en_reg\,
      I3 => \^adc11_irq_en_reg\,
      O => \^adc12_irq_en_reg\
    );
irq_INST_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000051"
    )
        port map (
      I0 => \^adc31_irq_en_reg\,
      I1 => adc32_irq_en,
      I2 => \^adc3_slice2_irq_en_reg[15]\,
      I3 => \^adc33_irq_en_reg\,
      I4 => \^adc30_irq_en_reg\,
      O => \^adc32_irq_en_reg\
    );
irq_INST_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
        port map (
      I0 => dac12_irq_en,
      I1 => \^syncstages_ff_reg[4]\,
      I2 => \^dac11_irq_en_reg\,
      I3 => \^dac10_irq_en_reg\,
      I4 => \^dac13_irq_en_reg\,
      O => \^dac12_irq_en_reg\
    );
irq_INST_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_32\(0),
      I1 => adc02_overvol_irq,
      I2 => \IP2Bus_Data[2]_i_32\(3),
      I3 => \^adc02_irq_sync\(3),
      I4 => irq_INST_0_i_32_n_0,
      O => \^adc0_slice2_irq_en_reg[2]\
    );
sync_adc00_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc00_irq_sync\(2),
      src_clk => '0',
      src_in => adc00_irq(2)
    );
sync_adc00_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc00_irq_sync\(3),
      src_clk => '0',
      src_in => adc00_irq(3)
    );
sync_adc00_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc00_irq_sync\(1),
      src_clk => '0',
      src_in => adc00_irq(1)
    );
sync_adc00_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc00_irq_sync\(0),
      src_clk => '0',
      src_in => adc00_irq(0)
    );
sync_adc01_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc01_irq_sync\(2),
      src_clk => '0',
      src_in => adc01_irq(2)
    );
sync_adc01_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc01_stat_sync(3),
      src_clk => '0',
      src_in => adc01_irq(3)
    );
sync_adc01_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc01_irq_sync\(1),
      src_clk => '0',
      src_in => adc01_irq(1)
    );
sync_adc01_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc01_irq_sync\(0),
      src_clk => '0',
      src_in => adc01_irq(0)
    );
sync_adc02_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc02_irq_sync\(2),
      src_clk => '0',
      src_in => adc02_irq(2)
    );
sync_adc02_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc02_irq_sync\(3),
      src_clk => '0',
      src_in => adc02_irq(3)
    );
sync_adc02_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc02_irq_sync\(1),
      src_clk => '0',
      src_in => adc02_irq(1)
    );
sync_adc02_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc02_irq_sync\(0),
      src_clk => '0',
      src_in => adc02_irq(0)
    );
sync_adc03_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc03_irq_sync\(2),
      src_clk => '0',
      src_in => adc03_irq(2)
    );
sync_adc03_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc03_irq_sync\(3),
      src_clk => '0',
      src_in => adc03_irq(3)
    );
sync_adc03_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc03_irq_sync\(1),
      src_clk => '0',
      src_in => adc03_irq(1)
    );
sync_adc03_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc03_irq_sync\(0),
      src_clk => '0',
      src_in => adc03_irq(0)
    );
sync_adc10_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc10_irq_sync\(1),
      src_clk => '0',
      src_in => adc10_irq(2)
    );
sync_adc10_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc10_irq_sync\(2),
      src_clk => '0',
      src_in => adc10_irq(3)
    );
sync_adc10_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc10_stat_sync(1),
      src_clk => '0',
      src_in => adc10_irq(1)
    );
sync_adc10_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc10_irq_sync\(0),
      src_clk => '0',
      src_in => adc10_irq(0)
    );
sync_adc11_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc11_irq_sync\(2),
      src_clk => '0',
      src_in => adc11_irq(2)
    );
sync_adc11_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc11_irq_sync\(3),
      src_clk => '0',
      src_in => adc11_irq(3)
    );
sync_adc11_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc11_irq_sync\(1),
      src_clk => '0',
      src_in => adc11_irq(1)
    );
sync_adc11_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc11_irq_sync\(0),
      src_clk => '0',
      src_in => adc11_irq(0)
    );
sync_adc12_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc12_stat_sync(2),
      src_clk => '0',
      src_in => adc12_irq(2)
    );
sync_adc12_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc12_stat_sync(3),
      src_clk => '0',
      src_in => adc12_irq(3)
    );
sync_adc12_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc12_stat_sync(1),
      src_clk => '0',
      src_in => adc12_irq(1)
    );
sync_adc12_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc12_irq_sync(0),
      src_clk => '0',
      src_in => adc12_irq(0)
    );
sync_adc13_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc13_irq_sync\(2),
      src_clk => '0',
      src_in => adc13_irq(2)
    );
sync_adc13_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc13_irq_sync\(3),
      src_clk => '0',
      src_in => adc13_irq(3)
    );
sync_adc13_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc13_irq_sync\(1),
      src_clk => '0',
      src_in => adc13_irq(1)
    );
sync_adc13_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc13_irq_sync\(0),
      src_clk => '0',
      src_in => adc13_irq(0)
    );
sync_adc20_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc20_irq_sync\(2),
      src_clk => '0',
      src_in => adc20_irq(2)
    );
sync_adc20_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc20_irq_sync\(3),
      src_clk => '0',
      src_in => adc20_irq(3)
    );
sync_adc20_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc20_irq_sync\(1),
      src_clk => '0',
      src_in => adc20_irq(1)
    );
sync_adc20_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc20_irq_sync\(0),
      src_clk => '0',
      src_in => adc20_irq(0)
    );
sync_adc21_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc21_irq_sync\(2),
      src_clk => '0',
      src_in => adc21_irq(2)
    );
sync_adc21_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc21_irq_sync\(3),
      src_clk => '0',
      src_in => adc21_irq(3)
    );
sync_adc21_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc21_irq_sync\(1),
      src_clk => '0',
      src_in => adc21_irq(1)
    );
sync_adc21_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc21_irq_sync\(0),
      src_clk => '0',
      src_in => adc21_irq(0)
    );
sync_adc22_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc22_irq_sync\(1),
      src_clk => '0',
      src_in => adc22_irq(2)
    );
sync_adc22_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc22_stat_sync(3),
      src_clk => '0',
      src_in => adc22_irq(3)
    );
sync_adc22_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc22_stat_sync(1),
      src_clk => '0',
      src_in => adc22_irq(1)
    );
sync_adc22_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc22_irq_sync\(0),
      src_clk => '0',
      src_in => adc22_irq(0)
    );
sync_adc23_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc23_irq_sync\(2),
      src_clk => '0',
      src_in => adc23_irq(2)
    );
sync_adc23_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc23_irq_sync\(3),
      src_clk => '0',
      src_in => adc23_irq(3)
    );
sync_adc23_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc23_irq_sync\(1),
      src_clk => '0',
      src_in => adc23_irq(1)
    );
sync_adc23_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc23_irq_sync\(0),
      src_clk => '0',
      src_in => adc23_irq(0)
    );
sync_adc30_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc30_irq_sync\(2),
      src_clk => '0',
      src_in => adc30_irq(2)
    );
sync_adc30_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc30_irq_sync\(3),
      src_clk => '0',
      src_in => adc30_irq(3)
    );
sync_adc30_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc30_irq_sync\(1),
      src_clk => '0',
      src_in => adc30_irq(1)
    );
sync_adc30_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc30_irq_sync\(0),
      src_clk => '0',
      src_in => adc30_irq(0)
    );
sync_adc31_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc31_irq_sync\(2),
      src_clk => '0',
      src_in => adc31_irq(2)
    );
sync_adc31_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc31_irq_sync\(3),
      src_clk => '0',
      src_in => adc31_irq(3)
    );
sync_adc31_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc31_irq_sync\(1),
      src_clk => '0',
      src_in => adc31_irq(1)
    );
sync_adc31_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc31_irq_sync\(0),
      src_clk => '0',
      src_in => adc31_irq(0)
    );
sync_adc32_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc32_stat_sync(2),
      src_clk => '0',
      src_in => adc32_irq(2)
    );
sync_adc32_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc32_irq_sync\(2),
      src_clk => '0',
      src_in => adc32_irq(3)
    );
sync_adc32_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc32_irq_sync\(1),
      src_clk => '0',
      src_in => adc32_irq(1)
    );
sync_adc32_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc32_irq_sync\(0),
      src_clk => '0',
      src_in => adc32_irq(0)
    );
sync_adc33_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc33_irq_sync\(2),
      src_clk => '0',
      src_in => adc33_irq(2)
    );
sync_adc33_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc33_irq_sync\(3),
      src_clk => '0',
      src_in => adc33_irq(3)
    );
sync_adc33_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc33_irq_sync\(1),
      src_clk => '0',
      src_in => adc33_irq(1)
    );
sync_adc33_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc33_irq_sync\(0),
      src_clk => '0',
      src_in => adc33_irq(0)
    );
sync_dac00_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac00_irq_sync\(0),
      src_clk => '0',
      src_in => dac00_irq(0)
    );
sync_dac00_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac00_irq_sync\(1),
      src_clk => '0',
      src_in => dac00_irq(1)
    );
sync_dac01_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac01_irq_sync\(0),
      src_clk => '0',
      src_in => dac01_irq(0)
    );
sync_dac01_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac01_irq_sync\(1),
      src_clk => '0',
      src_in => dac01_irq(1)
    );
sync_dac02_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac02_irq_sync\(0),
      src_clk => '0',
      src_in => dac02_irq(0)
    );
sync_dac02_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac02_irq_sync\(1),
      src_clk => '0',
      src_in => dac02_irq(1)
    );
sync_dac03_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac03_irq_sync\(0),
      src_clk => '0',
      src_in => dac03_irq(0)
    );
sync_dac03_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac03_irq_sync\(1),
      src_clk => '0',
      src_in => dac03_irq(1)
    );
sync_dac10_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac10_irq_sync\(0),
      src_clk => '0',
      src_in => dac10_irq(0)
    );
sync_dac10_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac10_irq_sync\(1),
      src_clk => '0',
      src_in => dac10_irq(1)
    );
sync_dac11_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac11_irq_sync\(0),
      src_clk => '0',
      src_in => dac11_irq(0)
    );
sync_dac11_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac11_irq_sync\(1),
      src_clk => '0',
      src_in => dac11_irq(1)
    );
sync_dac12_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac12_irq_sync\(0),
      src_clk => '0',
      src_in => dac12_irq(0)
    );
sync_dac12_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac12_irq_sync\(1),
      src_clk => '0',
      src_in => dac12_irq(1)
    );
sync_dac13_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac13_irq_sync\(0),
      src_clk => '0',
      src_in => dac13_irq(0)
    );
sync_dac13_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac13_irq_sync\(1),
      src_clk => '0',
      src_in => dac13_irq(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_overvol_irq is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    axi_RdAck0 : out STD_LOGIC;
    \adc1_slice2_irq_en_reg[2]\ : out STD_LOGIC;
    adc12_overvol_irq : out STD_LOGIC;
    adc22_overvol_out_reg_0 : out STD_LOGIC;
    \adc2_slice2_irq_en_reg[2]\ : out STD_LOGIC;
    axi_read_req_r : out STD_LOGIC;
    axi_read_req_tog_reg : out STD_LOGIC;
    adc00_overvol_irq : out STD_LOGIC;
    adc01_overvol_irq : out STD_LOGIC;
    adc02_overvol_irq : out STD_LOGIC;
    adc03_overvol_irq : out STD_LOGIC;
    adc10_overvol_irq : out STD_LOGIC;
    adc11_overvol_irq : out STD_LOGIC;
    adc13_overvol_irq : out STD_LOGIC;
    adc20_overvol_irq : out STD_LOGIC;
    adc21_overvol_irq : out STD_LOGIC;
    adc23_overvol_irq : out STD_LOGIC;
    adc30_overvol_irq : out STD_LOGIC;
    adc31_overvol_irq : out STD_LOGIC;
    adc32_overvol_irq : out STD_LOGIC;
    adc33_overvol_irq : out STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    axi_RdAck_reg_1 : in STD_LOGIC;
    axi_RdAck_reg_2 : in STD_LOGIC;
    axi_RdAck_reg_3 : in STD_LOGIC;
    axi_RdAck_i_4 : in STD_LOGIC;
    axi_RdAck_i_4_0 : in STD_LOGIC;
    axi_RdAck_i_7 : in STD_LOGIC;
    axi_RdAck_i_7_0 : in STD_LOGIC;
    read_ack_tog : in STD_LOGIC;
    read_ack_tog_r : in STD_LOGIC;
    axi_RdAck_r : in STD_LOGIC;
    axi_RdAck_i_5 : in STD_LOGIC;
    axi_RdAck_i_5_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    irq_INST_0_i_12 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc22_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_read_req_r_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_read_req_r_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_read_req_r_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_done : in STD_LOGIC;
    adc01_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc13_overvol_out_reg_0 : in STD_LOGIC;
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc12_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc23_overvol_out_reg_0 : in STD_LOGIC;
    adc21_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc23_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc33_overvol_out_reg_0 : in STD_LOGIC;
    adc31_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc33_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC;
    axi_read_req_tog_reg_2 : in STD_LOGIC;
    axi_read_req_tog_reg_3 : in STD_LOGIC;
    axi_read_req_tog_reg_4 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_overvol_irq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_overvol_irq is
  signal \^adc00_overvol_irq\ : STD_LOGIC;
  signal \^adc01_overvol_irq\ : STD_LOGIC;
  signal \^adc02_overvol_irq\ : STD_LOGIC;
  signal \^adc03_overvol_irq\ : STD_LOGIC;
  signal \^adc10_overvol_irq\ : STD_LOGIC;
  signal \^adc11_overvol_irq\ : STD_LOGIC;
  signal \^adc12_overvol_irq\ : STD_LOGIC;
  signal \^adc13_overvol_irq\ : STD_LOGIC;
  signal \^adc20_overvol_irq\ : STD_LOGIC;
  signal adc21_overvol_ack : STD_LOGIC;
  signal \^adc21_overvol_irq\ : STD_LOGIC;
  signal adc22_overvol_irq : STD_LOGIC;
  signal \^adc23_overvol_irq\ : STD_LOGIC;
  signal \^adc30_overvol_irq\ : STD_LOGIC;
  signal \^adc31_overvol_irq\ : STD_LOGIC;
  signal \^adc32_overvol_irq\ : STD_LOGIC;
  signal \^adc33_overvol_irq\ : STD_LOGIC;
  signal i_adc00_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc00_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc01_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc01_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc01_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc02_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc02_overvol_ack_n_3 : STD_LOGIC;
  signal i_adc03_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc03_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc10_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc10_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc11_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc11_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc12_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc12_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc12_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc13_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc13_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc13_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc20_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc20_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc21_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc22_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc22_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc23_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc23_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc23_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc30_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc31_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc31_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc32_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc33_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc33_overvol_ack_n_2 : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_74\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of irq_INST_0_i_37 : label is "soft_lutpair188";
begin
  adc00_overvol_irq <= \^adc00_overvol_irq\;
  adc01_overvol_irq <= \^adc01_overvol_irq\;
  adc02_overvol_irq <= \^adc02_overvol_irq\;
  adc03_overvol_irq <= \^adc03_overvol_irq\;
  adc10_overvol_irq <= \^adc10_overvol_irq\;
  adc11_overvol_irq <= \^adc11_overvol_irq\;
  adc12_overvol_irq <= \^adc12_overvol_irq\;
  adc13_overvol_irq <= \^adc13_overvol_irq\;
  adc20_overvol_irq <= \^adc20_overvol_irq\;
  adc21_overvol_irq <= \^adc21_overvol_irq\;
  adc23_overvol_irq <= \^adc23_overvol_irq\;
  adc30_overvol_irq <= \^adc30_overvol_irq\;
  adc31_overvol_irq <= \^adc31_overvol_irq\;
  adc32_overvol_irq <= \^adc32_overvol_irq\;
  adc33_overvol_irq <= \^adc33_overvol_irq\;
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
\IP2Bus_Data[2]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => irq_INST_0_i_12(0),
      I1 => adc22_overvol_irq,
      O => \adc2_slice2_irq_en_reg[2]\
    );
\IP2Bus_Data[2]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^adc12_overvol_irq\,
      O => \adc1_slice2_irq_en_reg[2]\
    );
adc00_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc00_overvol_ack_n_1,
      Q => \^adc00_overvol_irq\,
      R => '0'
    );
adc01_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc01_overvol_ack_n_2,
      Q => \^adc01_overvol_irq\,
      R => '0'
    );
adc02_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc02_overvol_ack_n_3,
      Q => \^adc02_overvol_irq\,
      R => '0'
    );
adc03_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc03_overvol_ack_n_1,
      Q => \^adc03_overvol_irq\,
      R => '0'
    );
adc10_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc10_overvol_ack_n_1,
      Q => \^adc10_overvol_irq\,
      R => '0'
    );
adc11_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc11_overvol_ack_n_1,
      Q => \^adc11_overvol_irq\,
      R => '0'
    );
adc12_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc12_overvol_ack_n_2,
      Q => \^adc12_overvol_irq\,
      R => '0'
    );
adc13_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc13_overvol_ack_n_2,
      Q => \^adc13_overvol_irq\,
      R => '0'
    );
adc20_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc20_overvol_ack_n_1,
      Q => \^adc20_overvol_irq\,
      R => '0'
    );
adc21_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc21_overvol_ack_n_0,
      Q => \^adc21_overvol_irq\,
      R => '0'
    );
adc22_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc22_overvol_ack_n_1,
      Q => adc22_overvol_irq,
      R => '0'
    );
adc23_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc23_overvol_ack_n_2,
      Q => \^adc23_overvol_irq\,
      R => '0'
    );
adc30_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc30_overvol_ack_n_1,
      Q => \^adc30_overvol_irq\,
      R => '0'
    );
adc31_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc31_overvol_ack_n_1,
      Q => \^adc31_overvol_irq\,
      R => '0'
    );
adc32_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc32_overvol_ack_n_0,
      Q => \^adc32_overvol_irq\,
      R => '0'
    );
adc33_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc33_overvol_ack_n_2,
      Q => \^adc33_overvol_irq\,
      R => '0'
    );
i_adc00_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_14
     port map (
      adc00_irq_sync(0) => adc00_irq_sync(0),
      adc00_overvol_irq => \^adc00_overvol_irq\,
      adc00_overvol_out_reg => i_adc00_overvol_ack_n_1,
      adc0_done => adc0_done,
      axi_RdAck_reg => axi_RdAck_reg_0,
      axi_RdAck_reg_0 => axi_RdAck_reg_1,
      axi_RdAck_reg_1 => i_adc20_overvol_ack_n_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg(0),
      read_ack_tog_r_reg_0 => \^s_axi_aresetn_0\,
      read_ack_tog_reg_0 => i_adc00_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc01_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_15
     port map (
      adc01_irq_sync(0) => adc01_irq_sync(0),
      adc01_overvol_irq => \^adc01_overvol_irq\,
      adc01_overvol_out_reg => i_adc01_overvol_ack_n_2,
      adc0_done => adc0_done,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg(1),
      read_ack_tog_r_reg_0 => i_adc01_overvol_ack_n_1,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      read_ack_tog_reg_0 => i_adc01_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc02_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_16
     port map (
      adc02_irq_sync(0) => adc02_irq_sync(0),
      adc02_overvol_irq => \^adc02_overvol_irq\,
      adc02_overvol_out_reg => i_adc02_overvol_ack_n_3,
      adc0_done => adc0_done,
      axi_RdAck_reg => i_adc01_overvol_ack_n_0,
      axi_RdAck_reg_0 => i_adc01_overvol_ack_n_1,
      axi_RdAck_reg_1 => i_adc33_overvol_ack_n_1,
      axi_RdAck_reg_2 => i_adc11_overvol_ack_n_0,
      axi_read_req_r => axi_read_req_r,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg(2),
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_4,
      read_ack_tog_r_reg_0 => \^s_axi_aresetn_0\,
      read_ack_tog_reg_0 => i_adc02_overvol_ack_n_2,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc03_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_17
     port map (
      adc03_irq_sync(0) => adc03_irq_sync(0),
      adc03_overvol_irq => \^adc03_overvol_irq\,
      adc03_overvol_out_reg => i_adc03_overvol_ack_n_1,
      adc0_done => adc0_done,
      axi_RdAck_reg => axi_RdAck_reg_2,
      axi_RdAck_reg_0 => axi_RdAck_reg_3,
      axi_RdAck_reg_1 => i_adc31_overvol_ack_n_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg(3),
      read_ack_tog_r_reg_0 => \^s_axi_aresetn_0\,
      read_ack_tog_reg_0 => i_adc03_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc10_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_18
     port map (
      adc10_irq_sync(0) => adc10_irq_sync(0),
      adc10_overvol_irq => \^adc10_overvol_irq\,
      adc10_overvol_out_reg => i_adc10_overvol_ack_n_1,
      adc10_overvol_out_reg_0 => adc13_overvol_out_reg_0,
      axi_RdAck_reg => i_adc23_overvol_ack_n_0,
      axi_RdAck_reg_0 => i_adc23_overvol_ack_n_1,
      axi_RdAck_reg_1 => i_adc22_overvol_ack_n_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_0(0),
      read_ack_tog_r_reg_0 => \^s_axi_aresetn_0\,
      read_ack_tog_reg_0 => i_adc10_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc11_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_19
     port map (
      adc11_irq_sync(0) => adc11_irq_sync(0),
      adc11_overvol_irq => \^adc11_overvol_irq\,
      adc11_overvol_out_reg => i_adc11_overvol_ack_n_1,
      adc11_overvol_out_reg_0 => adc13_overvol_out_reg_0,
      axi_RdAck_i_7 => i_adc12_overvol_ack_n_1,
      axi_RdAck_i_7_0 => i_adc12_overvol_ack_n_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_0(1),
      read_ack_tog_r_reg_0 => i_adc11_overvol_ack_n_0,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc12_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_20
     port map (
      adc12_irq_sync(0) => adc12_irq_sync(0),
      adc12_overvol_irq => \^adc12_overvol_irq\,
      adc12_overvol_out_reg => i_adc12_overvol_ack_n_2,
      adc12_overvol_out_reg_0 => adc13_overvol_out_reg_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_0(2),
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg_2,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_1,
      read_ack_tog_r_reg_0 => i_adc12_overvol_ack_n_1,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      read_ack_tog_reg_0 => i_adc12_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc13_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_21
     port map (
      adc13_irq_sync(0) => adc13_irq_sync(0),
      adc13_overvol_irq => \^adc13_overvol_irq\,
      adc13_overvol_out_reg => i_adc13_overvol_ack_n_2,
      adc13_overvol_out_reg_0 => adc13_overvol_out_reg_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_0(3),
      read_ack_tog_r_reg_0 => i_adc13_overvol_ack_n_1,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      read_ack_tog_reg_0 => i_adc13_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc20_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_22
     port map (
      adc20_irq_sync(0) => adc20_irq_sync(0),
      adc20_overvol_irq => \^adc20_overvol_irq\,
      adc20_overvol_out_reg => i_adc20_overvol_ack_n_1,
      adc20_overvol_out_reg_0 => adc23_overvol_out_reg_0,
      axi_RdAck_i_4 => axi_RdAck_i_4,
      axi_RdAck_i_4_0 => axi_RdAck_i_4_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_1(0),
      read_ack_tog_r_reg_0 => i_adc20_overvol_ack_n_0,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc21_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_23
     port map (
      adc21_irq_sync(0) => adc21_irq_sync(0),
      adc21_overvol_ack => adc21_overvol_ack,
      adc21_overvol_irq => \^adc21_overvol_irq\,
      adc21_overvol_out_reg => i_adc21_overvol_ack_n_0,
      adc21_overvol_out_reg_0 => adc23_overvol_out_reg_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_1(1),
      read_ack_tog_r_reg_0 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc22_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_24
     port map (
      adc22_irq_sync(0) => adc22_irq_sync(0),
      adc22_overvol_irq => adc22_overvol_irq,
      adc22_overvol_out_reg => i_adc22_overvol_ack_n_1,
      adc22_overvol_out_reg_0 => adc23_overvol_out_reg_0,
      axi_RdAck_i_6 => i_adc13_overvol_ack_n_1,
      axi_RdAck_i_6_0 => i_adc13_overvol_ack_n_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_1(2),
      read_ack_tog_r_reg_0 => i_adc22_overvol_ack_n_0,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc23_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_25
     port map (
      adc23_irq_sync(0) => adc23_irq_sync(0),
      adc23_overvol_irq => \^adc23_overvol_irq\,
      adc23_overvol_out_reg => i_adc23_overvol_ack_n_2,
      adc23_overvol_out_reg_0 => adc23_overvol_out_reg_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_1(3),
      read_ack_tog_r_reg_0 => i_adc23_overvol_ack_n_1,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      read_ack_tog_reg_0 => i_adc23_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc30_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_26
     port map (
      adc21_overvol_ack => adc21_overvol_ack,
      adc30_irq_sync(0) => adc30_irq_sync(0),
      adc30_overvol_irq => \^adc30_overvol_irq\,
      adc30_overvol_out_reg => i_adc30_overvol_ack_n_1,
      adc30_overvol_out_reg_0 => adc33_overvol_out_reg_0,
      axi_RdAck0 => axi_RdAck0,
      axi_RdAck_r => axi_RdAck_r,
      axi_RdAck_reg => axi_RdAck_reg,
      axi_RdAck_reg_0 => i_adc00_overvol_ack_n_0,
      axi_RdAck_reg_1 => i_adc03_overvol_ack_n_0,
      axi_RdAck_reg_2 => i_adc10_overvol_ack_n_0,
      axi_RdAck_reg_3 => i_adc02_overvol_ack_n_2,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_2(0),
      read_ack_tog => read_ack_tog,
      read_ack_tog_r => read_ack_tog_r,
      read_ack_tog_r_reg_0 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc31_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_27
     port map (
      adc31_irq_sync(0) => adc31_irq_sync(0),
      adc31_overvol_irq => \^adc31_overvol_irq\,
      adc31_overvol_out_reg => i_adc31_overvol_ack_n_1,
      adc31_overvol_out_reg_0 => adc33_overvol_out_reg_0,
      axi_RdAck_i_5 => axi_RdAck_i_5,
      axi_RdAck_i_5_0 => axi_RdAck_i_5_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_2(1),
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg_0,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_3,
      read_ack_tog_r_reg_0 => i_adc31_overvol_ack_n_0,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc32_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_28
     port map (
      adc32_irq_sync(0) => adc32_irq_sync(0),
      adc32_overvol_irq => \^adc32_overvol_irq\,
      adc32_overvol_out_reg => i_adc32_overvol_ack_n_0,
      adc32_overvol_out_reg_0 => adc33_overvol_out_reg_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_2(2),
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg_0,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_1,
      read_ack_tog_r_reg_0 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc33_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_29
     port map (
      adc33_irq_sync(0) => adc33_irq_sync(0),
      adc33_overvol_irq => \^adc33_overvol_irq\,
      adc33_overvol_out_reg => i_adc33_overvol_ack_n_2,
      adc33_overvol_out_reg_0 => adc33_overvol_out_reg_0,
      axi_RdAck_i_7 => axi_RdAck_i_7,
      axi_RdAck_i_7_0 => axi_RdAck_i_7_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_2(3),
      read_ack_tog_r_reg_0 => i_adc33_overvol_ack_n_1,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => \^s_axi_aresetn_0\
    );
irq_INST_0_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => adc22_overvol_irq,
      I1 => irq_INST_0_i_12(0),
      I2 => adc22_irq_sync(1),
      I3 => irq_INST_0_i_12(1),
      O => adc22_overvol_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm is
  port (
    adc0_reset_i : out STD_LOGIC;
    adc0_signal_lost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_drpen_por : out STD_LOGIC;
    adc0_drpwe_por : out STD_LOGIC;
    adc0_sm_reset_i_0 : out STD_LOGIC;
    adc0_done_i_0 : out STD_LOGIC;
    adc0_por_req : out STD_LOGIC;
    bgt_sm_start_adc : out STD_LOGIC;
    adc0_cal_start : out STD_LOGIC;
    adc0_powerup_state_interrupt : out STD_LOGIC;
    \FSM_sequential_por_sm_state_reg[1]_0\ : out STD_LOGIC;
    \mem_addr_reg[4]_0\ : out STD_LOGIC;
    \mem_addr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \mem_addr_reg[0]_0\ : out STD_LOGIC;
    \mem_addr_reg[2]_0\ : out STD_LOGIC;
    \mem_addr_reg[4]_1\ : out STD_LOGIC;
    \mem_addr_reg[4]_2\ : out STD_LOGIC;
    sm_reset_pulse0 : out STD_LOGIC;
    \const_operation_reg[5]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \const_operation_reg[5]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_bgt_reset_i : out STD_LOGIC;
    adc0_sm_reset_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    signal_high_adc0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \const_operation_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    \mem_data_adc0_reg[17]\ : out STD_LOGIC;
    cleared_reg_0 : out STD_LOGIC;
    \rdata_reg[8]_0\ : out STD_LOGIC;
    \mem_data_adc0_reg[10]\ : out STD_LOGIC;
    \mem_data_adc0_reg[16]\ : out STD_LOGIC;
    \mem_data_adc0_reg[22]\ : out STD_LOGIC;
    \FSM_sequential_por_sm_state_reg[2]_0\ : out STD_LOGIC;
    \mem_data_adc0_reg[16]_0\ : out STD_LOGIC;
    \drpaddr_por_reg[10]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \drpdi_por_i_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_bg_cal_en_written : out STD_LOGIC;
    adc0_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc1_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    signal_lost : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_por_gnt : in STD_LOGIC;
    adc0_drprdy_por : in STD_LOGIC;
    powerup_state_r_reg_0 : in STD_LOGIC;
    clocks_ok_r_reg_0 : in STD_LOGIC;
    power_ok_r_reg_0 : in STD_LOGIC;
    adc0_cal_done : in STD_LOGIC;
    \por_timer_start_val_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \por_timer_start_val_reg[2]_1\ : in STD_LOGIC;
    \por_timer_start_val_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_pulse_reg : in STD_LOGIC;
    sm_reset_r : in STD_LOGIC;
    \slice_enables_adc0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_44_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \const_operation_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \const_operation_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_por_sm_state_reg[0]_0\ : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    \FSM_sequential_por_sm_state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bg_cal_en_written_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wait_event_reg_0 : in STD_LOGIC;
    wait_event_reg_1 : in STD_LOGIC;
    mem_data_adc0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \drpdi_por_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \drpdi_por_i_reg[5]_0\ : in STD_LOGIC;
    trim_code : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \drpdi_por_i_reg[6]_0\ : in STD_LOGIC;
    \drpdi_por_i_reg[7]_0\ : in STD_LOGIC;
    \drpdi_por_i_reg[9]_0\ : in STD_LOGIC;
    \por_timer_start_val_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm is
  signal \FSM_sequential_por_sm_state[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_9_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_por_sm_state_reg[1]_0\ : STD_LOGIC;
  signal \^adc0_bg_cal_en_written\ : STD_LOGIC;
  signal \^adc0_cal_start\ : STD_LOGIC;
  signal \^adc0_done_i_0\ : STD_LOGIC;
  signal adc0_operation : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^adc0_por_req\ : STD_LOGIC;
  signal \^adc0_reset_i\ : STD_LOGIC;
  signal \^adc0_signal_lost_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc0_sm_reset_i_0\ : STD_LOGIC;
  signal adc0_status_0_falling_edge_seen_i_1_n_0 : STD_LOGIC;
  signal adc0_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc0_status_0_r : STD_LOGIC;
  signal adc0_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc0_status_sync : STD_LOGIC;
  signal adc0_supply_timer : STD_LOGIC_VECTOR ( 2 to 2 );
  signal adc1_status_0_falling_edge_seen_i_1_n_0 : STD_LOGIC;
  signal adc1_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc1_status_0_r : STD_LOGIC;
  signal adc1_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc1_status_sync : STD_LOGIC;
  signal adc2_status_0_falling_edge_seen_i_1_n_0 : STD_LOGIC;
  signal adc2_status_0_falling_edge_seen_i_2_n_0 : STD_LOGIC;
  signal adc2_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc2_status_0_r : STD_LOGIC;
  signal adc2_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc2_status_sync : STD_LOGIC;
  signal adc3_status_0_falling_edge_seen_i_1_n_0 : STD_LOGIC;
  signal adc3_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc3_status_0_r : STD_LOGIC;
  signal adc3_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc3_status_sync : STD_LOGIC;
  signal bg_cal_en : STD_LOGIC;
  signal bg_cal_en_reg_n_0 : STD_LOGIC;
  signal bg_cal_en_written_i_1_n_0 : STD_LOGIC;
  signal \^bgt_sm_start_adc\ : STD_LOGIC;
  signal bgt_sm_start_i_1_n_0 : STD_LOGIC;
  signal bgt_sm_start_i_2_n_0 : STD_LOGIC;
  signal cal_const_done_r : STD_LOGIC;
  signal cal_const_start_i_1_n_0 : STD_LOGIC;
  signal cal_const_start_i_2_n_0 : STD_LOGIC;
  signal cal_const_start_i_3_n_0 : STD_LOGIC;
  signal cal_const_start_i_4_n_0 : STD_LOGIC;
  signal cal_enables : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cal_enables[3]_i_1_n_0\ : STD_LOGIC;
  signal \cal_enables[3]_i_3_n_0\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[0]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[1]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[2]\ : STD_LOGIC;
  signal clear_interrupt_i_1_n_0 : STD_LOGIC;
  signal clear_interrupt_i_3_n_0 : STD_LOGIC;
  signal clear_interrupt_reg_n_0 : STD_LOGIC;
  signal cleared_i_1_n_0 : STD_LOGIC;
  signal cleared_r : STD_LOGIC;
  signal \^cleared_reg_0\ : STD_LOGIC;
  signal cleared_reg_n_0 : STD_LOGIC;
  signal \clock_en_count[5]_i_1_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal clock_en_i_1_n_0 : STD_LOGIC;
  signal clock_en_i_2_n_0 : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal clocks_ok_r : STD_LOGIC;
  signal \const_operation[0]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[1]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[2]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[3]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[4]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[5]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[7]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[8]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[9]_i_1_n_0\ : STD_LOGIC;
  signal \const_operation[9]_i_2_n_0\ : STD_LOGIC;
  signal \const_operation[9]_i_3_n_0\ : STD_LOGIC;
  signal \const_operation[9]_i_4_n_0\ : STD_LOGIC;
  signal \^const_operation_reg[5]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \done_i_1__0_n_0\ : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_4_n_0 : STD_LOGIC;
  signal drpaddr_por0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \drpaddr_por[10]_i_1_n_0\ : STD_LOGIC;
  signal drpdi_por_i0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdi_por_i1 : STD_LOGIC;
  signal drpdi_por_i19_out : STD_LOGIC;
  signal \drpdi_por_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[10]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_7_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_8_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_9_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[5]_i_7_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[9]_i_3_n_0\ : STD_LOGIC;
  signal drpen_por_i : STD_LOGIC;
  signal drpen_por_i_i_1_n_0 : STD_LOGIC;
  signal drprdy_por_r : STD_LOGIC;
  signal drpwe_por_i : STD_LOGIC;
  signal enable_clock_en : STD_LOGIC;
  signal enable_clock_en1 : STD_LOGIC;
  signal enable_clock_en_i_1_n_0 : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal fg_cal_en : STD_LOGIC;
  signal fg_cal_en_i_1_n_0 : STD_LOGIC;
  signal fg_cal_en_i_3_n_0 : STD_LOGIC;
  signal fg_cal_en_i_4_n_0 : STD_LOGIC;
  signal fg_cal_en_reg_n_0 : STD_LOGIC;
  signal in25 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal interrupt0 : STD_LOGIC;
  signal interrupt_i_1_n_0 : STD_LOGIC;
  signal interrupt_i_3_n_0 : STD_LOGIC;
  signal interrupt_i_4_n_0 : STD_LOGIC;
  signal \mem_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_4_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_5_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_6_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_7_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_4_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_10_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_11_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_4_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_5_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_6_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_7_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_8_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_9_n_0\ : STD_LOGIC;
  signal \^mem_addr_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^mem_data_adc0_reg[16]\ : STD_LOGIC;
  signal \^mem_data_adc0_reg[17]\ : STD_LOGIC;
  signal \^mem_data_adc0_reg[22]\ : STD_LOGIC;
  signal no_pll_restart : STD_LOGIC;
  signal no_pll_restart_i_1_n_0 : STD_LOGIC;
  signal no_pll_restart_i_3_n_0 : STD_LOGIC;
  signal no_pll_restart_i_4_n_0 : STD_LOGIC;
  signal no_pll_restart_i_5_n_0 : STD_LOGIC;
  signal no_pll_restart_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_5_in : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal por_req_i_1_n_0 : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal por_sm_state150_out : STD_LOGIC;
  signal \por_sm_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \por_timer_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal por_timer_start_i_1_n_0 : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal por_timer_start_val : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \por_timer_start_val[0]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[11]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[11]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[13]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[14]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_5_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_6_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_7_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[1]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[2]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[3]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[3]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_5_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_6_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_7_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_8_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_9_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[5]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[6]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[7]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[8]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[8]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[9]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[9]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal power_ok_r : STD_LOGIC;
  signal powerup_state_r : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \restart_fg[0]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[0]_i_2_n_0\ : STD_LOGIC;
  signal \restart_fg[1]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[2]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[3]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[3]_i_2_n_0\ : STD_LOGIC;
  signal \restart_fg[4]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[4]_i_2_n_0\ : STD_LOGIC;
  signal \restart_fg[5]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[5]_i_2_n_0\ : STD_LOGIC;
  signal \restart_fg[6]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_10_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_1_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_2_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_3_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_4_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_5_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_6_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_7_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_8_n_0\ : STD_LOGIC;
  signal \restart_fg[7]_i_9_n_0\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[4]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[5]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[6]\ : STD_LOGIC;
  signal \restart_fg_reg_n_0_[7]\ : STD_LOGIC;
  signal signal_lost_r : STD_LOGIC;
  signal signal_lost_r0 : STD_LOGIC;
  signal \signal_lost_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal wait_event_i_1_n_0 : STD_LOGIC;
  signal wait_event_i_2_n_0 : STD_LOGIC;
  signal wait_event_i_3_n_0 : STD_LOGIC;
  signal wait_event_i_5_n_0 : STD_LOGIC;
  signal wait_event_i_6_n_0 : STD_LOGIC;
  signal wait_event_i_8_n_0 : STD_LOGIC;
  signal wait_event_reg_n_0 : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[0]_i_10\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[0]_i_11\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[0]_i_8\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[1]_i_10\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[1]_i_11\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[1]_i_3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[1]_i_8\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[1]_i_9\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[2]_i_3\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[3]_i_10\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[3]_i_12\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[3]_i_13\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[3]_i_14\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[3]_i_15\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[3]_i_4\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[3]_i_5\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[3]_i_7\ : label is "soft_lutpair346";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_por_sm_state_reg[0]\ : label is "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_por_sm_state_reg[1]\ : label is "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_por_sm_state_reg[2]\ : label is "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_por_sm_state_reg[3]\ : label is "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110";
  attribute SOFT_HLUTNM of adc0_status_0_r_i_1 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of adc1_status_0_r_i_1 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of adc2_status_0_falling_edge_seen_i_2 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of adc2_status_0_r_i_1 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of adc3_status_0_r_i_1 : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of bg_cal_en_i_1 : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of bgt_sm_start_i_2 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \cal_enables[0]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \cal_enables[1]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \cal_enables[2]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \cal_enables[3]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \cal_enables[3]_i_3\ : label is "soft_lutpair358";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_adc0_status_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_adc0_status_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_adc0_status_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_adc0_status_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_adc0_status_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_adc0_status_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_adc0_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_status_i : label is 0;
  attribute VERSION of cdc_adc1_status_i : label is 0;
  attribute XPM_CDC of cdc_adc1_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_status_i : label is 0;
  attribute VERSION of cdc_adc2_status_i : label is 0;
  attribute XPM_CDC of cdc_adc2_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_status_i : label is 0;
  attribute VERSION of cdc_adc3_status_i : label is 0;
  attribute XPM_CDC of cdc_adc3_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_status_i : label is "TRUE";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of clock_en_i_2 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \const_operation[0]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \const_operation[1]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \const_operation[2]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \const_operation[3]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \const_operation[4]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \const_operation[5]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \const_operation[7]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \const_operation[8]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \const_operation[9]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \const_operation[9]_i_4\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \data_stop_adc0[0]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \data_stop_adc0[2]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \data_stop_adc0[3]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \data_stop_adc0[4]_i_2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of done_i_3 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \drpaddr_por[0]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \drpaddr_por[1]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \drpaddr_por[2]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \drpaddr_por[3]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \drpaddr_por[5]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \drpaddr_por[6]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \drpaddr_por[8]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \drpaddr_por[9]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \drpdi_por_i[0]_i_3\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \drpdi_por_i[0]_i_4\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \drpdi_por_i[10]_i_3\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \drpdi_por_i[11]_i_3\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \drpdi_por_i[11]_i_4\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \drpdi_por_i[11]_i_5\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \drpdi_por_i[15]_i_6\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \drpdi_por_i[15]_i_7\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \drpdi_por_i[15]_i_8\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \drpdi_por_i[15]_i_9\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \drpdi_por_i[1]_i_3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \drpdi_por_i[5]_i_7\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \drpdi_por_i[6]_i_4\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \drpdi_por_i[7]_i_3\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \drpdi_por_i[7]_i_4\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \drpdi_por_i[9]_i_6\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of drpen_por_i_i_2 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of drpwe_por_i_i_1 : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of fg_cal_en_i_2 : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of fg_cal_en_i_3 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of fg_cal_en_i_4 : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of interrupt_i_1 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \mem_addr[0]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \mem_addr[1]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_4\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \mem_addr[3]_i_3\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \mem_addr[3]_i_4\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \mem_addr[3]_i_6\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \mem_addr[3]_i_7\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_4\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_5__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \mem_addr[6]_i_10\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \mem_addr[6]_i_7\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \mem_addr[6]_i_9\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \mu_adc0[2]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \mu_adc0[3]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of no_pll_restart_i_3 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of no_pll_restart_i_4 : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of no_pll_restart_i_5 : label is "soft_lutpair378";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \por_timer_start_val[0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \por_timer_start_val[11]_i_2\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \por_timer_start_val[12]_i_3\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \por_timer_start_val[12]_i_4\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_5\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_6\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_7\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \por_timer_start_val[1]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \por_timer_start_val[3]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \por_timer_start_val[4]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \por_timer_start_val[4]_i_3\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \por_timer_start_val[4]_i_9\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \por_timer_start_val[8]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \por_timer_start_val[9]_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \restart_fg[0]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \restart_fg[3]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \restart_fg[5]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \restart_fg[7]_i_3\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \slice_enables_adc0[0]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \slice_enables_adc0[1]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \slice_enables_adc0[2]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \slice_enables_adc0[3]_i_2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of sm_reset_pulse_i_1 : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of sm_reset_r_i_1 : label is "soft_lutpair370";
begin
  \FSM_sequential_por_sm_state_reg[1]_0\ <= \^fsm_sequential_por_sm_state_reg[1]_0\;
  adc0_bg_cal_en_written <= \^adc0_bg_cal_en_written\;
  adc0_cal_start <= \^adc0_cal_start\;
  adc0_done_i_0 <= \^adc0_done_i_0\;
  adc0_por_req <= \^adc0_por_req\;
  adc0_reset_i <= \^adc0_reset_i\;
  adc0_signal_lost_out(0) <= \^adc0_signal_lost_out\(0);
  adc0_sm_reset_i_0 <= \^adc0_sm_reset_i_0\;
  bgt_sm_start_adc <= \^bgt_sm_start_adc\;
  cleared_reg_0 <= \^cleared_reg_0\;
  \const_operation_reg[5]_1\(1 downto 0) <= \^const_operation_reg[5]_1\(1 downto 0);
  \mem_addr_reg[6]_0\(6 downto 0) <= \^mem_addr_reg[6]_0\(6 downto 0);
  \mem_data_adc0_reg[16]\ <= \^mem_data_adc0_reg[16]\;
  \mem_data_adc0_reg[17]\ <= \^mem_data_adc0_reg[17]\;
  \mem_data_adc0_reg[22]\ <= \^mem_data_adc0_reg[22]\;
\FSM_sequential_bgt_sm_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF10FF"
    )
        port map (
      I0 => p_44_in(0),
      I1 => p_44_in(1),
      I2 => \^adc0_reset_i\,
      I3 => power_ok_r_reg_0,
      I4 => \^adc0_sm_reset_i_0\,
      O => adc0_bgt_reset_i
    );
\FSM_sequential_por_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAA00000000"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_por_sm_state[0]_i_3_n_0\,
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(0),
      I4 => \por_sm_state__0\(2),
      I5 => \FSM_sequential_por_sm_state[0]_i_4_n_0\,
      O => \FSM_sequential_por_sm_state[0]_i_1_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(2),
      O => \FSM_sequential_por_sm_state[0]_i_10_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1100F000"
    )
        port map (
      I0 => \^adc0_sm_reset_i_0\,
      I1 => \por_sm_state__0\(3),
      I2 => \FSM_sequential_por_sm_state[1]_i_2_n_0\,
      I3 => cleared_reg_n_0,
      I4 => \por_sm_state__0\(0),
      O => \FSM_sequential_por_sm_state[0]_i_11_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333333FFFFBFB"
    )
        port map (
      I0 => p_5_in,
      I1 => \por_sm_state__0\(1),
      I2 => \por_sm_state__0\(2),
      I3 => \^adc0_sm_reset_i_0\,
      I4 => \por_sm_state__0\(3),
      I5 => \por_sm_state__0\(0),
      O => \FSM_sequential_por_sm_state[0]_i_2_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => done_i_2_n_0,
      I1 => por_sm_state150_out,
      O => \FSM_sequential_por_sm_state[0]_i_3_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFEFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[0]_i_5_n_0\,
      I1 => \FSM_sequential_por_sm_state[0]_i_6_n_0\,
      I2 => \FSM_sequential_por_sm_state[0]_i_7_n_0\,
      I3 => \por_sm_state__0\(2),
      I4 => \por_sm_state__0\(1),
      I5 => \FSM_sequential_por_sm_state[0]_i_8_n_0\,
      O => \FSM_sequential_por_sm_state[0]_i_4_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001111F111"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[1]_i_12_n_0\,
      I1 => \por_sm_state__0\(2),
      I2 => p_5_in,
      I3 => \por_sm_state__0\(1),
      I4 => \por_sm_state__0\(3),
      I5 => \por_sm_state__0\(0),
      O => \FSM_sequential_por_sm_state[0]_i_5_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF88880F0F"
    )
        port map (
      I0 => no_pll_restart_i_5_n_0,
      I1 => \FSM_sequential_por_sm_state[0]_i_9_n_0\,
      I2 => \FSM_sequential_por_sm_state[0]_i_10_n_0\,
      I3 => \^adc0_sm_reset_i_0\,
      I4 => \por_sm_state__0\(0),
      I5 => \por_sm_state__0\(3),
      O => \FSM_sequential_por_sm_state[0]_i_6_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF083B3B08"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(0),
      I2 => \FSM_sequential_por_sm_state[3]_i_10_n_0\,
      I3 => Q(17),
      I4 => Q(16),
      I5 => \FSM_sequential_por_sm_state[0]_i_11_n_0\,
      O => \FSM_sequential_por_sm_state[0]_i_7_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \por_sm_state__0\(3),
      O => \FSM_sequential_por_sm_state[0]_i_8_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state_reg[1]_1\(1),
      I1 => \FSM_sequential_por_sm_state_reg[1]_1\(0),
      I2 => \FSM_sequential_por_sm_state_reg[1]_1\(3),
      I3 => \FSM_sequential_por_sm_state_reg[1]_1\(2),
      O => \FSM_sequential_por_sm_state[0]_i_9_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7000000000000"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[1]_i_2_n_0\,
      I1 => cleared_reg_n_0,
      I2 => \FSM_sequential_por_sm_state[1]_i_3_n_0\,
      I3 => \FSM_sequential_por_sm_state[1]_i_4_n_0\,
      I4 => \FSM_sequential_por_sm_state[1]_i_5_n_0\,
      I5 => \FSM_sequential_por_sm_state[1]_i_6_n_0\,
      O => \FSM_sequential_por_sm_state[1]_i_1_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(15),
      I3 => mem_data_adc0(8),
      I4 => Q(12),
      O => \FSM_sequential_por_sm_state[1]_i_10_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(0),
      O => \FSM_sequential_por_sm_state[1]_i_11_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bg_cal_en_written_reg_0(2),
      I1 => bg_cal_en_written_reg_0(3),
      I2 => bg_cal_en_written_reg_0(0),
      I3 => bg_cal_en_written_reg_0(1),
      O => \FSM_sequential_por_sm_state[1]_i_12_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2F330B2"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[1]_i_7_n_0\,
      I1 => \FSM_sequential_por_sm_state_reg[1]_1\(3),
      I2 => \por_timer_start_val_reg[2]_0\,
      I3 => \FSM_sequential_por_sm_state_reg[1]_1\(2),
      I4 => \por_timer_start_val_reg[2]_1\,
      O => \FSM_sequential_por_sm_state[1]_i_2_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => \por_sm_state__0\(1),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(0),
      O => \FSM_sequential_por_sm_state[1]_i_3_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[1]_i_8_n_0\,
      I1 => \por_sm_state__0\(2),
      I2 => Q(8),
      I3 => Q(9),
      I4 => \FSM_sequential_por_sm_state[1]_i_9_n_0\,
      I5 => \FSM_sequential_por_sm_state[1]_i_10_n_0\,
      O => \FSM_sequential_por_sm_state[1]_i_4_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9FD00F900FD00"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      I2 => \FSM_sequential_por_sm_state[1]_i_3_n_0\,
      I3 => \FSM_sequential_por_sm_state[1]_i_11_n_0\,
      I4 => cleared_reg_n_0,
      I5 => \por_sm_state__0\(2),
      O => \FSM_sequential_por_sm_state[1]_i_5_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFCFEFE"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[1]_i_12_n_0\,
      I1 => \por_sm_state__0\(3),
      I2 => \por_sm_state__0\(2),
      I3 => p_5_in,
      I4 => \por_sm_state__0\(1),
      I5 => \por_sm_state__0\(0),
      O => \FSM_sequential_por_sm_state[1]_i_6_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D4DD"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state_reg[1]_1\(1),
      I1 => Q(19),
      I2 => Q(18),
      I3 => \FSM_sequential_por_sm_state_reg[1]_1\(0),
      O => \FSM_sequential_por_sm_state[1]_i_7_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(1),
      O => \FSM_sequential_por_sm_state[1]_i_8_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      O => \FSM_sequential_por_sm_state[1]_i_9_n_0\
    );
\FSM_sequential_por_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABEEAEABAAEEAE"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[2]_i_2_n_0\,
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(1),
      I4 => \por_sm_state__0\(2),
      I5 => \FSM_sequential_por_sm_state[2]_i_3_n_0\,
      O => \FSM_sequential_por_sm_state[2]_i_1_n_0\
    );
\FSM_sequential_por_sm_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000880F0000"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[3]_i_10_n_0\,
      I1 => \por_sm_state__0\(2),
      I2 => \FSM_sequential_por_sm_state[0]_i_3_n_0\,
      I3 => \por_sm_state__0\(3),
      I4 => \por_sm_state__0\(0),
      I5 => \por_sm_state__0\(1),
      O => \FSM_sequential_por_sm_state[2]_i_2_n_0\
    );
\FSM_sequential_por_sm_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      I2 => cleared_reg_n_0,
      O => \FSM_sequential_por_sm_state[2]_i_3_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \const_operation_reg[0]_0\(0),
      I1 => \const_operation_reg[0]_1\,
      O => \^adc0_reset_i\
    );
\FSM_sequential_por_sm_state[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(15),
      I3 => cal_const_start_i_2_n_0,
      O => \FSM_sequential_por_sm_state[3]_i_10_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[3]_i_15_n_0\,
      I1 => \FSM_sequential_por_sm_state_reg[1]_1\(1),
      I2 => \FSM_sequential_por_sm_state_reg[1]_1\(0),
      I3 => \FSM_sequential_por_sm_state_reg[1]_1\(3),
      I4 => \FSM_sequential_por_sm_state_reg[1]_1\(2),
      I5 => \restart_fg[7]_i_5_n_0\,
      O => \FSM_sequential_por_sm_state[3]_i_11_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \por_sm_state__0\(3),
      O => \FSM_sequential_por_sm_state[3]_i_12_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(2),
      O => \FSM_sequential_por_sm_state[3]_i_13_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => \por_sm_state__0\(1),
      I2 => \por_sm_state__0\(0),
      I3 => \FSM_sequential_por_sm_state[3]_i_10_n_0\,
      O => \FSM_sequential_por_sm_state[3]_i_14_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(2),
      O => \FSM_sequential_por_sm_state[3]_i_15_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => adc0_drprdy_por,
      I1 => \FSM_sequential_por_sm_state[3]_i_4_n_0\,
      I2 => \FSM_sequential_por_sm_state[3]_i_5_n_0\,
      I3 => \FSM_sequential_por_sm_state[3]_i_6_n_0\,
      I4 => \FSM_sequential_por_sm_state[3]_i_7_n_0\,
      I5 => \FSM_sequential_por_sm_state[3]_i_8_n_0\,
      O => por_sm_state
    );
\FSM_sequential_por_sm_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBBBBEAAAEAAA"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[3]_i_9_n_0\,
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(1),
      I3 => \por_sm_state__0\(0),
      I4 => \FSM_sequential_por_sm_state[3]_i_10_n_0\,
      I5 => \por_sm_state__0\(3),
      O => \FSM_sequential_por_sm_state[3]_i_3_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(1),
      O => \FSM_sequential_por_sm_state[3]_i_4_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45455111"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \FSM_sequential_por_sm_state[0]_i_3_n_0\,
      I4 => \por_sm_state__0\(1),
      O => \FSM_sequential_por_sm_state[3]_i_5_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F0D000D"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state_reg[0]_0\,
      I1 => tile_config_done,
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      I4 => \por_sm_state__0\(0),
      I5 => \FSM_sequential_por_sm_state[3]_i_11_n_0\,
      O => \FSM_sequential_por_sm_state[3]_i_6_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(1),
      O => \FSM_sequential_por_sm_state[3]_i_7_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404FF040404"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[3]_i_12_n_0\,
      I1 => adc0_por_gnt,
      I2 => por_gnt_r,
      I3 => \FSM_sequential_por_sm_state[3]_i_13_n_0\,
      I4 => adc0_drprdy_por,
      I5 => drprdy_por_r,
      O => \FSM_sequential_por_sm_state[3]_i_8_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[3]_i_14_n_0\,
      I1 => Q(17),
      I2 => Q(16),
      I3 => cleared_reg_n_0,
      I4 => \FSM_sequential_por_sm_state[1]_i_3_n_0\,
      I5 => \FSM_sequential_por_sm_state[1]_i_2_n_0\,
      O => \FSM_sequential_por_sm_state[3]_i_9_n_0\
    );
\FSM_sequential_por_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_sequential_por_sm_state[0]_i_1_n_0\,
      Q => \por_sm_state__0\(0),
      R => \^adc0_reset_i\
    );
\FSM_sequential_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_sequential_por_sm_state[1]_i_1_n_0\,
      Q => \por_sm_state__0\(1),
      R => \^adc0_reset_i\
    );
\FSM_sequential_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_sequential_por_sm_state[2]_i_1_n_0\,
      Q => \por_sm_state__0\(2),
      R => \^adc0_reset_i\
    );
\FSM_sequential_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_sequential_por_sm_state[3]_i_3_n_0\,
      Q => \por_sm_state__0\(3),
      R => \^adc0_reset_i\
    );
adc0_powerup_state_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \por_timer_start_val_reg[2]_0\,
      I1 => Q(19),
      I2 => Q(18),
      I3 => \^fsm_sequential_por_sm_state_reg[1]_0\,
      I4 => powerup_state_r_reg_0,
      I5 => \por_timer_start_val_reg[2]_1\,
      O => adc0_powerup_state_interrupt
    );
adc0_status_0_falling_edge_seen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F04"
    )
        port map (
      I0 => adc0_status_sync,
      I1 => adc0_status_0_r_reg_n_0,
      I2 => adc2_status_0_falling_edge_seen_i_2_n_0,
      I3 => adc0_status_0_falling_edge_seen_reg_n_0,
      O => adc0_status_0_falling_edge_seen_i_1_n_0
    );
adc0_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_status_0_falling_edge_seen_i_1_n_0,
      Q => adc0_status_0_falling_edge_seen_reg_n_0,
      R => \^adc0_reset_i\
    );
adc0_status_0_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => adc0_status_sync,
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(1),
      I4 => \por_sm_state__0\(2),
      O => adc0_status_0_r
    );
adc0_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_status_0_r,
      Q => adc0_status_0_r_reg_n_0,
      R => \^adc0_reset_i\
    );
adc1_status_0_falling_edge_seen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F04"
    )
        port map (
      I0 => adc1_status_sync,
      I1 => adc1_status_0_r_reg_n_0,
      I2 => adc2_status_0_falling_edge_seen_i_2_n_0,
      I3 => adc1_status_0_falling_edge_seen_reg_n_0,
      O => adc1_status_0_falling_edge_seen_i_1_n_0
    );
adc1_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_status_0_falling_edge_seen_i_1_n_0,
      Q => adc1_status_0_falling_edge_seen_reg_n_0,
      R => \^adc0_reset_i\
    );
adc1_status_0_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => adc1_status_sync,
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(1),
      I4 => \por_sm_state__0\(2),
      O => adc1_status_0_r
    );
adc1_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_status_0_r,
      Q => adc1_status_0_r_reg_n_0,
      R => \^adc0_reset_i\
    );
adc2_status_0_falling_edge_seen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F04"
    )
        port map (
      I0 => adc2_status_sync,
      I1 => adc2_status_0_r_reg_n_0,
      I2 => adc2_status_0_falling_edge_seen_i_2_n_0,
      I3 => adc2_status_0_falling_edge_seen_reg_n_0,
      O => adc2_status_0_falling_edge_seen_i_1_n_0
    );
adc2_status_0_falling_edge_seen_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => \por_sm_state__0\(1),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(0),
      O => adc2_status_0_falling_edge_seen_i_2_n_0
    );
adc2_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_status_0_falling_edge_seen_i_1_n_0,
      Q => adc2_status_0_falling_edge_seen_reg_n_0,
      R => \^adc0_reset_i\
    );
adc2_status_0_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => adc2_status_sync,
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(1),
      I4 => \por_sm_state__0\(2),
      O => adc2_status_0_r
    );
adc2_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_status_0_r,
      Q => adc2_status_0_r_reg_n_0,
      R => \^adc0_reset_i\
    );
adc3_status_0_falling_edge_seen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F04"
    )
        port map (
      I0 => adc3_status_sync,
      I1 => adc3_status_0_r_reg_n_0,
      I2 => adc2_status_0_falling_edge_seen_i_2_n_0,
      I3 => adc3_status_0_falling_edge_seen_reg_n_0,
      O => adc3_status_0_falling_edge_seen_i_1_n_0
    );
adc3_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_status_0_falling_edge_seen_i_1_n_0,
      Q => adc3_status_0_falling_edge_seen_reg_n_0,
      R => \^adc0_reset_i\
    );
adc3_status_0_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => adc3_status_sync,
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(1),
      I4 => \por_sm_state__0\(2),
      O => adc3_status_0_r
    );
adc3_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_status_0_r,
      Q => adc3_status_0_r_reg_n_0,
      R => \^adc0_reset_i\
    );
bg_cal_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => \por_sm_state__0\(1),
      O => bg_cal_en
    );
bg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => fg_cal_en_i_1_n_0,
      D => bg_cal_en,
      Q => bg_cal_en_reg_n_0,
      R => \^adc0_reset_i\
    );
bg_cal_en_written_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => bg_cal_en_reg_n_0,
      I1 => wait_event_reg_n_0,
      I2 => bg_cal_en_written_reg_0(3),
      I3 => bg_cal_en_written_reg_0(2),
      I4 => bg_cal_en_written_reg_0(1),
      I5 => \^adc0_bg_cal_en_written\,
      O => bg_cal_en_written_i_1_n_0
    );
bg_cal_en_written_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bg_cal_en_written_i_1_n_0,
      Q => \^adc0_bg_cal_en_written\,
      R => \^adc0_reset_i\
    );
bgt_sm_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF20000000"
    )
        port map (
      I0 => bgt_sm_start_i_2_n_0,
      I1 => \por_sm_state__0\(1),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(2),
      I4 => \por_sm_state__0\(0),
      I5 => \^bgt_sm_start_adc\,
      O => bgt_sm_start_i_1_n_0
    );
bgt_sm_start_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(14),
      I1 => Q(13),
      I2 => Q(15),
      O => bgt_sm_start_i_2_n_0
    );
bgt_sm_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bgt_sm_start_i_1_n_0,
      Q => \^bgt_sm_start_adc\,
      R => \^adc0_reset_i\
    );
cal_const_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_cal_done,
      Q => cal_const_done_r,
      R => \^adc0_reset_i\
    );
cal_const_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"323232FF32323200"
    )
        port map (
      I0 => Q(13),
      I1 => \por_sm_state__0\(1),
      I2 => cal_const_start_i_2_n_0,
      I3 => \const_operation[9]_i_3_n_0\,
      I4 => cal_const_start_i_3_n_0,
      I5 => \^adc0_cal_start\,
      O => cal_const_start_i_1_n_0
    );
cal_const_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => cal_const_start_i_4_n_0,
      I1 => \restart_fg_reg_n_0_[5]\,
      I2 => \restart_fg_reg_n_0_[4]\,
      I3 => \restart_fg_reg_n_0_[6]\,
      I4 => \restart_fg_reg_n_0_[7]\,
      I5 => Q(6),
      O => cal_const_start_i_2_n_0
    );
cal_const_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => \por_sm_state__0\(3),
      I2 => \mem_addr[6]_i_4_n_0\,
      I3 => Q(13),
      I4 => Q(14),
      I5 => Q(15),
      O => cal_const_start_i_3_n_0
    );
cal_const_start_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_2_in(1),
      I1 => p_2_in(0),
      I2 => p_2_in(3),
      I3 => p_2_in(2),
      O => cal_const_start_i_4_n_0
    );
cal_const_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cal_const_start_i_1_n_0,
      Q => \^adc0_cal_start\,
      R => \^adc0_reset_i\
    );
\cal_enables[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_2_in(0),
      I1 => Q(0),
      I2 => Q(6),
      O => cal_enables(0)
    );
\cal_enables[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_2_in(1),
      I1 => Q(1),
      I2 => Q(6),
      O => cal_enables(1)
    );
\cal_enables[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_2_in(2),
      I1 => Q(2),
      I2 => Q(6),
      O => cal_enables(2)
    );
\cal_enables[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \cal_enables[3]_i_3_n_0\,
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(1),
      I3 => \por_sm_state__0\(2),
      I4 => \por_sm_state__0\(3),
      O => \cal_enables[3]_i_1_n_0\
    );
\cal_enables[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_2_in(3),
      I1 => Q(3),
      I2 => Q(6),
      O => cal_enables(3)
    );
\cal_enables[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => cal_const_start_i_2_n_0,
      I1 => Q(13),
      I2 => Q(14),
      I3 => Q(15),
      O => \cal_enables[3]_i_3_n_0\
    );
\cal_enables_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1_n_0\,
      D => cal_enables(0),
      Q => \cal_enables_reg_n_0_[0]\,
      R => \^adc0_reset_i\
    );
\cal_enables_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1_n_0\,
      D => cal_enables(1),
      Q => \cal_enables_reg_n_0_[1]\,
      R => \^adc0_reset_i\
    );
\cal_enables_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1_n_0\,
      D => cal_enables(2),
      Q => \cal_enables_reg_n_0_[2]\,
      R => \^adc0_reset_i\
    );
\cal_enables_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1_n_0\,
      D => cal_enables(3),
      Q => p_0_in,
      R => \^adc0_reset_i\
    );
cdc_adc0_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_status_sync,
      src_clk => '0',
      src_in => adc0_status(0)
    );
cdc_adc1_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__29\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc1_status_sync,
      src_clk => '0',
      src_in => adc1_status(0)
    );
cdc_adc2_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__30\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc2_status_sync,
      src_clk => '0',
      src_in => adc2_status(0)
    );
cdc_adc3_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__31\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc3_status_sync,
      src_clk => '0',
      src_in => adc3_status(0)
    );
clear_interrupt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF5F00000040"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => p_5_in,
      I2 => \por_sm_state__0\(1),
      I3 => \por_sm_state__0\(2),
      I4 => \por_sm_state__0\(3),
      I5 => clear_interrupt_reg_n_0,
      O => clear_interrupt_i_1_n_0
    );
clear_interrupt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAEFFAFAFAAEFAE"
    )
        port map (
      I0 => \^adc0_sm_reset_i_0\,
      I1 => clear_interrupt_i_3_n_0,
      I2 => bg_cal_en_written_reg_0(3),
      I3 => \por_timer_start_val_reg[2]_0\,
      I4 => bg_cal_en_written_reg_0(2),
      I5 => \por_timer_start_val_reg[2]_1\,
      O => p_5_in
    );
clear_interrupt_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F571"
    )
        port map (
      I0 => bg_cal_en_written_reg_0(1),
      I1 => bg_cal_en_written_reg_0(0),
      I2 => Q(19),
      I3 => Q(18),
      O => clear_interrupt_i_3_n_0
    );
clear_interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => clear_interrupt_i_1_n_0,
      Q => clear_interrupt_reg_n_0,
      R => \^adc0_reset_i\
    );
cleared_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC74CCCCCCCCCCC"
    )
        port map (
      I0 => \^adc0_sm_reset_i_0\,
      I1 => cleared_reg_n_0,
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(1),
      I4 => \por_sm_state__0\(0),
      I5 => \por_sm_state__0\(2),
      O => cleared_i_1_n_0
    );
cleared_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cleared_reg_n_0,
      Q => cleared_r,
      R => \^adc0_reset_i\
    );
cleared_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cleared_i_1_n_0,
      Q => cleared_reg_n_0,
      R => \^adc0_reset_i\
    );
\clock_en_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => \p_0_in__0\(0)
    );
\clock_en_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_en_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_en_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(3),
      O => \p_0_in__0\(3)
    );
\clock_en_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      I4 => clock_en_count_reg(4),
      O => \p_0_in__0\(4)
    );
\clock_en_count[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^adc0_reset_i\,
      I1 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      I5 => clock_en_count_reg(5),
      O => \p_0_in__0\(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1_n_0\
    );
clock_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^adc0_reset_i\,
      I2 => clock_en_i_2_n_0,
      I3 => clock_en_count_reg(5),
      O => clock_en_i_1_n_0
    );
clock_en_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      I4 => clock_en_count_reg(4),
      O => clock_en_i_2_n_0
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => clock_en_i_1_n_0,
      Q => clock_en_reg_n_0,
      R => '0'
    );
clocks_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => clocks_ok_r_reg_0,
      Q => clocks_ok_r,
      R => \^adc0_reset_i\
    );
\const_operation[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => p_2_in(0),
      I1 => Q(0),
      I2 => \por_sm_state__0\(1),
      I3 => Q(14),
      I4 => Q(6),
      O => \const_operation[0]_i_1_n_0\
    );
\const_operation[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => p_2_in(1),
      I1 => Q(1),
      I2 => \por_sm_state__0\(1),
      I3 => Q(14),
      I4 => Q(6),
      O => \const_operation[1]_i_1_n_0\
    );
\const_operation[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => p_2_in(2),
      I1 => Q(2),
      I2 => \por_sm_state__0\(1),
      I3 => Q(14),
      I4 => Q(6),
      O => \const_operation[2]_i_1_n_0\
    );
\const_operation[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => p_2_in(3),
      I1 => Q(3),
      I2 => \por_sm_state__0\(1),
      I3 => Q(14),
      I4 => Q(6),
      O => \const_operation[3]_i_1_n_0\
    );
\const_operation[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      I2 => Q(14),
      I3 => \por_sm_state__0\(1),
      O => \const_operation[4]_i_1_n_0\
    );
\const_operation[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(6),
      I1 => Q(14),
      I2 => \por_sm_state__0\(1),
      I3 => Q(5),
      O => \const_operation[5]_i_1_n_0\
    );
\const_operation[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(6),
      I1 => Q(14),
      I2 => \por_sm_state__0\(1),
      I3 => Q(7),
      O => \const_operation[7]_i_1_n_0\
    );
\const_operation[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(6),
      I1 => Q(14),
      I2 => \por_sm_state__0\(1),
      I3 => mem_data_adc0(0),
      O => \const_operation[8]_i_1_n_0\
    );
\const_operation[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \const_operation[9]_i_3_n_0\,
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(1),
      I3 => \por_sm_state__0\(3),
      I4 => \por_sm_state__0\(2),
      I5 => \cal_enables[3]_i_3_n_0\,
      O => \const_operation[9]_i_1_n_0\
    );
\const_operation[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(6),
      I1 => Q(14),
      I2 => \por_sm_state__0\(1),
      I3 => mem_data_adc0(1),
      O => \const_operation[9]_i_2_n_0\
    );
\const_operation[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4440"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \por_sm_state__0\(1),
      I2 => wait_event_reg_n_0,
      I3 => \^adc0_sm_reset_i_0\,
      I4 => \const_operation[9]_i_4_n_0\,
      I5 => fg_cal_en_i_4_n_0,
      O => \const_operation[9]_i_3_n_0\
    );
\const_operation[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      I2 => Q(14),
      I3 => \por_sm_state__0\(0),
      I4 => \por_sm_state__0\(1),
      O => \const_operation[9]_i_4_n_0\
    );
\const_operation_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[0]_i_1_n_0\,
      Q => adc0_operation(0),
      R => \^adc0_reset_i\
    );
\const_operation_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[1]_i_1_n_0\,
      Q => adc0_operation(1),
      R => \^adc0_reset_i\
    );
\const_operation_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[2]_i_1_n_0\,
      Q => adc0_operation(2),
      R => \^adc0_reset_i\
    );
\const_operation_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[3]_i_1_n_0\,
      Q => adc0_operation(3),
      R => \^adc0_reset_i\
    );
\const_operation_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[4]_i_1_n_0\,
      Q => \^const_operation_reg[5]_1\(0),
      R => \^adc0_reset_i\
    );
\const_operation_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[5]_i_1_n_0\,
      Q => \^const_operation_reg[5]_1\(1),
      R => \^adc0_reset_i\
    );
\const_operation_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[7]_i_1_n_0\,
      Q => adc0_operation(7),
      R => \^adc0_reset_i\
    );
\const_operation_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[8]_i_1_n_0\,
      Q => adc0_operation(8),
      R => \^adc0_reset_i\
    );
\const_operation_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \const_operation[9]_i_1_n_0\,
      D => \const_operation[9]_i_2_n_0\,
      Q => adc0_operation(9),
      R => \^adc0_reset_i\
    );
\data_stop_adc0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \slice_enables_adc0_reg[3]\(0),
      I1 => \^const_operation_reg[5]_1\(1),
      I2 => \^const_operation_reg[5]_1\(0),
      O => \const_operation_reg[5]_0\(0)
    );
\data_stop_adc0[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^const_operation_reg[5]_1\(0),
      I1 => \slice_enables_adc0_reg[3]\(0),
      O => \const_operation_reg[5]_0\(1)
    );
\data_stop_adc0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \slice_enables_adc0_reg[3]\(0),
      I1 => \^const_operation_reg[5]_1\(1),
      I2 => \^const_operation_reg[5]_1\(0),
      O => \const_operation_reg[5]_0\(2)
    );
\data_stop_adc0[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^const_operation_reg[5]_1\(1),
      I1 => \^const_operation_reg[5]_1\(0),
      I2 => \slice_enables_adc0_reg[3]\(0),
      O => \const_operation_reg[5]_0\(3)
    );
\done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020FFFFF020F0000"
    )
        port map (
      I0 => por_sm_state150_out,
      I1 => \mem_addr[0]_i_2_n_0\,
      I2 => \por_sm_state__0\(3),
      I3 => done_i_2_n_0,
      I4 => signal_lost_r,
      I5 => \^adc0_done_i_0\,
      O => \done_i_1__0_n_0\
    );
done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mem_addr[0]_i_2_n_0\,
      I1 => \^fsm_sequential_por_sm_state_reg[1]_0\,
      I2 => done_i_4_n_0,
      I3 => \FSM_sequential_por_sm_state_reg[1]_1\(0),
      I4 => \FSM_sequential_por_sm_state_reg[1]_1\(1),
      I5 => \FSM_sequential_por_sm_state_reg[1]_1\(2),
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80000"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(2),
      I4 => cleared_r,
      O => \^fsm_sequential_por_sm_state_reg[1]_0\
    );
done_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state_reg[1]_1\(3),
      I1 => wait_event_reg_0,
      I2 => Q(19),
      I3 => Q(18),
      I4 => \por_timer_start_val_reg[2]_0\,
      I5 => \por_timer_start_val_reg[2]_1\,
      O => done_i_4_n_0
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__0_n_0\,
      Q => \^adc0_done_i_0\,
      R => \^adc0_reset_i\
    );
\drpaddr_por[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(3),
      I3 => Q(8),
      O => drpaddr_por0_in(0)
    );
\drpaddr_por[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3800"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(0),
      O => \drpaddr_por[10]_i_1_n_0\
    );
\drpaddr_por[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(3),
      I3 => Q(15),
      O => drpaddr_por0_in(10)
    );
\drpaddr_por[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(3),
      I3 => Q(9),
      O => drpaddr_por0_in(1)
    );
\drpaddr_por[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(3),
      I3 => Q(10),
      O => drpaddr_por0_in(2)
    );
\drpaddr_por[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(3),
      I3 => Q(11),
      O => drpaddr_por0_in(3)
    );
\drpaddr_por[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(3),
      I3 => mem_data_adc0(8),
      O => drpaddr_por0_in(5)
    );
\drpaddr_por[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(3),
      I3 => Q(12),
      O => drpaddr_por0_in(6)
    );
\drpaddr_por[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(3),
      I3 => Q(13),
      O => drpaddr_por0_in(8)
    );
\drpaddr_por[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(3),
      I3 => Q(14),
      O => drpaddr_por0_in(9)
    );
\drpaddr_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => drpaddr_por0_in(0),
      Q => \drpaddr_por_reg[10]_0\(0),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => drpaddr_por0_in(10),
      Q => \drpaddr_por_reg[10]_0\(8),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => drpaddr_por0_in(1),
      Q => \drpaddr_por_reg[10]_0\(1),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => drpaddr_por0_in(2),
      Q => \drpaddr_por_reg[10]_0\(2),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => drpaddr_por0_in(3),
      Q => \drpaddr_por_reg[10]_0\(3),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => drpaddr_por0_in(5),
      Q => \drpaddr_por_reg[10]_0\(4),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => drpaddr_por0_in(6),
      Q => \drpaddr_por_reg[10]_0\(5),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => drpaddr_por0_in(8),
      Q => \drpaddr_por_reg[10]_0\(6),
      R => \^adc0_reset_i\
    );
\drpaddr_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1_n_0\,
      D => drpaddr_por0_in(9),
      Q => \drpaddr_por_reg[10]_0\(7),
      R => \^adc0_reset_i\
    );
\drpdi_por_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFAF0FCFEFAF0"
    )
        port map (
      I0 => \drpdi_por_i[4]_i_2_n_0\,
      I1 => \drpdi_por_i[7]_i_4_n_0\,
      I2 => \drpdi_por_i[0]_i_2_n_0\,
      I3 => Q(0),
      I4 => \rdata_reg_n_0_[0]\,
      I5 => \drpdi_por_i[7]_i_2_n_0\,
      O => drpdi_por_i0_in(0)
    );
\drpdi_por_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA202020"
    )
        port map (
      I0 => \drpdi_por_i[7]_i_3_n_0\,
      I1 => \drpdi_por_i[5]_i_6_n_0\,
      I2 => trim_code(0),
      I3 => p_3_out(0),
      I4 => \drpdi_por_i[0]_i_4_n_0\,
      I5 => \drpdi_por_i[0]_i_5_n_0\,
      O => \drpdi_por_i[0]_i_2_n_0\
    );
\drpdi_por_i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \rdata_reg_n_0_[0]\,
      O => p_3_out(0)
    );
\drpdi_por_i[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => Q(10),
      I1 => Q(9),
      I2 => Q(11),
      I3 => Q(12),
      O => \drpdi_por_i[0]_i_4_n_0\
    );
\drpdi_por_i[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A30AA30AA00AA30A"
    )
        port map (
      I0 => p_3_out(0),
      I1 => \drpdi_por_i[0]_i_4_n_0\,
      I2 => mem_data_adc0(8),
      I3 => Q(8),
      I4 => \^adc0_signal_lost_out\(0),
      I5 => Q(14),
      O => \drpdi_por_i[0]_i_5_n_0\
    );
\drpdi_por_i[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF885088"
    )
        port map (
      I0 => mem_data_adc0(2),
      I1 => \drpdi_por_i[7]_i_3_n_0\,
      I2 => \drpdi_por_i[10]_i_4_n_0\,
      I3 => p_1_in(2),
      I4 => \drpdi_por_i[15]_i_4_n_0\,
      O => \mem_data_adc0_reg[10]\
    );
\drpdi_por_i[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => \^mem_data_adc0_reg[16]\,
      I1 => \^cleared_reg_0\,
      I2 => Q(9),
      I3 => Q(8),
      I4 => Q(11),
      O => \^mem_data_adc0_reg[17]\
    );
\drpdi_por_i[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0202020F0F0F0F"
    )
        port map (
      I0 => \drpdi_por_i[7]_i_6_n_0\,
      I1 => drpdi_por_i19_out,
      I2 => \por_sm_state__0\(2),
      I3 => Q(17),
      I4 => Q(16),
      I5 => cleared_reg_n_0,
      O => \drpdi_por_i[10]_i_4_n_0\
    );
\drpdi_por_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888855508888"
    )
        port map (
      I0 => mem_data_adc0(3),
      I1 => \drpdi_por_i[11]_i_2_n_0\,
      I2 => \drpdi_por_i[11]_i_3_n_0\,
      I3 => \drpdi_por_i[11]_i_4_n_0\,
      I4 => p_1_in(3),
      I5 => \drpdi_por_i[15]_i_4_n_0\,
      O => drpdi_por_i0_in(11)
    );
\drpdi_por_i[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007000"
    )
        port map (
      I0 => Q(11),
      I1 => Q(8),
      I2 => Q(9),
      I3 => \^cleared_reg_0\,
      I4 => drpdi_por_i19_out,
      I5 => \drpdi_por_i[7]_i_3_n_0\,
      O => \drpdi_por_i[11]_i_2_n_0\
    );
\drpdi_por_i[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \por_sm_state__0\(2),
      O => \drpdi_por_i[11]_i_3_n_0\
    );
\drpdi_por_i[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => \por_timer_start_val_reg[2]_0\,
      I1 => Q(18),
      I2 => \por_timer_start_val_reg[2]_1\,
      I3 => \por_sm_state__0\(2),
      O => \drpdi_por_i[11]_i_4_n_0\
    );
\drpdi_por_i[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \por_timer_start_val_reg[2]_1\,
      I1 => Q(18),
      I2 => \por_timer_start_val_reg[2]_0\,
      O => drpdi_por_i19_out
    );
\drpdi_por_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F858"
    )
        port map (
      I0 => mem_data_adc0(4),
      I1 => \drpdi_por_i[15]_i_3_n_0\,
      I2 => p_1_in(4),
      I3 => \drpdi_por_i[15]_i_4_n_0\,
      O => drpdi_por_i0_in(12)
    );
\drpdi_por_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F858"
    )
        port map (
      I0 => mem_data_adc0(5),
      I1 => \drpdi_por_i[15]_i_3_n_0\,
      I2 => p_1_in(5),
      I3 => \drpdi_por_i[15]_i_4_n_0\,
      O => drpdi_por_i0_in(13)
    );
\drpdi_por_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F858"
    )
        port map (
      I0 => mem_data_adc0(6),
      I1 => \drpdi_por_i[15]_i_3_n_0\,
      I2 => p_1_in(6),
      I3 => \drpdi_por_i[15]_i_4_n_0\,
      O => drpdi_por_i0_in(14)
    );
\drpdi_por_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \por_sm_state__0\(1),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      O => \drpdi_por_i[15]_i_1_n_0\
    );
\drpdi_por_i[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F858"
    )
        port map (
      I0 => mem_data_adc0(7),
      I1 => \drpdi_por_i[15]_i_3_n_0\,
      I2 => p_1_in(7),
      I3 => \drpdi_por_i[15]_i_4_n_0\,
      O => drpdi_por_i0_in(15)
    );
\drpdi_por_i[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF700000"
    )
        port map (
      I0 => Q(11),
      I1 => Q(8),
      I2 => Q(9),
      I3 => \^mem_data_adc0_reg[16]\,
      I4 => \^cleared_reg_0\,
      O => \drpdi_por_i[15]_i_3_n_0\
    );
\drpdi_por_i[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => \drpdi_por_i[15]_i_7_n_0\,
      I1 => \drpdi_por_i[11]_i_3_n_0\,
      I2 => \drpdi_por_i[15]_i_8_n_0\,
      I3 => \^mem_data_adc0_reg[16]\,
      I4 => \^cleared_reg_0\,
      I5 => \drpdi_por_i[15]_i_9_n_0\,
      O => \drpdi_por_i[15]_i_4_n_0\
    );
\drpdi_por_i[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F7F7F7F7F7"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => \^mem_data_adc0_reg[22]\,
      I3 => \por_timer_start_val_reg[2]_0\,
      I4 => Q(18),
      I5 => \por_timer_start_val_reg[2]_1\,
      O => \^mem_data_adc0_reg[16]\
    );
\drpdi_por_i[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => Q(16),
      I2 => Q(17),
      I3 => \por_sm_state__0\(2),
      O => \^cleared_reg_0\
    );
\drpdi_por_i[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(11),
      I3 => Q(10),
      I4 => \FSM_sequential_por_sm_state[1]_i_10_n_0\,
      O => \drpdi_por_i[15]_i_7_n_0\
    );
\drpdi_por_i[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \por_timer_start_val_reg[2]_0\,
      I1 => \por_timer_start_val_reg[2]_1\,
      I2 => Q(18),
      I3 => Q(19),
      O => \drpdi_por_i[15]_i_8_n_0\
    );
\drpdi_por_i[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => Q(11),
      I1 => Q(8),
      I2 => Q(9),
      O => \drpdi_por_i[15]_i_9_n_0\
    );
\drpdi_por_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBCC88C8"
    )
        port map (
      I0 => \drpdi_por_i[7]_i_4_n_0\,
      I1 => \rdata_reg_n_0_[1]\,
      I2 => \drpdi_por_i[7]_i_2_n_0\,
      I3 => Q(1),
      I4 => \drpdi_por_i[4]_i_2_n_0\,
      I5 => \drpdi_por_i[1]_i_2_n_0\,
      O => drpdi_por_i0_in(1)
    );
\drpdi_por_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => p_3_out(1),
      I1 => \drpdi_por_i[5]_i_6_n_0\,
      I2 => trim_code(1),
      I3 => \drpdi_por_i[7]_i_3_n_0\,
      I4 => trim_code(0),
      I5 => \drpdi_por_i[5]_i_7_n_0\,
      O => \drpdi_por_i[1]_i_2_n_0\
    );
\drpdi_por_i[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \rdata_reg_n_0_[1]\,
      O => p_3_out(1)
    );
\drpdi_por_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBCC88C8"
    )
        port map (
      I0 => \drpdi_por_i[7]_i_4_n_0\,
      I1 => \rdata_reg_n_0_[2]\,
      I2 => \drpdi_por_i[7]_i_2_n_0\,
      I3 => Q(2),
      I4 => \drpdi_por_i[4]_i_2_n_0\,
      I5 => \drpdi_por_i[2]_i_2_n_0\,
      O => drpdi_por_i0_in(2)
    );
\drpdi_por_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => p_3_out(2),
      I1 => \drpdi_por_i[5]_i_6_n_0\,
      I2 => trim_code(2),
      I3 => \drpdi_por_i[7]_i_3_n_0\,
      I4 => trim_code(1),
      I5 => \drpdi_por_i[5]_i_7_n_0\,
      O => \drpdi_por_i[2]_i_2_n_0\
    );
\drpdi_por_i[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \rdata_reg_n_0_[2]\,
      O => p_3_out(2)
    );
\drpdi_por_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBCC88C8"
    )
        port map (
      I0 => \drpdi_por_i[7]_i_4_n_0\,
      I1 => \rdata_reg_n_0_[3]\,
      I2 => \drpdi_por_i[7]_i_2_n_0\,
      I3 => Q(3),
      I4 => \drpdi_por_i[4]_i_2_n_0\,
      I5 => \drpdi_por_i[3]_i_2_n_0\,
      O => drpdi_por_i0_in(3)
    );
\drpdi_por_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => p_3_out(3),
      I1 => \drpdi_por_i[5]_i_6_n_0\,
      I2 => trim_code(3),
      I3 => \drpdi_por_i[7]_i_3_n_0\,
      I4 => trim_code(2),
      I5 => \drpdi_por_i[5]_i_7_n_0\,
      O => \drpdi_por_i[3]_i_2_n_0\
    );
\drpdi_por_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \rdata_reg_n_0_[3]\,
      O => p_3_out(3)
    );
\drpdi_por_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBCC88C8"
    )
        port map (
      I0 => \drpdi_por_i[7]_i_4_n_0\,
      I1 => \rdata_reg_n_0_[4]\,
      I2 => \drpdi_por_i[7]_i_2_n_0\,
      I3 => Q(4),
      I4 => \drpdi_por_i[4]_i_2_n_0\,
      I5 => \drpdi_por_i[4]_i_3_n_0\,
      O => drpdi_por_i0_in(4)
    );
\drpdi_por_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAA00000000"
    )
        port map (
      I0 => drpdi_por_i19_out,
      I1 => \^mem_data_adc0_reg[22]\,
      I2 => Q(9),
      I3 => Q(8),
      I4 => Q(11),
      I5 => \^cleared_reg_0\,
      O => \drpdi_por_i[4]_i_2_n_0\
    );
\drpdi_por_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => p_3_out(4),
      I1 => \drpdi_por_i[5]_i_6_n_0\,
      I2 => trim_code(4),
      I3 => \drpdi_por_i[7]_i_3_n_0\,
      I4 => trim_code(3),
      I5 => \drpdi_por_i[5]_i_7_n_0\,
      O => \drpdi_por_i[4]_i_3_n_0\
    );
\drpdi_por_i[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \rdata_reg_n_0_[4]\,
      O => p_3_out(4)
    );
\drpdi_por_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \drpdi_por_i_reg[5]_0\,
      I1 => trim_code(0),
      I2 => \^mem_data_adc0_reg[17]\,
      I3 => \drpdi_por_i[5]_i_3_n_0\,
      I4 => \drpdi_por_i[5]_i_4_n_0\,
      O => drpdi_por_i0_in(5)
    );
\drpdi_por_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \drpdi_por_i[5]_i_5_n_0\,
      I1 => \drpdi_por_i[5]_i_6_n_0\,
      I2 => trim_code(5),
      I3 => \drpdi_por_i[7]_i_3_n_0\,
      I4 => trim_code(4),
      I5 => \drpdi_por_i[5]_i_7_n_0\,
      O => \drpdi_por_i[5]_i_3_n_0\
    );
\drpdi_por_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF808055408080"
    )
        port map (
      I0 => Q(5),
      I1 => \^cleared_reg_0\,
      I2 => drpdi_por_i19_out,
      I3 => \drpdi_por_i[7]_i_2_n_0\,
      I4 => \rdata_reg_n_0_[5]\,
      I5 => \drpdi_por_i[7]_i_4_n_0\,
      O => \drpdi_por_i[5]_i_4_n_0\
    );
\drpdi_por_i[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \rdata_reg_n_0_[5]\,
      O => \drpdi_por_i[5]_i_5_n_0\
    );
\drpdi_por_i[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => Q(8),
      I1 => mem_data_adc0(8),
      I2 => Q(12),
      I3 => Q(10),
      I4 => Q(9),
      I5 => Q(11),
      O => \drpdi_por_i[5]_i_6_n_0\
    );
\drpdi_por_i[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000080AA"
    )
        port map (
      I0 => \^cleared_reg_0\,
      I1 => Q(11),
      I2 => Q(8),
      I3 => Q(9),
      I4 => \^mem_data_adc0_reg[16]\,
      O => \drpdi_por_i[5]_i_7_n_0\
    );
\drpdi_por_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFEEEFEEEEEE"
    )
        port map (
      I0 => \drpdi_por_i_reg[6]_0\,
      I1 => \drpdi_por_i[6]_i_3_n_0\,
      I2 => Q(6),
      I3 => \rdata_reg_n_0_[6]\,
      I4 => \drpdi_por_i[7]_i_2_n_0\,
      I5 => \drpdi_por_i[7]_i_4_n_0\,
      O => drpdi_por_i0_in(6)
    );
\drpdi_por_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66006600F0000000"
    )
        port map (
      I0 => \rdata_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => trim_code(5),
      I3 => \^cleared_reg_0\,
      I4 => \drpdi_por_i[15]_i_9_n_0\,
      I5 => \^mem_data_adc0_reg[16]\,
      O => \drpdi_por_i[6]_i_3_n_0\
    );
\drpdi_por_i[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001500"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => Q(17),
      I2 => Q(16),
      I3 => cleared_reg_n_0,
      I4 => \^mem_data_adc0_reg[16]\,
      O => \FSM_sequential_por_sm_state_reg[2]_0\
    );
\drpdi_por_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEECC6640"
    )
        port map (
      I0 => Q(7),
      I1 => \rdata_reg_n_0_[7]\,
      I2 => \drpdi_por_i[7]_i_2_n_0\,
      I3 => \drpdi_por_i[7]_i_3_n_0\,
      I4 => \drpdi_por_i[7]_i_4_n_0\,
      I5 => \drpdi_por_i_reg[7]_0\,
      O => drpdi_por_i0_in(7)
    );
\drpdi_por_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8AAA"
    )
        port map (
      I0 => \drpdi_por_i[11]_i_3_n_0\,
      I1 => \FSM_sequential_por_sm_state[1]_i_10_n_0\,
      I2 => Q(10),
      I3 => Q(11),
      I4 => Q(8),
      I5 => Q(9),
      O => \drpdi_por_i[7]_i_2_n_0\
    );
\drpdi_por_i[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000000"
    )
        port map (
      I0 => \por_timer_start_val_reg[2]_1\,
      I1 => Q(18),
      I2 => \por_timer_start_val_reg[2]_0\,
      I3 => \^cleared_reg_0\,
      I4 => \drpdi_por_i[7]_i_6_n_0\,
      O => \drpdi_por_i[7]_i_3_n_0\
    );
\drpdi_por_i[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8000000"
    )
        port map (
      I0 => \drpdi_por_i[7]_i_2_n_0\,
      I1 => Q(19),
      I2 => Q(18),
      I3 => \por_timer_start_val_reg[2]_1\,
      I4 => \por_timer_start_val_reg[2]_0\,
      O => \drpdi_por_i[7]_i_4_n_0\
    );
\drpdi_por_i[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^mem_data_adc0_reg[22]\,
      I1 => Q(9),
      I2 => Q(8),
      O => \drpdi_por_i[7]_i_6_n_0\
    );
\drpdi_por_i[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAAFC00"
    )
        port map (
      I0 => \drpdi_por_i[7]_i_3_n_0\,
      I1 => \drpdi_por_i[7]_i_4_n_0\,
      I2 => \drpdi_por_i[10]_i_4_n_0\,
      I3 => p_1_in(0),
      I4 => mem_data_adc0(0),
      O => \rdata_reg[8]_0\
    );
\drpdi_por_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \drpdi_por_i_reg[9]_0\,
      I1 => \drpdi_por_i[15]_i_4_n_0\,
      I2 => p_1_in(1),
      I3 => \drpdi_por_i[9]_i_3_n_0\,
      O => drpdi_por_i0_in(9)
    );
\drpdi_por_i[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000EFE00"
    )
        port map (
      I0 => drpdi_por_i19_out,
      I1 => \^mem_data_adc0_reg[22]\,
      I2 => drpdi_por_i1,
      I3 => p_1_in(1),
      I4 => mem_data_adc0(1),
      I5 => \por_sm_state__0\(2),
      O => \drpdi_por_i[9]_i_3_n_0\
    );
\drpdi_por_i[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077000000000"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => mem_data_adc0(1),
      I3 => p_1_in(1),
      I4 => drpdi_por_i19_out,
      I5 => \^cleared_reg_0\,
      O => \mem_data_adc0_reg[16]_0\
    );
\drpdi_por_i[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => Q(12),
      I1 => mem_data_adc0(8),
      I2 => Q(15),
      I3 => Q(14),
      I4 => Q(13),
      I5 => Q(10),
      O => \^mem_data_adc0_reg[22]\
    );
\drpdi_por_i[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      I2 => cleared_reg_n_0,
      O => drpdi_por_i1
    );
\drpdi_por_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(0),
      Q => \drpdi_por_i_reg[15]_0\(0),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => \drpdi_por_i_reg[10]_0\(1),
      Q => \drpdi_por_i_reg[15]_0\(10),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(11),
      Q => \drpdi_por_i_reg[15]_0\(11),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(12),
      Q => \drpdi_por_i_reg[15]_0\(12),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(13),
      Q => \drpdi_por_i_reg[15]_0\(13),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(14),
      Q => \drpdi_por_i_reg[15]_0\(14),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(15),
      Q => \drpdi_por_i_reg[15]_0\(15),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(1),
      Q => \drpdi_por_i_reg[15]_0\(1),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(2),
      Q => \drpdi_por_i_reg[15]_0\(2),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(3),
      Q => \drpdi_por_i_reg[15]_0\(3),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(4),
      Q => \drpdi_por_i_reg[15]_0\(4),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(5),
      Q => \drpdi_por_i_reg[15]_0\(5),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(6),
      Q => \drpdi_por_i_reg[15]_0\(6),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(7),
      Q => \drpdi_por_i_reg[15]_0\(7),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => \drpdi_por_i_reg[10]_0\(0),
      Q => \drpdi_por_i_reg[15]_0\(8),
      R => \^adc0_reset_i\
    );
\drpdi_por_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1_n_0\,
      D => drpdi_por_i0_in(9),
      Q => \drpdi_por_i_reg[15]_0\(9),
      R => \^adc0_reset_i\
    );
drpen_por_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5780"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => \por_sm_state__0\(1),
      I2 => \por_sm_state__0\(0),
      I3 => \por_sm_state__0\(3),
      O => drpen_por_i_i_1_n_0
    );
drpen_por_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \por_sm_state__0\(3),
      I2 => \por_sm_state__0\(2),
      O => drpen_por_i
    );
drpen_por_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drpen_por_i_i_1_n_0,
      D => drpen_por_i,
      Q => adc0_drpen_por,
      R => \^adc0_reset_i\
    );
drprdy_por_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_drprdy_por,
      Q => drprdy_por_r,
      R => \^adc0_reset_i\
    );
drpwe_por_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \por_sm_state__0\(1),
      I2 => \por_sm_state__0\(2),
      O => drpwe_por_i
    );
drpwe_por_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drpen_por_i_i_1_n_0,
      D => drpwe_por_i,
      Q => adc0_drpwe_por,
      R => \^adc0_reset_i\
    );
enable_clock_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFEFF0A000200"
    )
        port map (
      I0 => enable_clock_en,
      I1 => \FSM_sequential_por_sm_state[0]_i_3_n_0\,
      I2 => \mem_addr[6]_i_4_n_0\,
      I3 => \por_sm_state__0\(2),
      I4 => \por_sm_state__0\(3),
      I5 => enable_clock_en_reg_n_0,
      O => enable_clock_en_i_1_n_0
    );
enable_clock_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(1),
      I2 => Q(13),
      I3 => Q(14),
      I4 => Q(15),
      I5 => \por_timer_start_val[11]_i_2_n_0\,
      O => enable_clock_en
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => enable_clock_en_i_1_n_0,
      Q => enable_clock_en_reg_n_0,
      R => \^adc0_reset_i\
    );
fg_cal_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EE0F00"
    )
        port map (
      I0 => \^adc0_sm_reset_i_0\,
      I1 => wait_event_reg_n_0,
      I2 => fg_cal_en_i_3_n_0,
      I3 => \por_sm_state__0\(0),
      I4 => \por_sm_state__0\(1),
      I5 => fg_cal_en_i_4_n_0,
      O => fg_cal_en_i_1_n_0
    );
fg_cal_en_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \por_sm_state__0\(1),
      O => fg_cal_en
    );
fg_cal_en_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => Q(13),
      O => fg_cal_en_i_3_n_0
    );
fg_cal_en_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => \por_sm_state__0\(3),
      O => fg_cal_en_i_4_n_0
    );
fg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => fg_cal_en_i_1_n_0,
      D => fg_cal_en,
      Q => fg_cal_en_reg_n_0,
      R => \^adc0_reset_i\
    );
interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => interrupt0,
      I1 => clear_interrupt_reg_n_0,
      I2 => \^adc0_sm_reset_i_0\,
      O => interrupt_i_1_n_0
    );
interrupt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4000000"
    )
        port map (
      I0 => power_ok_r_reg_0,
      I1 => power_ok_r,
      I2 => interrupt_i_3_n_0,
      I3 => Q(19),
      I4 => Q(18),
      I5 => interrupt_i_4_n_0,
      O => interrupt0
    );
interrupt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F22222200000000"
    )
        port map (
      I0 => clocks_ok_r,
      I1 => clocks_ok_r_reg_0,
      I2 => powerup_state_r_reg_0,
      I3 => \por_timer_start_val_reg[2]_0\,
      I4 => powerup_state_r,
      I5 => \por_timer_start_val_reg[2]_1\,
      O => interrupt_i_3_n_0
    );
interrupt_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0808FF0C0808"
    )
        port map (
      I0 => \por_timer_start_val_reg[2]_1\,
      I1 => power_ok_r,
      I2 => power_ok_r_reg_0,
      I3 => clocks_ok_r,
      I4 => \por_timer_start_val_reg[2]_0\,
      I5 => clocks_ok_r_reg_0,
      O => interrupt_i_4_n_0
    );
interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => interrupt_i_1_n_0,
      Q => \^adc0_sm_reset_i_0\,
      R => \^adc0_reset_i\
    );
\mem_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000AAAAABAB"
    )
        port map (
      I0 => \mem_addr[1]_i_2_n_0\,
      I1 => \por_sm_state__0\(1),
      I2 => \mem_addr[0]_i_2_n_0\,
      I3 => \mem_addr[6]_i_7_n_0\,
      I4 => por_sm_state150_out,
      I5 => \^mem_addr_reg[6]_0\(0),
      O => \mem_addr[0]_i_1_n_0\
    );
\mem_addr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^adc0_sm_reset_i_0\,
      I1 => cleared_reg_n_0,
      O => \mem_addr[0]_i_2_n_0\
    );
\mem_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0E0C0AC"
    )
        port map (
      I0 => \mem_addr[1]_i_2_n_0\,
      I1 => \mem_addr[6]_i_7_n_0\,
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => por_sm_state150_out,
      I5 => \mem_addr[1]_i_3_n_0\,
      O => \mem_addr[1]_i_1_n_0\
    );
\mem_addr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5373"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(3),
      I3 => \^adc0_sm_reset_i_0\,
      O => \mem_addr[1]_i_2_n_0\
    );
\mem_addr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044444004444"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^adc0_sm_reset_i_0\,
      I3 => \por_sm_state__0\(3),
      I4 => \por_sm_state__0\(0),
      I5 => \por_sm_state__0\(1),
      O => \mem_addr[1]_i_3_n_0\
    );
\mem_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEABAEABAEABABA"
    )
        port map (
      I0 => \mem_addr[2]_i_2_n_0\,
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \mem_addr[6]_i_7_n_0\,
      I3 => por_sm_state150_out,
      I4 => \^mem_addr_reg[6]_0\(0),
      I5 => \^mem_addr_reg[6]_0\(1),
      O => \mem_addr[2]_i_1_n_0\
    );
\mem_addr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004C004CC03CC0CC"
    )
        port map (
      I0 => \^adc0_sm_reset_i_0\,
      I1 => in25(2),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(0),
      I4 => no_pll_restart_reg_n_0,
      I5 => \por_sm_state__0\(1),
      O => \mem_addr[2]_i_2_n_0\
    );
\mem_addr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080000000"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state_reg[1]_1\(2),
      I1 => \FSM_sequential_por_sm_state_reg[1]_1\(3),
      I2 => \FSM_sequential_por_sm_state_reg[1]_1\(0),
      I3 => \FSM_sequential_por_sm_state_reg[1]_1\(1),
      I4 => \signal_lost_r2_reg_n_0_[0]\,
      I5 => \^adc0_signal_lost_out\(0),
      O => por_sm_state150_out
    );
\mem_addr[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(2),
      O => in25(2)
    );
\mem_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFEAFFFFFF0C"
    )
        port map (
      I0 => \mem_addr[3]_i_2_n_0\,
      I1 => \mem_addr[3]_i_3_n_0\,
      I2 => \mem_addr[3]_i_4_n_0\,
      I3 => \mem_addr[6]_i_6_n_0\,
      I4 => \mem_addr[3]_i_5_n_0\,
      I5 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr[3]_i_1_n_0\
    );
\mem_addr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \mem_addr[3]_i_6_n_0\,
      I1 => \por_sm_state__0\(1),
      I2 => no_pll_restart_reg_n_0,
      I3 => \FSM_sequential_por_sm_state[0]_i_8_n_0\,
      I4 => \mem_addr[3]_i_7_n_0\,
      I5 => \mem_addr[6]_i_7_n_0\,
      O => \mem_addr[3]_i_2_n_0\
    );
\mem_addr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03C70FC7"
    )
        port map (
      I0 => no_pll_restart_reg_n_0,
      I1 => \por_sm_state__0\(3),
      I2 => \por_sm_state__0\(0),
      I3 => \por_sm_state__0\(1),
      I4 => \^adc0_sm_reset_i_0\,
      O => \mem_addr[3]_i_3_n_0\
    );
\mem_addr[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(2),
      O => \mem_addr[3]_i_4_n_0\
    );
\mem_addr[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800000008"
    )
        port map (
      I0 => no_pll_restart_reg_n_0,
      I1 => \por_sm_state__0\(3),
      I2 => \por_sm_state__0\(0),
      I3 => \por_sm_state__0\(1),
      I4 => \mem_addr[4]_i_5__0_n_0\,
      I5 => \^mem_addr_reg[6]_0\(2),
      O => \mem_addr[3]_i_5_n_0\
    );
\mem_addr[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(2),
      O => \mem_addr[3]_i_6_n_0\
    );
\mem_addr[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => por_sm_state150_out,
      I1 => \^mem_addr_reg[6]_0\(0),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(2),
      O => \mem_addr[3]_i_7_n_0\
    );
\mem_addr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \mem_addr[4]_i_2_n_0\,
      I1 => \mem_addr[6]_i_6_n_0\,
      I2 => \^mem_addr_reg[6]_0\(4),
      I3 => \mem_addr[4]_i_3_n_0\,
      O => \mem_addr[4]_i_1_n_0\
    );
\mem_addr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0EC0CAC0C0C0C0"
    )
        port map (
      I0 => \mem_addr[4]_i_4_n_0\,
      I1 => \mem_addr[3]_i_3_n_0\,
      I2 => \^mem_addr_reg[6]_0\(4),
      I3 => \mem_addr[4]_i_5__0_n_0\,
      I4 => \^mem_addr_reg[6]_0\(2),
      I5 => \^mem_addr_reg[6]_0\(3),
      O => \mem_addr[4]_i_2_n_0\
    );
\mem_addr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF888888B8"
    )
        port map (
      I0 => \mem_addr[6]_i_7_n_0\,
      I1 => \^mem_addr_reg[6]_0\(3),
      I2 => no_pll_restart_reg_n_0,
      I3 => \por_sm_state__0\(1),
      I4 => \FSM_sequential_por_sm_state[0]_i_8_n_0\,
      I5 => \mem_addr[3]_i_2_n_0\,
      O => \mem_addr[4]_i_3_n_0\
    );
\mem_addr[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(3),
      I3 => no_pll_restart_reg_n_0,
      O => \mem_addr[4]_i_4_n_0\
    );
\mem_addr[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(1),
      I1 => \^mem_addr_reg[6]_0\(0),
      O => \mem_addr[4]_i_5__0_n_0\
    );
\mem_addr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAEAAAE"
    )
        port map (
      I0 => \mem_addr[5]_i_2_n_0\,
      I1 => \mem_addr[6]_i_6_n_0\,
      I2 => \^mem_addr_reg[6]_0\(4),
      I3 => \^mem_addr_reg[6]_0\(5),
      I4 => \mem_addr[6]_i_7_n_0\,
      O => \mem_addr[5]_i_1_n_0\
    );
\mem_addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8C8C8C8"
    )
        port map (
      I0 => \mem_addr[4]_i_3_n_0\,
      I1 => \^mem_addr_reg[6]_0\(5),
      I2 => \mem_addr[3]_i_3_n_0\,
      I3 => \^mem_addr_reg[6]_0\(4),
      I4 => \mem_addr[6]_i_10_n_0\,
      I5 => \mem_addr[5]_i_3_n_0\,
      O => \mem_addr[5]_i_2_n_0\
    );
\mem_addr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000888808000000"
    )
        port map (
      I0 => no_pll_restart_reg_n_0,
      I1 => \FSM_sequential_por_sm_state[1]_i_8_n_0\,
      I2 => \mem_addr[3]_i_6_n_0\,
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr[5]_i_3_n_0\
    );
\mem_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAEAEAEAA"
    )
        port map (
      I0 => \mem_addr[6]_i_3_n_0\,
      I1 => \por_sm_state__0\(2),
      I2 => \mem_addr[6]_i_4_n_0\,
      I3 => \por_sm_state__0\(3),
      I4 => \FSM_sequential_por_sm_state[0]_i_3_n_0\,
      I5 => \FSM_sequential_por_sm_state[3]_i_10_n_0\,
      O => \mem_addr[6]_i_1_n_0\
    );
\mem_addr[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => \^mem_addr_reg[6]_0\(2),
      I2 => \^mem_addr_reg[6]_0\(1),
      I3 => \^mem_addr_reg[6]_0\(0),
      O => \mem_addr[6]_i_10_n_0\
    );
\mem_addr[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200A0A0A0A0A0A0"
    )
        port map (
      I0 => \mem_addr[4]_i_4_n_0\,
      I1 => \mem_addr[3]_i_6_n_0\,
      I2 => \^mem_addr_reg[6]_0\(6),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr[6]_i_11_n_0\
    );
\mem_addr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEBEEEAAAABAAAA"
    )
        port map (
      I0 => \mem_addr[6]_i_5_n_0\,
      I1 => \^mem_addr_reg[6]_0\(6),
      I2 => \^mem_addr_reg[6]_0\(5),
      I3 => \^mem_addr_reg[6]_0\(4),
      I4 => \mem_addr[6]_i_6_n_0\,
      I5 => \mem_addr[6]_i_7_n_0\,
      O => \mem_addr[6]_i_2_n_0\
    );
\mem_addr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEFEEEE"
    )
        port map (
      I0 => \mem_addr[6]_i_8_n_0\,
      I1 => \restart_fg[7]_i_5_n_0\,
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(1),
      I4 => \por_sm_state__0\(2),
      I5 => \FSM_sequential_por_sm_state[2]_i_3_n_0\,
      O => \mem_addr[6]_i_3_n_0\
    );
\mem_addr[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \por_sm_state__0\(1),
      I1 => \por_sm_state__0\(0),
      O => \mem_addr[6]_i_4_n_0\
    );
\mem_addr[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC8B8C8C8"
    )
        port map (
      I0 => \mem_addr[4]_i_3_n_0\,
      I1 => \^mem_addr_reg[6]_0\(6),
      I2 => \mem_addr[3]_i_3_n_0\,
      I3 => \mem_addr[6]_i_9_n_0\,
      I4 => \mem_addr[6]_i_10_n_0\,
      I5 => \mem_addr[6]_i_11_n_0\,
      O => \mem_addr[6]_i_5_n_0\
    );
\mem_addr[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444500000000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(3),
      I1 => por_sm_state150_out,
      I2 => \^mem_addr_reg[6]_0\(0),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(2),
      I5 => \mem_addr[6]_i_7_n_0\,
      O => \mem_addr[6]_i_6_n_0\
    );
\mem_addr[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(1),
      I2 => \por_sm_state__0\(0),
      I3 => cleared_reg_n_0,
      I4 => \^adc0_sm_reset_i_0\,
      O => \mem_addr[6]_i_7_n_0\
    );
\mem_addr[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A00300"
    )
        port map (
      I0 => adc0_drprdy_por,
      I1 => p_5_in,
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(1),
      I4 => \por_sm_state__0\(3),
      I5 => \por_sm_state__0\(0),
      O => \mem_addr[6]_i_8_n_0\
    );
\mem_addr[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(5),
      I1 => \^mem_addr_reg[6]_0\(4),
      O => \mem_addr[6]_i_9_n_0\
    );
\mem_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[0]_i_1_n_0\,
      Q => \^mem_addr_reg[6]_0\(0),
      R => \^adc0_reset_i\
    );
\mem_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[1]_i_1_n_0\,
      Q => \^mem_addr_reg[6]_0\(1),
      R => \^adc0_reset_i\
    );
\mem_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[2]_i_1_n_0\,
      Q => \^mem_addr_reg[6]_0\(2),
      R => \^adc0_reset_i\
    );
\mem_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[3]_i_1_n_0\,
      Q => \^mem_addr_reg[6]_0\(3),
      R => \^adc0_reset_i\
    );
\mem_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[4]_i_1_n_0\,
      Q => \^mem_addr_reg[6]_0\(4),
      R => \^adc0_reset_i\
    );
\mem_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[5]_i_1_n_0\,
      Q => \^mem_addr_reg[6]_0\(5),
      R => \^adc0_reset_i\
    );
\mem_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[6]_i_1_n_0\,
      D => \mem_addr[6]_i_2_n_0\,
      Q => \^mem_addr_reg[6]_0\(6),
      R => \^adc0_reset_i\
    );
\mem_data_adc0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050004000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(3),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(0),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[4]_0\
    );
\mem_data_adc0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800180"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(2),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(3),
      I3 => \^mem_addr_reg[6]_0\(4),
      I4 => \^mem_addr_reg[6]_0\(0),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[2]_0\
    );
\mem_data_adc0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040500000"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(3),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(0),
      I4 => \^mem_addr_reg[6]_0\(1),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[4]_1\
    );
\mem_data_adc0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040104100"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(4),
      I1 => \^mem_addr_reg[6]_0\(3),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(1),
      I4 => \^mem_addr_reg[6]_0\(0),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[4]_2\
    );
\mem_data_adc0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000008C080"
    )
        port map (
      I0 => \^mem_addr_reg[6]_0\(0),
      I1 => \^mem_addr_reg[6]_0\(1),
      I2 => \^mem_addr_reg[6]_0\(2),
      I3 => \^mem_addr_reg[6]_0\(3),
      I4 => \^mem_addr_reg[6]_0\(4),
      I5 => \^mem_addr_reg[6]_0\(5),
      O => \mem_addr_reg[0]_0\
    );
\mu_adc0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc0_operation(7),
      I1 => \slice_enables_adc0_reg[3]\(0),
      O => \const_operation_reg[9]_0\(0)
    );
\mu_adc0[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc0_operation(8),
      I1 => \slice_enables_adc0_reg[3]\(0),
      O => \const_operation_reg[9]_0\(1)
    );
\mu_adc0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc0_operation(9),
      I1 => \slice_enables_adc0_reg[3]\(0),
      O => \const_operation_reg[9]_0\(2)
    );
no_pll_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF8080AFFF0000"
    )
        port map (
      I0 => no_pll_restart,
      I1 => no_pll_restart_i_3_n_0,
      I2 => no_pll_restart_i_4_n_0,
      I3 => adc0_drprdy_por,
      I4 => no_pll_restart_reg_n_0,
      I5 => \por_sm_state__0\(1),
      O => no_pll_restart_i_1_n_0
    );
no_pll_restart_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00FF00FF00FF00"
    )
        port map (
      I0 => \rdata_reg_n_0_[3]\,
      I1 => \rdata_reg_n_0_[4]\,
      I2 => \rdata_reg_n_0_[2]\,
      I3 => no_pll_restart_i_5_n_0,
      I4 => \rdata_reg_n_0_[0]\,
      I5 => \rdata_reg_n_0_[1]\,
      O => no_pll_restart
    );
no_pll_restart_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^adc0_sm_reset_i_0\,
      I1 => wait_event_reg_n_0,
      O => no_pll_restart_i_3_n_0
    );
no_pll_restart_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(0),
      O => no_pll_restart_i_4_n_0
    );
no_pll_restart_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => \por_sm_state__0\(2),
      O => no_pll_restart_i_5_n_0
    );
no_pll_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => no_pll_restart_i_1_n_0,
      Q => no_pll_restart_reg_n_0,
      R => \^adc0_reset_i\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_por_gnt,
      Q => por_gnt_r,
      R => \^adc0_reset_i\
    );
por_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF000000C0"
    )
        port map (
      I0 => adc0_drprdy_por,
      I1 => \por_sm_state__0\(1),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(0),
      I4 => \por_sm_state__0\(3),
      I5 => \^adc0_por_req\,
      O => por_req_i_1_n_0
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_req_i_1_n_0,
      Q => \^adc0_por_req\,
      R => \^adc0_reset_i\
    );
\por_timer_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(0),
      I2 => clock_en_reg_n_0,
      I3 => \por_timer_count[0]_i_3_n_0\,
      O => \por_timer_count[0]_i_1_n_0\
    );
\por_timer_count[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(1),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_10_n_0\
    );
\por_timer_count[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_11_n_0\
    );
\por_timer_count[0]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => por_timer_start_val(7),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_12__3_n_0\
    );
\por_timer_count[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_val(6),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13_n_0\
    );
\por_timer_count[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_val(5),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14_n_0\
    );
\por_timer_count[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_val(4),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15_n_0\
    );
\por_timer_count[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_val(3),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16_n_0\
    );
\por_timer_count[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => por_timer_start_val(2),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17_n_0\
    );
\por_timer_count[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => por_timer_start_val(1),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18_n_0\
    );
\por_timer_count[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => por_timer_start_val(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19_n_0\
    );
\por_timer_count[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \por_timer_count[0]_i_23_n_0\,
      I1 => por_timer_count_reg(8),
      I2 => por_timer_count_reg(9),
      I3 => por_timer_count_reg(10),
      I4 => por_timer_count_reg(11),
      I5 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_20_n_0\
    );
\por_timer_count[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_count_reg(18),
      I2 => por_timer_count_reg(17),
      I3 => por_timer_count_reg(16),
      I4 => \por_timer_count[0]_i_24_n_0\,
      O => \por_timer_count[0]_i_21_n_0\
    );
\por_timer_count[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => por_timer_count_reg(3),
      I2 => por_timer_count_reg(4),
      I3 => por_timer_count_reg(5),
      O => \por_timer_count[0]_i_22_n_0\
    );
\por_timer_count[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => por_timer_count_reg(13),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(15),
      O => \por_timer_count[0]_i_23_n_0\
    );
\por_timer_count[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_count_reg(21),
      I2 => por_timer_count_reg(23),
      I3 => por_timer_count_reg(22),
      O => \por_timer_count[0]_i_24_n_0\
    );
\por_timer_count[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \por_timer_count[0]_i_20_n_0\,
      I1 => por_timer_count_reg(6),
      I2 => por_timer_count_reg(7),
      I3 => \por_timer_count[0]_i_21_n_0\,
      I4 => \por_timer_count[0]_i_22_n_0\,
      O => \por_timer_count[0]_i_3_n_0\
    );
\por_timer_count[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(7),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_4_n_0\
    );
\por_timer_count[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(6),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(6),
      O => \por_timer_count[0]_i_5_n_0\
    );
\por_timer_count[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(5),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(5),
      O => \por_timer_count[0]_i_6_n_0\
    );
\por_timer_count[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(4),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_7_n_0\
    );
\por_timer_count[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(3),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(3),
      O => \por_timer_count[0]_i_8_n_0\
    );
\por_timer_count[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(2),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_9_n_0\
    );
\por_timer_count[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_val(20),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10_n_0\
    );
\por_timer_count[16]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_val(21),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11_n_0\
    );
\por_timer_count[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_val(20),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12_n_0\
    );
\por_timer_count[16]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_val(19),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13_n_0\
    );
\por_timer_count[16]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_val(18),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14_n_0\
    );
\por_timer_count[16]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_val(17),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15_n_0\
    );
\por_timer_count[16]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_val(16),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16_n_0\
    );
\por_timer_count[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(20),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(22),
      O => \por_timer_count[16]_i_2_n_0\
    );
\por_timer_count[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(21),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(21),
      O => \por_timer_count[16]_i_3_n_0\
    );
\por_timer_count[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(20),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(20),
      O => \por_timer_count[16]_i_4_n_0\
    );
\por_timer_count[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(19),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(19),
      O => \por_timer_count[16]_i_5_n_0\
    );
\por_timer_count[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(18),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(18),
      O => \por_timer_count[16]_i_6_n_0\
    );
\por_timer_count[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(17),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(17),
      O => \por_timer_count[16]_i_7_n_0\
    );
\por_timer_count[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(16),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(16),
      O => \por_timer_count[16]_i_8_n_0\
    );
\por_timer_count[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(23),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_9_n_0\
    );
\por_timer_count[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_start_val(15),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10_n_0\
    );
\por_timer_count[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_val(14),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11_n_0\
    );
\por_timer_count[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_val(13),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12_n_0\
    );
\por_timer_count[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => por_timer_start_val(12),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13_n_0\
    );
\por_timer_count[8]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => por_timer_start_val(11),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14_n_0\
    );
\por_timer_count[8]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_val(10),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15_n_0\
    );
\por_timer_count[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_val(9),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16_n_0\
    );
\por_timer_count[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_val(8),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17_n_0\
    );
\por_timer_count[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(15),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2_n_0\
    );
\por_timer_count[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(14),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(14),
      O => \por_timer_count[8]_i_3_n_0\
    );
\por_timer_count[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(13),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(13),
      O => \por_timer_count[8]_i_4_n_0\
    );
\por_timer_count[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(12),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5_n_0\
    );
\por_timer_count[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(11),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6_n_0\
    );
\por_timer_count[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(10),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(10),
      O => \por_timer_count[8]_i_7_n_0\
    );
\por_timer_count[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(9),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(9),
      O => \por_timer_count[8]_i_8_n_0\
    );
\por_timer_count[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(8),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(8),
      O => \por_timer_count[8]_i_9_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_15\,
      Q => por_timer_count_reg(0),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2_n_7\,
      DI(7) => \por_timer_count[0]_i_4_n_0\,
      DI(6) => \por_timer_count[0]_i_5_n_0\,
      DI(5) => \por_timer_count[0]_i_6_n_0\,
      DI(4) => \por_timer_count[0]_i_7_n_0\,
      DI(3) => \por_timer_count[0]_i_8_n_0\,
      DI(2) => \por_timer_count[0]_i_9_n_0\,
      DI(1) => \por_timer_count[0]_i_10_n_0\,
      DI(0) => \por_timer_count[0]_i_11_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2_n_15\,
      S(7) => \por_timer_count[0]_i_12__3_n_0\,
      S(6) => \por_timer_count[0]_i_13_n_0\,
      S(5) => \por_timer_count[0]_i_14_n_0\,
      S(4) => \por_timer_count[0]_i_15_n_0\,
      S(3) => \por_timer_count[0]_i_16_n_0\,
      S(2) => \por_timer_count[0]_i_17_n_0\,
      S(1) => \por_timer_count[0]_i_18_n_0\,
      S(0) => \por_timer_count[0]_i_19_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_13\,
      Q => por_timer_count_reg(10),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_12\,
      Q => por_timer_count_reg(11),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_11\,
      Q => por_timer_count_reg(12),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_10\,
      Q => por_timer_count_reg(13),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_9\,
      Q => por_timer_count_reg(14),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_8\,
      Q => por_timer_count_reg(15),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_15\,
      Q => por_timer_count_reg(16),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2_n_0\,
      DI(5) => \por_timer_count[16]_i_3_n_0\,
      DI(4) => \por_timer_count[16]_i_4_n_0\,
      DI(3) => \por_timer_count[16]_i_5_n_0\,
      DI(2) => \por_timer_count[16]_i_6_n_0\,
      DI(1) => \por_timer_count[16]_i_7_n_0\,
      DI(0) => \por_timer_count[16]_i_8_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1_n_15\,
      S(7) => \por_timer_count[16]_i_9_n_0\,
      S(6) => \por_timer_count[16]_i_10_n_0\,
      S(5) => \por_timer_count[16]_i_11_n_0\,
      S(4) => \por_timer_count[16]_i_12_n_0\,
      S(3) => \por_timer_count[16]_i_13_n_0\,
      S(2) => \por_timer_count[16]_i_14_n_0\,
      S(1) => \por_timer_count[16]_i_15_n_0\,
      S(0) => \por_timer_count[16]_i_16_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_14\,
      Q => por_timer_count_reg(17),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_13\,
      Q => por_timer_count_reg(18),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_12\,
      Q => por_timer_count_reg(19),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_14\,
      Q => por_timer_count_reg(1),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_11\,
      Q => por_timer_count_reg(20),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_10\,
      Q => por_timer_count_reg(21),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_9\,
      Q => por_timer_count_reg(22),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_8\,
      Q => por_timer_count_reg(23),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_13\,
      Q => por_timer_count_reg(2),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_12\,
      Q => por_timer_count_reg(3),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_11\,
      Q => por_timer_count_reg(4),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_10\,
      Q => por_timer_count_reg(5),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_9\,
      Q => por_timer_count_reg(6),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_8\,
      Q => por_timer_count_reg(7),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_15\,
      Q => por_timer_count_reg(8),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1_n_7\,
      DI(7) => \por_timer_count[8]_i_2_n_0\,
      DI(6) => \por_timer_count[8]_i_3_n_0\,
      DI(5) => \por_timer_count[8]_i_4_n_0\,
      DI(4) => \por_timer_count[8]_i_5_n_0\,
      DI(3) => \por_timer_count[8]_i_6_n_0\,
      DI(2) => \por_timer_count[8]_i_7_n_0\,
      DI(1) => \por_timer_count[8]_i_8_n_0\,
      DI(0) => \por_timer_count[8]_i_9_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1_n_15\,
      S(7) => \por_timer_count[8]_i_10_n_0\,
      S(6) => \por_timer_count[8]_i_11_n_0\,
      S(5) => \por_timer_count[8]_i_12_n_0\,
      S(4) => \por_timer_count[8]_i_13_n_0\,
      S(3) => \por_timer_count[8]_i_14_n_0\,
      S(2) => \por_timer_count[8]_i_15_n_0\,
      S(1) => \por_timer_count[8]_i_16_n_0\,
      S(0) => \por_timer_count[8]_i_17_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_14\,
      Q => por_timer_count_reg(9),
      R => \^adc0_reset_i\
    );
por_timer_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF20000000"
    )
        port map (
      I0 => \restart_fg[0]_i_2_n_0\,
      I1 => \por_sm_state__0\(1),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(2),
      I4 => \por_sm_state__0\(0),
      I5 => por_timer_start_reg_n_0,
      O => por_timer_start_i_1_n_0
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_timer_start_i_1_n_0,
      Q => por_timer_start_reg_n_0,
      R => \^adc0_reset_i\
    );
\por_timer_start_val[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \por_timer_start_val[11]_i_2_n_0\,
      I1 => Q(0),
      I2 => enable_clock_en1,
      I3 => \por_timer_start_val_reg[15]_0\(0),
      O => \por_timer_start_val[0]_i_1_n_0\
    );
\por_timer_start_val[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \por_timer_start_val[10]_i_2_n_0\,
      I1 => \por_timer_start_val[15]_i_6_n_0\,
      I2 => \por_timer_start_val_reg[15]_0\(10),
      I3 => \por_timer_start_val[15]_i_7_n_0\,
      I4 => mem_data_adc0(2),
      I5 => \por_timer_start_val[10]_i_3_n_0\,
      O => \por_timer_start_val[10]_i_1_n_0\
    );
\por_timer_start_val[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA200000000"
    )
        port map (
      I0 => adc0_supply_timer(2),
      I1 => Q(19),
      I2 => \por_timer_start_val_reg[2]_1\,
      I3 => Q(18),
      I4 => \por_timer_start_val_reg[2]_0\,
      I5 => \por_timer_start_val[12]_i_4_n_0\,
      O => \por_timer_start_val[10]_i_2_n_0\
    );
\por_timer_start_val[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \por_timer_start_val_reg[8]_0\(1),
      I1 => \por_timer_start_val_reg[8]_0\(0),
      I2 => \por_timer_start_val_reg[2]_1\,
      I3 => Q(19),
      I4 => \por_timer_start_val_reg[2]_0\,
      I5 => Q(18),
      O => \por_timer_start_val[10]_i_3_n_0\
    );
\por_timer_start_val[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \por_timer_start_val[11]_i_2_n_0\,
      I1 => adc0_supply_timer(2),
      I2 => \por_timer_start_val[15]_i_7_n_0\,
      I3 => mem_data_adc0(3),
      I4 => \por_timer_start_val_reg[15]_0\(11),
      I5 => \por_timer_start_val[15]_i_6_n_0\,
      O => \por_timer_start_val[11]_i_1_n_0\
    );
\por_timer_start_val[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEBA"
    )
        port map (
      I0 => \por_timer_start_val[12]_i_4_n_0\,
      I1 => Q(18),
      I2 => Q(19),
      I3 => \por_timer_start_val_reg[2]_1\,
      I4 => \por_timer_start_val_reg[2]_0\,
      O => \por_timer_start_val[11]_i_2_n_0\
    );
\por_timer_start_val[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \por_timer_start_val[12]_i_2_n_0\,
      I1 => \por_timer_start_val[15]_i_7_n_0\,
      I2 => mem_data_adc0(4),
      I3 => \por_timer_start_val_reg[15]_0\(12),
      I4 => \por_timer_start_val[15]_i_6_n_0\,
      O => \por_timer_start_val[12]_i_1_n_0\
    );
\por_timer_start_val[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EAAA"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_5_n_0\,
      I1 => Q(0),
      I2 => \por_timer_start_val[12]_i_3_n_0\,
      I3 => \por_timer_start_val[12]_i_4_n_0\,
      I4 => \por_timer_start_val_reg[8]_0\(1),
      I5 => \por_timer_start_val_reg[8]_0\(0),
      O => \por_timer_start_val[12]_i_2_n_0\
    );
\por_timer_start_val[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => Q(18),
      I1 => \por_timer_start_val_reg[2]_0\,
      I2 => Q(19),
      I3 => \por_timer_start_val_reg[2]_1\,
      O => \por_timer_start_val[12]_i_3_n_0\
    );
\por_timer_start_val[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \por_timer_start_val_reg[2]_1\,
      I3 => \por_timer_start_val_reg[2]_0\,
      I4 => enable_clock_en1,
      O => \por_timer_start_val[12]_i_4_n_0\
    );
\por_timer_start_val[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \por_timer_start_val_reg[15]_0\(13),
      I1 => \por_timer_start_val[15]_i_6_n_0\,
      I2 => mem_data_adc0(5),
      I3 => \por_timer_start_val[15]_i_7_n_0\,
      O => \por_timer_start_val[13]_i_1_n_0\
    );
\por_timer_start_val[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \por_timer_start_val_reg[15]_0\(14),
      I1 => \por_timer_start_val[15]_i_6_n_0\,
      I2 => mem_data_adc0(6),
      I3 => \por_timer_start_val[15]_i_7_n_0\,
      O => \por_timer_start_val[14]_i_1_n_0\
    );
\por_timer_start_val[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^adc0_reset_i\,
      I1 => Q(13),
      I2 => Q(14),
      I3 => Q(15),
      I4 => \por_timer_start_val[15]_i_3_n_0\,
      O => \por_timer_start_val[15]_i_1_n_0\
    );
\por_timer_start_val[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => adc0_supply_timer(2),
      I1 => \por_timer_start_val[15]_i_5_n_0\,
      I2 => \por_timer_start_val[15]_i_6_n_0\,
      I3 => \por_timer_start_val_reg[15]_0\(15),
      I4 => mem_data_adc0(7),
      I5 => \por_timer_start_val[15]_i_7_n_0\,
      O => \por_timer_start_val[15]_i_2_n_0\
    );
\por_timer_start_val[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(1),
      I3 => \por_sm_state__0\(0),
      O => \por_timer_start_val[15]_i_3_n_0\
    );
\por_timer_start_val[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \por_timer_start_val_reg[8]_0\(0),
      I1 => \por_timer_start_val_reg[8]_0\(1),
      O => adc0_supply_timer(2)
    );
\por_timer_start_val[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \por_timer_start_val_reg[2]_0\,
      I1 => Q(18),
      I2 => \por_timer_start_val_reg[2]_1\,
      I3 => Q(19),
      O => \por_timer_start_val[15]_i_5_n_0\
    );
\por_timer_start_val[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDB0000"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      I2 => \por_timer_start_val_reg[2]_1\,
      I3 => \por_timer_start_val_reg[2]_0\,
      I4 => enable_clock_en1,
      O => \por_timer_start_val[15]_i_6_n_0\
    );
\por_timer_start_val[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54554551"
    )
        port map (
      I0 => enable_clock_en1,
      I1 => Q(19),
      I2 => Q(18),
      I3 => \por_timer_start_val_reg[2]_1\,
      I4 => \por_timer_start_val_reg[2]_0\,
      O => \por_timer_start_val[15]_i_7_n_0\
    );
\por_timer_start_val[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \por_timer_start_val[11]_i_2_n_0\,
      I1 => Q(1),
      I2 => enable_clock_en1,
      I3 => \por_timer_start_val_reg[15]_0\(1),
      O => \por_timer_start_val[1]_i_1_n_0\
    );
\por_timer_start_val[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^adc0_reset_i\,
      I1 => Q(13),
      I2 => Q(14),
      I3 => Q(15),
      I4 => \por_timer_start_val[15]_i_3_n_0\,
      I5 => \por_timer_start_val[15]_i_7_n_0\,
      O => \por_timer_start_val[21]_i_1__0_n_0\
    );
\por_timer_start_val[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAABAAAA8AA8AA"
    )
        port map (
      I0 => \por_timer_start_val__0\(2),
      I1 => \por_timer_start_val_reg[2]_0\,
      I2 => \por_timer_start_val_reg[2]_1\,
      I3 => Q(19),
      I4 => Q(18),
      I5 => adc0_supply_timer(2),
      O => \por_timer_start_val[2]_i_1_n_0\
    );
\por_timer_start_val[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFCAA30AA30AAFC"
    )
        port map (
      I0 => \por_timer_start_val_reg[15]_0\(2),
      I1 => \por_timer_start_val[4]_i_3_n_0\,
      I2 => Q(2),
      I3 => enable_clock_en1,
      I4 => Q(0),
      I5 => adc0_supply_timer(2),
      O => \por_timer_start_val__0\(2)
    );
\por_timer_start_val[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_7_n_0\,
      I1 => Q(3),
      I2 => \por_timer_start_val[3]_i_2_n_0\,
      I3 => \por_timer_start_val[9]_i_2_n_0\,
      I4 => \por_timer_start_val_reg[15]_0\(3),
      I5 => \por_timer_start_val[15]_i_6_n_0\,
      O => \por_timer_start_val[3]_i_1_n_0\
    );
\por_timer_start_val[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(0),
      I1 => \por_timer_start_val_reg[8]_0\(1),
      I2 => \por_timer_start_val_reg[8]_0\(0),
      O => \por_timer_start_val[3]_i_2_n_0\
    );
\por_timer_start_val[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF755575"
    )
        port map (
      I0 => \por_timer_start_val[4]_i_2_n_0\,
      I1 => \por_timer_start_val[4]_i_3_n_0\,
      I2 => Q(4),
      I3 => enable_clock_en1,
      I4 => \por_timer_start_val_reg[15]_0\(4),
      O => \por_timer_start_val[4]_i_1_n_0\
    );
\por_timer_start_val[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBEF"
    )
        port map (
      I0 => \por_timer_start_val_reg[2]_0\,
      I1 => \por_timer_start_val_reg[2]_1\,
      I2 => Q(19),
      I3 => Q(18),
      O => \por_timer_start_val[4]_i_2_n_0\
    );
\por_timer_start_val[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \por_timer_start_val_reg[2]_0\,
      I1 => \por_timer_start_val_reg[2]_1\,
      I2 => Q(18),
      I3 => Q(19),
      O => \por_timer_start_val[4]_i_3_n_0\
    );
\por_timer_start_val[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \por_timer_start_val[4]_i_5_n_0\,
      I1 => \por_timer_start_val_reg[2]_1\,
      I2 => \por_timer_start_val_reg[2]_0\,
      I3 => Q(18),
      I4 => Q(19),
      I5 => \por_timer_start_val[4]_i_6_n_0\,
      O => enable_clock_en1
    );
\por_timer_start_val[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \por_timer_start_val[4]_i_7_n_0\,
      I1 => mem_data_adc0(7),
      I2 => mem_data_adc0(6),
      I3 => mem_data_adc0(5),
      I4 => mem_data_adc0(4),
      I5 => \por_timer_start_val[4]_i_8_n_0\,
      O => \por_timer_start_val[4]_i_5_n_0\
    );
\por_timer_start_val[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \por_timer_start_val[4]_i_9_n_0\,
      O => \por_timer_start_val[4]_i_6_n_0\
    );
\por_timer_start_val[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mem_data_adc0(3),
      I1 => mem_data_adc0(2),
      I2 => mem_data_adc0(1),
      I3 => mem_data_adc0(0),
      O => \por_timer_start_val[4]_i_7_n_0\
    );
\por_timer_start_val[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mem_data_adc0(8),
      I1 => Q(12),
      I2 => Q(11),
      I3 => Q(10),
      I4 => Q(8),
      I5 => Q(9),
      O => \por_timer_start_val[4]_i_8_n_0\
    );
\por_timer_start_val[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      O => \por_timer_start_val[4]_i_9_n_0\
    );
\por_timer_start_val[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_7_n_0\,
      I1 => Q(5),
      I2 => \por_timer_start_val[10]_i_3_n_0\,
      I3 => \por_timer_start_val_reg[15]_0\(5),
      I4 => \por_timer_start_val[15]_i_6_n_0\,
      O => \por_timer_start_val[5]_i_1_n_0\
    );
\por_timer_start_val[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_7_n_0\,
      I1 => Q(6),
      I2 => \por_timer_start_val[8]_i_2_n_0\,
      I3 => \por_timer_start_val_reg[15]_0\(6),
      I4 => \por_timer_start_val[15]_i_6_n_0\,
      O => \por_timer_start_val[6]_i_1_n_0\
    );
\por_timer_start_val[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \por_timer_start_val[12]_i_2_n_0\,
      I1 => \por_timer_start_val[15]_i_7_n_0\,
      I2 => Q(7),
      I3 => \por_timer_start_val_reg[15]_0\(7),
      I4 => \por_timer_start_val[15]_i_6_n_0\,
      O => \por_timer_start_val[7]_i_1_n_0\
    );
\por_timer_start_val[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_7_n_0\,
      I1 => mem_data_adc0(0),
      I2 => \por_timer_start_val[8]_i_2_n_0\,
      I3 => \por_timer_start_val_reg[15]_0\(8),
      I4 => \por_timer_start_val[15]_i_6_n_0\,
      O => \por_timer_start_val[8]_i_1_n_0\
    );
\por_timer_start_val[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Q(0),
      I1 => \por_timer_start_val_reg[8]_0\(0),
      I2 => \por_timer_start_val_reg[8]_0\(1),
      I3 => \por_timer_start_val[9]_i_2_n_0\,
      O => \por_timer_start_val[8]_i_2_n_0\
    );
\por_timer_start_val[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_7_n_0\,
      I1 => mem_data_adc0(1),
      I2 => \por_timer_start_val[9]_i_2_n_0\,
      I3 => adc0_supply_timer(2),
      I4 => \por_timer_start_val_reg[15]_0\(9),
      I5 => \por_timer_start_val[15]_i_6_n_0\,
      O => \por_timer_start_val[9]_i_1_n_0\
    );
\por_timer_start_val[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => enable_clock_en1,
      I1 => Q(19),
      I2 => Q(18),
      I3 => \por_timer_start_val_reg[2]_1\,
      I4 => \por_timer_start_val_reg[2]_0\,
      O => \por_timer_start_val[9]_i_2_n_0\
    );
\por_timer_start_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[0]_i_1_n_0\,
      Q => por_timer_start_val(0),
      R => '0'
    );
\por_timer_start_val_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[10]_i_1_n_0\,
      Q => por_timer_start_val(10),
      R => '0'
    );
\por_timer_start_val_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[11]_i_1_n_0\,
      Q => por_timer_start_val(11),
      R => '0'
    );
\por_timer_start_val_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[12]_i_1_n_0\,
      Q => por_timer_start_val(12),
      R => '0'
    );
\por_timer_start_val_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[13]_i_1_n_0\,
      Q => por_timer_start_val(13),
      R => '0'
    );
\por_timer_start_val_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[14]_i_1_n_0\,
      Q => por_timer_start_val(14),
      R => '0'
    );
\por_timer_start_val_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[15]_i_2_n_0\,
      Q => por_timer_start_val(15),
      R => '0'
    );
\por_timer_start_val_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => Q(8),
      Q => por_timer_start_val(16),
      R => \por_timer_start_val[21]_i_1__0_n_0\
    );
\por_timer_start_val_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => Q(9),
      Q => por_timer_start_val(17),
      R => \por_timer_start_val[21]_i_1__0_n_0\
    );
\por_timer_start_val_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => Q(10),
      Q => por_timer_start_val(18),
      R => \por_timer_start_val[21]_i_1__0_n_0\
    );
\por_timer_start_val_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => Q(11),
      Q => por_timer_start_val(19),
      R => \por_timer_start_val[21]_i_1__0_n_0\
    );
\por_timer_start_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[1]_i_1_n_0\,
      Q => por_timer_start_val(1),
      R => '0'
    );
\por_timer_start_val_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => Q(12),
      Q => por_timer_start_val(20),
      R => \por_timer_start_val[21]_i_1__0_n_0\
    );
\por_timer_start_val_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => mem_data_adc0(8),
      Q => por_timer_start_val(21),
      R => \por_timer_start_val[21]_i_1__0_n_0\
    );
\por_timer_start_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[2]_i_1_n_0\,
      Q => por_timer_start_val(2),
      R => '0'
    );
\por_timer_start_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[3]_i_1_n_0\,
      Q => por_timer_start_val(3),
      R => '0'
    );
\por_timer_start_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[4]_i_1_n_0\,
      Q => por_timer_start_val(4),
      R => '0'
    );
\por_timer_start_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[5]_i_1_n_0\,
      Q => por_timer_start_val(5),
      R => '0'
    );
\por_timer_start_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[6]_i_1_n_0\,
      Q => por_timer_start_val(6),
      R => '0'
    );
\por_timer_start_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[7]_i_1_n_0\,
      Q => por_timer_start_val(7),
      R => '0'
    );
\por_timer_start_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[8]_i_1_n_0\,
      Q => por_timer_start_val(8),
      R => '0'
    );
\por_timer_start_val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[15]_i_1_n_0\,
      D => \por_timer_start_val[9]_i_1_n_0\,
      Q => por_timer_start_val(9),
      R => '0'
    );
power_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => power_ok_r_reg_0,
      Q => power_ok_r,
      R => \^adc0_reset_i\
    );
powerup_state_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => powerup_state_r_reg_0,
      Q => powerup_state_r,
      R => \^adc0_reset_i\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => adc0_drprdy_por,
      I2 => \por_sm_state__0\(1),
      I3 => \por_sm_state__0\(0),
      I4 => \por_sm_state__0\(3),
      O => \rdata[15]_i_1_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(0),
      Q => \rdata_reg_n_0_[0]\,
      R => \^adc0_reset_i\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(10),
      Q => p_1_in(2),
      R => \^adc0_reset_i\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(11),
      Q => p_1_in(3),
      R => \^adc0_reset_i\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(12),
      Q => p_1_in(4),
      R => \^adc0_reset_i\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(13),
      Q => p_1_in(5),
      R => \^adc0_reset_i\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(14),
      Q => p_1_in(6),
      R => \^adc0_reset_i\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(15),
      Q => p_1_in(7),
      R => \^adc0_reset_i\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(1),
      Q => \rdata_reg_n_0_[1]\,
      R => \^adc0_reset_i\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(2),
      Q => \rdata_reg_n_0_[2]\,
      R => \^adc0_reset_i\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(3),
      Q => \rdata_reg_n_0_[3]\,
      R => \^adc0_reset_i\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(4),
      Q => \rdata_reg_n_0_[4]\,
      R => \^adc0_reset_i\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(5),
      Q => \rdata_reg_n_0_[5]\,
      R => \^adc0_reset_i\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(6),
      Q => \rdata_reg_n_0_[6]\,
      R => \^adc0_reset_i\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(7),
      Q => \rdata_reg_n_0_[7]\,
      R => \^adc0_reset_i\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(8),
      Q => p_1_in(0),
      R => \^adc0_reset_i\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1_n_0\,
      D => \rdata_reg[15]_0\(9),
      Q => p_1_in(1),
      R => \^adc0_reset_i\
    );
\restart_fg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => \restart_fg[7]_i_4_n_0\,
      I2 => \restart_fg[0]_i_2_n_0\,
      I3 => \restart_fg[7]_i_5_n_0\,
      I4 => p_2_in(0),
      O => \restart_fg[0]_i_1_n_0\
    );
\restart_fg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(15),
      O => \restart_fg[0]_i_2_n_0\
    );
\restart_fg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => \restart_fg[7]_i_4_n_0\,
      I2 => \restart_fg[5]_i_2_n_0\,
      I3 => Q(15),
      I4 => \restart_fg[7]_i_5_n_0\,
      I5 => p_2_in(1),
      O => \restart_fg[1]_i_1_n_0\
    );
\restart_fg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => \restart_fg[7]_i_4_n_0\,
      I2 => \restart_fg[3]_i_2_n_0\,
      I3 => Q(13),
      I4 => \restart_fg[7]_i_5_n_0\,
      I5 => p_2_in(2),
      O => \restart_fg[2]_i_1_n_0\
    );
\restart_fg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFFFAAAA8000"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => \restart_fg[7]_i_4_n_0\,
      I2 => \restart_fg[3]_i_2_n_0\,
      I3 => Q(13),
      I4 => \restart_fg[7]_i_5_n_0\,
      I5 => p_2_in(3),
      O => \restart_fg[3]_i_1_n_0\
    );
\restart_fg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      O => \restart_fg[3]_i_2_n_0\
    );
\restart_fg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFFFAAAA8000"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => \restart_fg[7]_i_4_n_0\,
      I2 => \restart_fg[4]_i_2_n_0\,
      I3 => Q(15),
      I4 => \restart_fg[7]_i_5_n_0\,
      I5 => \restart_fg_reg_n_0_[4]\,
      O => \restart_fg[4]_i_1_n_0\
    );
\restart_fg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      I1 => Q(13),
      O => \restart_fg[4]_i_2_n_0\
    );
\restart_fg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFFFAAAA8000"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => \restart_fg[7]_i_4_n_0\,
      I2 => \restart_fg[5]_i_2_n_0\,
      I3 => Q(15),
      I4 => \restart_fg[7]_i_5_n_0\,
      I5 => \restart_fg_reg_n_0_[5]\,
      O => \restart_fg[5]_i_1_n_0\
    );
\restart_fg[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      O => \restart_fg[5]_i_2_n_0\
    );
\restart_fg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => fg_cal_en_i_3_n_0,
      I2 => \restart_fg[7]_i_4_n_0\,
      I3 => \restart_fg[7]_i_5_n_0\,
      I4 => \restart_fg_reg_n_0_[6]\,
      O => \restart_fg[6]_i_1_n_0\
    );
\restart_fg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \restart_fg[7]_i_2_n_0\,
      I1 => \restart_fg[7]_i_3_n_0\,
      I2 => \restart_fg[7]_i_4_n_0\,
      I3 => \restart_fg[7]_i_5_n_0\,
      I4 => \restart_fg_reg_n_0_[7]\,
      O => \restart_fg[7]_i_1_n_0\
    );
\restart_fg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000010100000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      I2 => Q(9),
      I3 => Q(11),
      I4 => mem_data_adc0(8),
      I5 => Q(12),
      O => \restart_fg[7]_i_10_n_0\
    );
\restart_fg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \restart_fg[7]_i_6_n_0\,
      I1 => \restart_fg[7]_i_7_n_0\,
      I2 => \restart_fg[7]_i_8_n_0\,
      I3 => \restart_fg[7]_i_9_n_0\,
      O => \restart_fg[7]_i_2_n_0\
    );
\restart_fg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => Q(13),
      O => \restart_fg[7]_i_3_n_0\
    );
\restart_fg[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \restart_fg[7]_i_10_n_0\,
      I1 => mem_data_adc0(8),
      I2 => Q(12),
      I3 => \drpdi_por_i[15]_i_1_n_0\,
      O => \restart_fg[7]_i_4_n_0\
    );
\restart_fg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00000000000000"
    )
        port map (
      I0 => wait_event_reg_n_0,
      I1 => \^adc0_sm_reset_i_0\,
      I2 => \por_sm_state__0\(0),
      I3 => \por_sm_state__0\(3),
      I4 => \por_sm_state__0\(1),
      I5 => \por_sm_state__0\(2),
      O => \restart_fg[7]_i_5_n_0\
    );
\restart_fg[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_1_in(4),
      I2 => p_1_in(6),
      I3 => \por_sm_state__0\(2),
      I4 => p_1_in(7),
      O => \restart_fg[7]_i_6_n_0\
    );
\restart_fg[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      I2 => p_1_in(1),
      I3 => \por_sm_state__0\(2),
      I4 => p_1_in(0),
      O => \restart_fg[7]_i_7_n_0\
    );
\restart_fg[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \rdata_reg_n_0_[5]\,
      I1 => \rdata_reg_n_0_[4]\,
      I2 => \rdata_reg_n_0_[7]\,
      I3 => \por_sm_state__0\(2),
      I4 => \rdata_reg_n_0_[6]\,
      O => \restart_fg[7]_i_8_n_0\
    );
\restart_fg[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \rdata_reg_n_0_[3]\,
      I1 => \rdata_reg_n_0_[2]\,
      I2 => \rdata_reg_n_0_[1]\,
      I3 => \por_sm_state__0\(2),
      I4 => \rdata_reg_n_0_[0]\,
      O => \restart_fg[7]_i_9_n_0\
    );
\restart_fg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[0]_i_1_n_0\,
      Q => p_2_in(0),
      R => \^adc0_reset_i\
    );
\restart_fg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[1]_i_1_n_0\,
      Q => p_2_in(1),
      R => \^adc0_reset_i\
    );
\restart_fg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[2]_i_1_n_0\,
      Q => p_2_in(2),
      R => \^adc0_reset_i\
    );
\restart_fg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[3]_i_1_n_0\,
      Q => p_2_in(3),
      R => \^adc0_reset_i\
    );
\restart_fg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[4]_i_1_n_0\,
      Q => \restart_fg_reg_n_0_[4]\,
      R => \^adc0_reset_i\
    );
\restart_fg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[5]_i_1_n_0\,
      Q => \restart_fg_reg_n_0_[5]\,
      R => \^adc0_reset_i\
    );
\restart_fg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[6]_i_1_n_0\,
      Q => \restart_fg_reg_n_0_[6]\,
      R => \^adc0_reset_i\
    );
\restart_fg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \restart_fg[7]_i_1_n_0\,
      Q => \restart_fg_reg_n_0_[7]\,
      R => \^adc0_reset_i\
    );
\signal_high_adc0[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^adc0_signal_lost_out\(0),
      O => signal_high_adc0(0)
    );
\signal_lost_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => \^adc0_signal_lost_out\(0),
      Q => \signal_lost_r2_reg_n_0_[0]\,
      R => signal_lost_r0
    );
\signal_lost_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^adc0_reset_i\,
      I1 => \^adc0_done_i_0\,
      O => signal_lost_r0
    );
\signal_lost_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(1),
      I2 => \por_sm_state__0\(0),
      I3 => \por_sm_state__0\(2),
      O => signal_lost_r
    );
\signal_lost_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => signal_lost_r,
      D => signal_lost(0),
      Q => \^adc0_signal_lost_out\(0),
      R => signal_lost_r0
    );
\slice_enables_adc0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \slice_enables_adc0_reg[3]\(0),
      I1 => \^const_operation_reg[5]_1\(1),
      I2 => \^const_operation_reg[5]_1\(0),
      I3 => adc0_operation(0),
      O => D(0)
    );
\slice_enables_adc0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
        port map (
      I0 => \slice_enables_adc0_reg[3]\(0),
      I1 => \^const_operation_reg[5]_1\(1),
      I2 => \^const_operation_reg[5]_1\(0),
      I3 => adc0_operation(1),
      O => D(1)
    );
\slice_enables_adc0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => adc0_operation(2),
      I1 => \slice_enables_adc0_reg[3]\(0),
      I2 => \^const_operation_reg[5]_1\(1),
      I3 => \^const_operation_reg[5]_1\(0),
      O => D(2)
    );
\slice_enables_adc0[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => adc0_operation(3),
      I1 => \slice_enables_adc0_reg[3]\(0),
      I2 => \^const_operation_reg[5]_1\(1),
      I3 => \^const_operation_reg[5]_1\(0),
      O => D(3)
    );
sm_reset_pulse_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => sm_reset_pulse_reg,
      I1 => \^adc0_sm_reset_i_0\,
      I2 => power_ok_r_reg_0,
      I3 => sm_reset_r,
      O => sm_reset_pulse0
    );
sm_reset_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => power_ok_r_reg_0,
      I1 => \^adc0_sm_reset_i_0\,
      I2 => sm_reset_pulse_reg,
      O => adc0_sm_reset_i
    );
wait_event_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^adc0_reset_i\,
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      I4 => \por_sm_state__0\(1),
      I5 => wait_event_i_2_n_0,
      O => wait_event_i_1_n_0
    );
wait_event_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBABFFFFEBAB0000"
    )
        port map (
      I0 => wait_event_i_3_n_0,
      I1 => Q(14),
      I2 => Q(13),
      I3 => wait_event_reg_0,
      I4 => Q(15),
      I5 => wait_event_reg_1,
      O => wait_event_i_2_n_0
    );
wait_event_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => wait_event_i_5_n_0,
      I1 => adc1_status_0_falling_edge_seen_reg_n_0,
      I2 => \cal_enables_reg_n_0_[1]\,
      I3 => adc0_status_0_falling_edge_seen_reg_n_0,
      I4 => \cal_enables_reg_n_0_[0]\,
      I5 => wait_event_i_6_n_0,
      O => wait_event_i_3_n_0
    );
wait_event_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040444444404"
    )
        port map (
      I0 => cal_const_done_r,
      I1 => adc0_cal_done,
      I2 => Q(14),
      I3 => fg_cal_en_reg_n_0,
      I4 => bg_cal_en_reg_n_0,
      I5 => Q(13),
      O => wait_event_i_5_n_0
    );
wait_event_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045000000450045"
    )
        port map (
      I0 => wait_event_i_8_n_0,
      I1 => adc2_status_0_falling_edge_seen_reg_n_0,
      I2 => \cal_enables_reg_n_0_[2]\,
      I3 => Q(13),
      I4 => adc3_status_0_falling_edge_seen_reg_n_0,
      I5 => p_0_in,
      O => wait_event_i_6_n_0
    );
wait_event_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA00000300"
    )
        port map (
      I0 => power_ok_r_reg_0,
      I1 => \por_timer_count[0]_i_3_n_0\,
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(0),
      I4 => Q(13),
      I5 => Q(14),
      O => \syncstages_ff_reg[3]\
    );
wait_event_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bg_cal_en_reg_n_0,
      I1 => fg_cal_en_reg_n_0,
      O => wait_event_i_8_n_0
    );
wait_event_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wait_event_i_1_n_0,
      Q => wait_event_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm__parameterized0\ is
  port (
    dac0_reset_i : out STD_LOGIC;
    dac0_drpen_por : out STD_LOGIC;
    dac0_drpwe_por : out STD_LOGIC;
    dac0_sm_reset_i_1 : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    dac0_por_req : out STD_LOGIC;
    bgt_sm_start_dac : out STD_LOGIC;
    \mem_data_dac0_reg[31]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_data_dac0_reg[18]\ : out STD_LOGIC;
    \mem_data_dac0_reg[16]\ : out STD_LOGIC;
    \mem_addr_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sm_reset_pulse0_0 : out STD_LOGIC;
    \mem_addr_reg[3]_0\ : out STD_LOGIC;
    \mem_addr_reg[3]_1\ : out STD_LOGIC;
    \mem_addr_reg[2]_0\ : out STD_LOGIC;
    \rdata_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_bgt_reset_i : out STD_LOGIC;
    \mem_data_dac0_reg[31]_0\ : out STD_LOGIC;
    \mem_data_dac0_reg[17]\ : out STD_LOGIC;
    cleared_r_reg_0 : out STD_LOGIC;
    \FSM_sequential_por_sm_state_reg[2]_0\ : out STD_LOGIC;
    \dac0_end_stage_r_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_por_sm_state_reg[2]_1\ : out STD_LOGIC;
    cleared_r_reg_1 : out STD_LOGIC;
    \drpaddr_por_reg[10]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \drpdi_por_i_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_sm_reset_i : out STD_LOGIC;
    dac0_done_i : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    dac0_por_gnt : in STD_LOGIC;
    dac0_drprdy_por : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    clocks_ok_r_reg_0 : in STD_LOGIC;
    power_ok_r_reg_0 : in STD_LOGIC;
    mem_data_dac0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \por_timer_start_val_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_por_sm_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sm_reset_r_1 : in STD_LOGIC;
    trim_code : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \drpdi_por_i_reg[14]_0\ : in STD_LOGIC;
    \timer_125ns_count_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    por_req_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    por_req_reg_1 : in STD_LOGIC;
    \FSM_sequential_por_sm_state_reg[0]_1\ : in STD_LOGIC;
    wait_event_reg_0 : in STD_LOGIC;
    wait_event_reg_1 : in STD_LOGIC;
    \mem_addr_reg[5]_1\ : in STD_LOGIC;
    \drpdi_por_i_reg[9]_0\ : in STD_LOGIC;
    \drpdi_por_i_reg[7]_0\ : in STD_LOGIC;
    \drpdi_por_i_reg[8]_0\ : in STD_LOGIC;
    \drpdi_por_i[10]_i_2__0_0\ : in STD_LOGIC;
    \drpdi_por_i_reg[5]_0\ : in STD_LOGIC;
    \drpdi_por_i_reg[6]_0\ : in STD_LOGIC;
    clear_interrupt_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \por_timer_start_val_reg[19]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_done_i_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm__parameterized0\ : entity is "project_1_usp_rf_data_converter_0_i_0_por_fsm";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm__parameterized0\ is
  signal \FSM_sequential_por_sm_state[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_por_sm_state_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc0_status_0_falling_edge_seen_i_1__0_n_0\ : STD_LOGIC;
  signal adc0_status_0_falling_edge_seen_i_2_n_0 : STD_LOGIC;
  signal adc0_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc0_status_0_r : STD_LOGIC;
  signal adc0_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc0_status_sync : STD_LOGIC;
  signal \adc1_status_0_falling_edge_seen_i_1__0_n_0\ : STD_LOGIC;
  signal adc1_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc1_status_0_r : STD_LOGIC;
  signal adc1_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc1_status_sync : STD_LOGIC;
  signal \adc2_status_0_falling_edge_seen_i_1__0_n_0\ : STD_LOGIC;
  signal adc2_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc2_status_0_r : STD_LOGIC;
  signal adc2_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc2_status_sync : STD_LOGIC;
  signal \adc3_status_0_falling_edge_seen_i_1__0_n_0\ : STD_LOGIC;
  signal adc3_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc3_status_0_r : STD_LOGIC;
  signal adc3_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc3_status_sync : STD_LOGIC;
  signal bg_cal_en : STD_LOGIC;
  signal bg_cal_en_reg_n_0 : STD_LOGIC;
  signal \^bgt_sm_start_dac\ : STD_LOGIC;
  signal \bgt_sm_start_i_1__0_n_0\ : STD_LOGIC;
  signal \bgt_sm_start_i_2__0_n_0\ : STD_LOGIC;
  signal cal_enables : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cal_enables[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[0]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[1]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[2]\ : STD_LOGIC;
  signal \clear_interrupt_i_1__0_n_0\ : STD_LOGIC;
  signal \clear_interrupt_i_2__0_n_0\ : STD_LOGIC;
  signal \clear_interrupt_i_3__0_n_0\ : STD_LOGIC;
  signal clear_interrupt_reg_n_0 : STD_LOGIC;
  signal \cleared_i_1__0_n_0\ : STD_LOGIC;
  signal cleared_r : STD_LOGIC;
  signal \^cleared_r_reg_0\ : STD_LOGIC;
  signal cleared_reg_n_0 : STD_LOGIC;
  signal \clock_en_count[5]_i_1__3_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__3_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__3_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal clocks_ok_r : STD_LOGIC;
  signal \^dac0_end_stage_r_reg[0]\ : STD_LOGIC;
  signal \^dac0_por_req\ : STD_LOGIC;
  signal dac0_powerup_state_out_i_5_n_0 : STD_LOGIC;
  signal \^dac0_reset_i\ : STD_LOGIC;
  signal \^dac0_sm_reset_i_1\ : STD_LOGIC;
  signal \done_i_1__5_n_0\ : STD_LOGIC;
  signal \done_i_2__0_n_0\ : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal drpaddr_por0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \drpaddr_por[10]_i_1__3_n_0\ : STD_LOGIC;
  signal drpdi_por_i0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \drpdi_por_i[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[13]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[13]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[13]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[14]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[14]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[14]_i_5_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \drpdi_por_i[9]_i_4__0_n_0\ : STD_LOGIC;
  signal drpen_por_i : STD_LOGIC;
  signal \drpen_por_i_i_1__0_n_0\ : STD_LOGIC;
  signal drprdy_por_r : STD_LOGIC;
  signal drpwe_por_i : STD_LOGIC;
  signal enable_clock_en : STD_LOGIC;
  signal \enable_clock_en_i_1__3_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal fg_cal_en : STD_LOGIC;
  signal \fg_cal_en_i_1__0_n_0\ : STD_LOGIC;
  signal \fg_cal_en_i_3__0_n_0\ : STD_LOGIC;
  signal fg_cal_en_reg_n_0 : STD_LOGIC;
  signal interrupt0 : STD_LOGIC;
  signal \interrupt_i_1__0_n_0\ : STD_LOGIC;
  signal \interrupt_i_3__0_n_0\ : STD_LOGIC;
  signal \interrupt_i_4__0_n_0\ : STD_LOGIC;
  signal interrupt_i_5_n_0 : STD_LOGIC;
  signal \mem_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_5_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_6_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_10_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_11_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_12_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_13_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_14_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_4_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_5_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_7_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_8_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_9_n_0\ : STD_LOGIC;
  signal \^mem_addr_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^mem_data_dac0_reg[16]\ : STD_LOGIC;
  signal \^mem_data_dac0_reg[17]\ : STD_LOGIC;
  signal \^mem_data_dac0_reg[18]\ : STD_LOGIC;
  signal \^mem_data_dac0_reg[31]_0\ : STD_LOGIC;
  signal \no_pll_restart_i_1__0_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_2__0_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_3__0_n_0\ : STD_LOGIC;
  signal \no_pll_restart_i_4__0_n_0\ : STD_LOGIC;
  signal no_pll_restart_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__3_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_sm_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \por_timer_count[0]_i_10__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__3_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_9\ : STD_LOGIC;
  signal \por_timer_start_i_1__3_n_0\ : STD_LOGIC;
  signal por_timer_start_i_2_n_0 : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal por_timer_start_val : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \por_timer_start_val[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[16]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[17]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[18]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[19]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[19]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[19]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[19]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[19]_i_5_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[19]_i_6_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[19]_i_7_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[19]_i_8_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[20]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[21]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[21]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[21]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[9]_i_1__0_n_0\ : STD_LOGIC;
  signal power_ok_r : STD_LOGIC;
  signal powerup_state_r : STD_LOGIC;
  signal \rdata[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \^rdata_reg[14]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[10]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[11]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[12]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[13]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[15]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_event_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_event_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_event_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_event_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_event_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_event_i_7__0_n_0\ : STD_LOGIC;
  signal wait_event_reg_n_0 : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[0]_i_2__0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[0]_i_7__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[1]_i_3__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[1]_i_9__0\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[2]_i_3__0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[2]_i_4\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[3]_i_10__0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[3]_i_12__0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[3]_i_3__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[3]_i_4__0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \FSM_sequential_por_sm_state[3]_i_8__0\ : label is "soft_lutpair415";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_por_sm_state_reg[0]\ : label is "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_por_sm_state_reg[1]\ : label is "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_por_sm_state_reg[2]\ : label is "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_por_sm_state_reg[3]\ : label is "memory_delay:0011,op_decode:0100,find_start_stage:0010,wait_for_event:1110,wait_for_write_rdy:1100,decode_event:1101,write_drp:1011,wait_for_config:0001,idle:0000,wait_for_dummy_read_rdy:1010,wait_for_read_rdy:1000,read_drp:0111,dummy_read_drp:1001,finish:0101,request_drp:0110";
  attribute SOFT_HLUTNM of adc0_status_0_falling_edge_seen_i_2 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \adc0_status_0_r_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \adc1_status_0_r_i_1__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \adc2_status_0_r_i_1__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \adc3_status_0_r_i_1__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \bg_cal_en_i_1__0\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \bgt_sm_start_i_2__0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \cal_enables[1]_i_1__0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \cal_enables[2]_i_1__0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \cal_enables[3]_i_2__0\ : label is "soft_lutpair412";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_adc0_status_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_adc0_status_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_adc0_status_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_adc0_status_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_adc0_status_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_adc0_status_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_adc0_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_status_i : label is 0;
  attribute VERSION of cdc_adc1_status_i : label is 0;
  attribute XPM_CDC of cdc_adc1_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_status_i : label is 0;
  attribute VERSION of cdc_adc2_status_i : label is 0;
  attribute XPM_CDC of cdc_adc2_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_status_i : label is 0;
  attribute VERSION of cdc_adc3_status_i : label is 0;
  attribute XPM_CDC of cdc_adc3_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_status_i : label is "TRUE";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__3\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__3\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__3\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__3\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__3\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \clock_en_i_2__3\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of dac0_powerup_state_out_i_5 : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \drpaddr_por[0]_i_1__0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_2__0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \drpaddr_por[1]_i_1__0\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \drpaddr_por[2]_i_1__0\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \drpaddr_por[3]_i_1__0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \drpaddr_por[5]_i_1__0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \drpaddr_por[6]_i_1__0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \drpaddr_por[8]_i_1__0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \drpaddr_por[9]_i_1__0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \drpdi_por_i[0]_i_2__0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \drpdi_por_i[11]_i_3__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \drpdi_por_i[13]_i_4\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \drpdi_por_i[14]_i_4\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \drpdi_por_i[14]_i_5\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \drpdi_por_i[14]_i_7\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \drpdi_por_i[14]_i_8\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \drpdi_por_i[15]_i_4__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \drpdi_por_i[15]_i_5__0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \drpdi_por_i[15]_i_6__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \drpdi_por_i[15]_i_8__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \drpdi_por_i[3]_i_3__0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \drpdi_por_i[6]_i_3__0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \drpdi_por_i[6]_i_6\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \drpdi_por_i[7]_i_2__0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \drpdi_por_i[7]_i_3__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \drpdi_por_i[9]_i_2__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \drpen_por_i_i_2__0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \drpwe_por_i_i_1__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \fg_cal_en_i_2__0\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \interrupt_i_3__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \mem_addr[1]_i_2__0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_1__0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_4__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \mem_addr[3]_i_1__0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_4__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_5\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_6\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_10\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_11\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_12\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_14\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_3__0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_5\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_9\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \mem_data_dac0[13]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \mem_data_dac0[14]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \mem_data_dac0[15]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \no_pll_restart_i_3__0\ : label is "soft_lutpair414";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[0]_i_2__3\ : label is 16;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[16]_i_1__3\ : label is 16;
  attribute ADDER_THRESHOLD of \por_timer_count_reg[8]_i_1__3\ : label is 16;
  attribute SOFT_HLUTNM of por_timer_start_i_2 : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \por_timer_start_val[0]_i_1__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \por_timer_start_val[10]_i_2__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \por_timer_start_val[10]_i_3__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_2__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_3__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \por_timer_start_val[19]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \por_timer_start_val[20]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \por_timer_start_val[21]_i_2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \por_timer_start_val[21]_i_3\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \sm_reset_pulse_i_1__0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \sm_reset_r_i_1__0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \wait_event_i_3__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \wait_event_i_5__0\ : label is "soft_lutpair418";
begin
  Q(0) <= \^q\(0);
  bgt_sm_start_dac <= \^bgt_sm_start_dac\;
  cleared_r_reg_0 <= \^cleared_r_reg_0\;
  \dac0_end_stage_r_reg[0]\ <= \^dac0_end_stage_r_reg[0]\;
  dac0_por_req <= \^dac0_por_req\;
  dac0_reset_i <= \^dac0_reset_i\;
  dac0_sm_reset_i_1 <= \^dac0_sm_reset_i_1\;
  done_reg_0 <= \^done_reg_0\;
  \mem_addr_reg[5]_0\(5 downto 0) <= \^mem_addr_reg[5]_0\(5 downto 0);
  \mem_data_dac0_reg[16]\ <= \^mem_data_dac0_reg[16]\;
  \mem_data_dac0_reg[17]\ <= \^mem_data_dac0_reg[17]\;
  \mem_data_dac0_reg[18]\ <= \^mem_data_dac0_reg[18]\;
  \mem_data_dac0_reg[31]_0\ <= \^mem_data_dac0_reg[31]_0\;
  \rdata_reg[14]_0\(0) <= \^rdata_reg[14]_0\(0);
\FSM_sequential_bgt_sm_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF10FF"
    )
        port map (
      I0 => \timer_125ns_count_reg[2]\(0),
      I1 => \timer_125ns_count_reg[2]\(1),
      I2 => \^dac0_reset_i\,
      I3 => power_ok_r_reg_0,
      I4 => \^dac0_sm_reset_i_1\,
      O => dac0_bgt_reset_i
    );
\FSM_sequential_por_sm_state[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2000000"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \FSM_sequential_por_sm_state[3]_i_8__0_n_0\,
      I2 => \mem_addr[5]_i_5_n_0\,
      I3 => \por_sm_state__0\(0),
      I4 => \por_sm_state__0\(2),
      I5 => \FSM_sequential_por_sm_state[0]_i_11__0_n_0\,
      O => \FSM_sequential_por_sm_state[0]_i_10__0_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0000D555"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[1]_i_8__0_n_0\,
      I1 => cleared_reg_n_0,
      I2 => \por_sm_state__0\(0),
      I3 => \^dac0_end_stage_r_reg[0]\,
      I4 => \por_sm_state__0\(2),
      I5 => \por_sm_state__0\(3),
      O => \FSM_sequential_por_sm_state[0]_i_11__0_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF7"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => cleared_reg_n_0,
      I2 => \FSM_sequential_por_sm_state[0]_i_2__0_n_0\,
      I3 => \^dac0_sm_reset_i_1\,
      I4 => \FSM_sequential_por_sm_state[0]_i_3__0_n_0\,
      I5 => \FSM_sequential_por_sm_state_reg[0]_i_4_n_0\,
      O => \FSM_sequential_por_sm_state[0]_i_1__0_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(2),
      O => \FSM_sequential_por_sm_state[0]_i_2__0_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[0]_i_5__0_n_0\,
      I1 => \FSM_sequential_por_sm_state_reg[0]_0\(1),
      I2 => \FSM_sequential_por_sm_state_reg[0]_0\(3),
      I3 => wait_event_reg_1,
      I4 => \^cleared_r_reg_0\,
      I5 => \FSM_sequential_por_sm_state[0]_i_7__0_n_0\,
      O => \FSM_sequential_por_sm_state[0]_i_3__0_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => mem_data_dac0(27),
      I1 => \FSM_sequential_por_sm_state_reg[0]_0\(2),
      I2 => \FSM_sequential_por_sm_state_reg[0]_0\(0),
      I3 => mem_data_dac0(29),
      I4 => cleared_r,
      O => \FSM_sequential_por_sm_state[0]_i_5__0_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777F777F777F"
    )
        port map (
      I0 => cleared_r,
      I1 => mem_data_dac0(26),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      I4 => \por_sm_state__0\(0),
      I5 => \^q\(0),
      O => \^cleared_r_reg_0\
    );
\FSM_sequential_por_sm_state[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55575757"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(0),
      I4 => \^q\(0),
      O => \FSM_sequential_por_sm_state[0]_i_7__0_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF90FF"
    )
        port map (
      I0 => mem_data_dac0(24),
      I1 => mem_data_dac0(25),
      I2 => \FSM_sequential_por_sm_state[1]_i_2__0_n_0\,
      I3 => \por_sm_state__0\(2),
      I4 => \por_sm_state__0\(0),
      I5 => \FSM_sequential_por_sm_state[0]_i_10__0_n_0\,
      O => \FSM_sequential_por_sm_state[0]_i_8__0_n_0\
    );
\FSM_sequential_por_sm_state[0]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAEAAF"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \^dac0_sm_reset_i_1\,
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(2),
      I4 => \clear_interrupt_i_2__0_n_0\,
      O => \FSM_sequential_por_sm_state[0]_i_9__0_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => mem_data_dac0(20),
      I1 => mem_data_dac0(15),
      I2 => mem_data_dac0(17),
      I3 => mem_data_dac0(19),
      O => \FSM_sequential_por_sm_state[1]_i_10__0_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF82A2"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[1]_i_2__0_n_0\,
      I1 => mem_data_dac0(25),
      I2 => mem_data_dac0(24),
      I3 => cleared_reg_n_0,
      I4 => \FSM_sequential_por_sm_state[1]_i_3__0_n_0\,
      I5 => \FSM_sequential_por_sm_state[1]_i_4__0_n_0\,
      O => \FSM_sequential_por_sm_state[1]_i_1__0_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4DCF4DFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[1]_i_5__0_n_0\,
      I1 => \FSM_sequential_por_sm_state_reg[0]_0\(3),
      I2 => mem_data_dac0(29),
      I3 => \FSM_sequential_por_sm_state_reg[0]_0\(2),
      I4 => mem_data_dac0(28),
      I5 => cleared_reg_n_0,
      O => \FSM_sequential_por_sm_state[1]_i_2__0_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(0),
      O => \FSM_sequential_por_sm_state[1]_i_3__0_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEEEFEEEFEE"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[1]_i_6__0_n_0\,
      I1 => \FSM_sequential_por_sm_state[1]_i_7__0_n_0\,
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(0),
      I4 => \por_sm_state__0\(2),
      I5 => cleared_reg_n_0,
      O => \FSM_sequential_por_sm_state[1]_i_4__0_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FBB0FBFFFFB0FB"
    )
        port map (
      I0 => mem_data_dac0(26),
      I1 => \FSM_sequential_por_sm_state_reg[0]_0\(0),
      I2 => mem_data_dac0(27),
      I3 => \FSM_sequential_por_sm_state_reg[0]_0\(1),
      I4 => mem_data_dac0(28),
      I5 => \FSM_sequential_por_sm_state_reg[0]_0\(2),
      O => \FSM_sequential_por_sm_state[1]_i_5__0_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300F300F353"
    )
        port map (
      I0 => \clear_interrupt_i_2__0_n_0\,
      I1 => \FSM_sequential_por_sm_state[1]_i_8__0_n_0\,
      I2 => \^q\(0),
      I3 => \por_sm_state__0\(0),
      I4 => \por_sm_state__0\(3),
      I5 => \por_sm_state__0\(2),
      O => \FSM_sequential_por_sm_state[1]_i_6__0_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[1]_i_9__0_n_0\,
      I1 => mem_data_dac0(18),
      I2 => mem_data_dac0(16),
      I3 => \FSM_sequential_por_sm_state[1]_i_10__0_n_0\,
      I4 => \mem_addr[5]_i_12_n_0\,
      I5 => \wait_event_i_3__0_n_0\,
      O => \FSM_sequential_por_sm_state[1]_i_7__0_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => clear_interrupt_reg_0(3),
      I1 => \por_sm_state__0\(0),
      I2 => clear_interrupt_reg_0(0),
      I3 => clear_interrupt_reg_0(1),
      I4 => clear_interrupt_reg_0(2),
      O => \FSM_sequential_por_sm_state[1]_i_8__0_n_0\
    );
\FSM_sequential_por_sm_state[1]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => \por_sm_state__0\(0),
      O => \FSM_sequential_por_sm_state[1]_i_9__0_n_0\
    );
\FSM_sequential_por_sm_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F0F0F00800000"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => \FSM_sequential_por_sm_state[3]_i_8__0_n_0\,
      I2 => \por_sm_state__0\(3),
      I3 => \^q\(0),
      I4 => \por_sm_state__0\(0),
      I5 => \FSM_sequential_por_sm_state[2]_i_2__0_n_0\,
      O => \FSM_sequential_por_sm_state[2]_i_1__0_n_0\
    );
\FSM_sequential_por_sm_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3CBC8C3C3CBCBC"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[2]_i_3__0_n_0\,
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(2),
      I3 => cleared_reg_n_0,
      I4 => \^q\(0),
      I5 => \FSM_sequential_por_sm_state[2]_i_4_n_0\,
      O => \FSM_sequential_por_sm_state[2]_i_2__0_n_0\
    );
\FSM_sequential_por_sm_state[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => \^dac0_sm_reset_i_1\,
      I2 => \FSM_sequential_por_sm_state[0]_i_3__0_n_0\,
      O => \FSM_sequential_por_sm_state[2]_i_3__0_n_0\
    );
\FSM_sequential_por_sm_state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_data_dac0(24),
      I1 => mem_data_dac0(25),
      O => \FSM_sequential_por_sm_state[2]_i_4_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(0),
      I2 => dac0_por_gnt,
      I3 => por_gnt_r,
      O => \FSM_sequential_por_sm_state[3]_i_10__0_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state_reg[0]_0\(0),
      I1 => \FSM_sequential_por_sm_state_reg[0]_0\(2),
      I2 => \FSM_sequential_por_sm_state_reg[0]_0\(1),
      I3 => \FSM_sequential_por_sm_state_reg[0]_0\(3),
      O => \^dac0_end_stage_r_reg[0]\
    );
\FSM_sequential_por_sm_state[3]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_data_dac0(25),
      I1 => mem_data_dac0(24),
      I2 => cleared_reg_n_0,
      O => \FSM_sequential_por_sm_state[3]_i_12__0_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F04FF0F"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => \FSM_sequential_por_sm_state_reg[0]_0\(2),
      I2 => mem_data_dac0(29),
      I3 => \FSM_sequential_por_sm_state_reg[0]_0\(3),
      I4 => \FSM_sequential_por_sm_state[1]_i_5__0_n_0\,
      O => \FSM_sequential_por_sm_state[3]_i_13__0_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_req_reg_0(0),
      I1 => por_req_reg_1,
      O => \^dac0_reset_i\
    );
\FSM_sequential_por_sm_state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FF08FFFFFF08"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[3]_i_4__0_n_0\,
      I1 => \por_sm_state__0\(2),
      I2 => \^q\(0),
      I3 => \FSM_sequential_por_sm_state[3]_i_5__0_n_0\,
      I4 => \FSM_sequential_por_sm_state_reg[0]_1\,
      I5 => \FSM_sequential_por_sm_state[3]_i_7__0_n_0\,
      O => por_sm_state
    );
\FSM_sequential_por_sm_state[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFBF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \FSM_sequential_por_sm_state[3]_i_8__0_n_0\,
      I4 => \FSM_sequential_por_sm_state[3]_i_9__0_n_0\,
      O => \FSM_sequential_por_sm_state[3]_i_3__0_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \FSM_sequential_por_sm_state[0]_i_3__0_n_0\,
      I2 => \^dac0_sm_reset_i_1\,
      I3 => cleared_reg_n_0,
      O => \FSM_sequential_por_sm_state[3]_i_4__0_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF22D9"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \por_sm_state__0\(3),
      I2 => dac0_drprdy_por,
      I3 => \^q\(0),
      I4 => \fg_cal_en_i_3__0_n_0\,
      I5 => \FSM_sequential_por_sm_state[3]_i_10__0_n_0\,
      O => \FSM_sequential_por_sm_state[3]_i_5__0_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00D000FF"
    )
        port map (
      I0 => dac0_drprdy_por,
      I1 => drprdy_por_r,
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(0),
      I4 => \^q\(0),
      I5 => \por_sm_state__0\(2),
      O => \FSM_sequential_por_sm_state[3]_i_7__0_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => mem_data_dac0(23),
      I1 => mem_data_dac0(22),
      I2 => mem_data_dac0(21),
      I3 => mem_data_dac0(6),
      O => \FSM_sequential_por_sm_state[3]_i_8__0_n_0\
    );
\FSM_sequential_por_sm_state[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F00000FF7FFFF"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state[3]_i_12__0_n_0\,
      I1 => \FSM_sequential_por_sm_state[3]_i_13__0_n_0\,
      I2 => \por_sm_state__0\(0),
      I3 => \^q\(0),
      I4 => \por_sm_state__0\(2),
      I5 => \por_sm_state__0\(3),
      O => \FSM_sequential_por_sm_state[3]_i_9__0_n_0\
    );
\FSM_sequential_por_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_sequential_por_sm_state[0]_i_1__0_n_0\,
      Q => \por_sm_state__0\(0),
      R => \^dac0_reset_i\
    );
\FSM_sequential_por_sm_state_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_por_sm_state[0]_i_8__0_n_0\,
      I1 => \FSM_sequential_por_sm_state[0]_i_9__0_n_0\,
      O => \FSM_sequential_por_sm_state_reg[0]_i_4_n_0\,
      S => \^q\(0)
    );
\FSM_sequential_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_sequential_por_sm_state[1]_i_1__0_n_0\,
      Q => \^q\(0),
      R => \^dac0_reset_i\
    );
\FSM_sequential_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_sequential_por_sm_state[2]_i_1__0_n_0\,
      Q => \por_sm_state__0\(2),
      R => \^dac0_reset_i\
    );
\FSM_sequential_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_sequential_por_sm_state[3]_i_3__0_n_0\,
      Q => \por_sm_state__0\(3),
      R => \^dac0_reset_i\
    );
\IP2Bus_Data[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEE000000000000"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => \por_sm_state__0\(3),
      I2 => \por_sm_state__0\(0),
      I3 => \^q\(0),
      I4 => cleared_r,
      I5 => mem_data_dac0(27),
      O => \FSM_sequential_por_sm_state_reg[2]_1\
    );
\IP2Bus_Data[2]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8000000000"
    )
        port map (
      I0 => cleared_r,
      I1 => \^q\(0),
      I2 => \por_sm_state__0\(0),
      I3 => \por_sm_state__0\(3),
      I4 => \por_sm_state__0\(2),
      I5 => mem_data_dac0(28),
      O => cleared_r_reg_1
    );
\adc0_status_0_falling_edge_seen_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc0_status_sync,
      I1 => adc0_status_0_r_reg_n_0,
      I2 => adc0_status_0_falling_edge_seen_i_2_n_0,
      I3 => adc0_status_0_falling_edge_seen_reg_n_0,
      O => \adc0_status_0_falling_edge_seen_i_1__0_n_0\
    );
adc0_status_0_falling_edge_seen_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \^q\(0),
      I2 => \por_sm_state__0\(0),
      I3 => \por_sm_state__0\(2),
      O => adc0_status_0_falling_edge_seen_i_2_n_0
    );
adc0_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc0_status_0_falling_edge_seen_i_1__0_n_0\,
      Q => adc0_status_0_falling_edge_seen_reg_n_0,
      R => \^dac0_reset_i\
    );
\adc0_status_0_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => adc0_status_sync,
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(0),
      I3 => \^q\(0),
      I4 => \por_sm_state__0\(3),
      O => adc0_status_0_r
    );
adc0_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_status_0_r,
      Q => adc0_status_0_r_reg_n_0,
      R => \^dac0_reset_i\
    );
\adc1_status_0_falling_edge_seen_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc1_status_sync,
      I1 => adc1_status_0_r_reg_n_0,
      I2 => adc0_status_0_falling_edge_seen_i_2_n_0,
      I3 => adc1_status_0_falling_edge_seen_reg_n_0,
      O => \adc1_status_0_falling_edge_seen_i_1__0_n_0\
    );
adc1_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc1_status_0_falling_edge_seen_i_1__0_n_0\,
      Q => adc1_status_0_falling_edge_seen_reg_n_0,
      R => \^dac0_reset_i\
    );
\adc1_status_0_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => adc1_status_sync,
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(0),
      I3 => \^q\(0),
      I4 => \por_sm_state__0\(3),
      O => adc1_status_0_r
    );
adc1_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_status_0_r,
      Q => adc1_status_0_r_reg_n_0,
      R => \^dac0_reset_i\
    );
\adc2_status_0_falling_edge_seen_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc2_status_sync,
      I1 => adc2_status_0_r_reg_n_0,
      I2 => adc0_status_0_falling_edge_seen_i_2_n_0,
      I3 => adc2_status_0_falling_edge_seen_reg_n_0,
      O => \adc2_status_0_falling_edge_seen_i_1__0_n_0\
    );
adc2_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc2_status_0_falling_edge_seen_i_1__0_n_0\,
      Q => adc2_status_0_falling_edge_seen_reg_n_0,
      R => \^dac0_reset_i\
    );
\adc2_status_0_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => adc2_status_sync,
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(0),
      I3 => \^q\(0),
      I4 => \por_sm_state__0\(3),
      O => adc2_status_0_r
    );
adc2_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_status_0_r,
      Q => adc2_status_0_r_reg_n_0,
      R => \^dac0_reset_i\
    );
\adc3_status_0_falling_edge_seen_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc3_status_sync,
      I1 => adc3_status_0_r_reg_n_0,
      I2 => adc0_status_0_falling_edge_seen_i_2_n_0,
      I3 => adc3_status_0_falling_edge_seen_reg_n_0,
      O => \adc3_status_0_falling_edge_seen_i_1__0_n_0\
    );
adc3_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \adc3_status_0_falling_edge_seen_i_1__0_n_0\,
      Q => adc3_status_0_falling_edge_seen_reg_n_0,
      R => \^dac0_reset_i\
    );
\adc3_status_0_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => adc3_status_sync,
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(0),
      I3 => \^q\(0),
      I4 => \por_sm_state__0\(3),
      O => adc3_status_0_r
    );
adc3_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_status_0_r,
      Q => adc3_status_0_r_reg_n_0,
      R => \^dac0_reset_i\
    );
\bg_cal_en_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => mem_data_dac0(4),
      I1 => mem_data_dac0(5),
      I2 => \^q\(0),
      O => bg_cal_en
    );
bg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \fg_cal_en_i_1__0_n_0\,
      D => bg_cal_en,
      Q => bg_cal_en_reg_n_0,
      R => \^dac0_reset_i\
    );
\bgt_sm_start_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7577777745444444"
    )
        port map (
      I0 => \^q\(0),
      I1 => adc0_status_0_falling_edge_seen_i_2_n_0,
      I2 => \bgt_sm_start_i_2__0_n_0\,
      I3 => mem_data_dac0(21),
      I4 => \por_timer_start_val[21]_i_3_n_0\,
      I5 => \^bgt_sm_start_dac\,
      O => \bgt_sm_start_i_1__0_n_0\
    );
\bgt_sm_start_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mem_data_dac0(23),
      I1 => mem_data_dac0(22),
      O => \bgt_sm_start_i_2__0_n_0\
    );
bgt_sm_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \bgt_sm_start_i_1__0_n_0\,
      Q => \^bgt_sm_start_dac\,
      R => \^dac0_reset_i\
    );
\cal_enables[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_data_dac0(0),
      I1 => \^q\(0),
      O => cal_enables(0)
    );
\cal_enables[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_data_dac0(1),
      I1 => \^q\(0),
      O => cal_enables(1)
    );
\cal_enables[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_data_dac0(2),
      I1 => \^q\(0),
      O => cal_enables(2)
    );
\cal_enables[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => mem_data_dac0(21),
      I1 => mem_data_dac0(22),
      I2 => mem_data_dac0(23),
      I3 => \por_timer_start_val[21]_i_3_n_0\,
      I4 => mem_data_dac0(6),
      O => \cal_enables[3]_i_1__0_n_0\
    );
\cal_enables[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_data_dac0(3),
      I1 => \^q\(0),
      O => cal_enables(3)
    );
\cal_enables_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__0_n_0\,
      D => cal_enables(0),
      Q => \cal_enables_reg_n_0_[0]\,
      R => \^dac0_reset_i\
    );
\cal_enables_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__0_n_0\,
      D => cal_enables(1),
      Q => \cal_enables_reg_n_0_[1]\,
      R => \^dac0_reset_i\
    );
\cal_enables_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__0_n_0\,
      D => cal_enables(2),
      Q => \cal_enables_reg_n_0_[2]\,
      R => \^dac0_reset_i\
    );
\cal_enables_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1__0_n_0\,
      D => cal_enables(3),
      Q => p_0_in,
      R => \^dac0_reset_i\
    );
cdc_adc0_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_status_sync,
      src_clk => '0',
      src_in => '0'
    );
cdc_adc1_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc1_status_sync,
      src_clk => '0',
      src_in => '0'
    );
cdc_adc2_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc2_status_sync,
      src_clk => '0',
      src_in => '0'
    );
cdc_adc3_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc3_status_sync,
      src_clk => '0',
      src_in => '0'
    );
\clear_interrupt_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FFFF00020000"
    )
        port map (
      I0 => \clear_interrupt_i_2__0_n_0\,
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      I4 => \^q\(0),
      I5 => clear_interrupt_reg_n_0,
      O => \clear_interrupt_i_1__0_n_0\
    );
\clear_interrupt_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB000FFB0"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => clear_interrupt_reg_0(2),
      I2 => \clear_interrupt_i_3__0_n_0\,
      I3 => mem_data_dac0(29),
      I4 => clear_interrupt_reg_0(3),
      I5 => \^dac0_sm_reset_i_1\,
      O => \clear_interrupt_i_2__0_n_0\
    );
\clear_interrupt_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FBB0FBFFFFB0FB"
    )
        port map (
      I0 => mem_data_dac0(26),
      I1 => clear_interrupt_reg_0(0),
      I2 => mem_data_dac0(27),
      I3 => clear_interrupt_reg_0(1),
      I4 => mem_data_dac0(28),
      I5 => clear_interrupt_reg_0(2),
      O => \clear_interrupt_i_3__0_n_0\
    );
clear_interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clear_interrupt_i_1__0_n_0\,
      Q => clear_interrupt_reg_n_0,
      R => \^dac0_reset_i\
    );
\cleared_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFBFFF00004040"
    )
        port map (
      I0 => \^q\(0),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \^dac0_sm_reset_i_1\,
      I4 => \por_sm_state__0\(3),
      I5 => cleared_reg_n_0,
      O => \cleared_i_1__0_n_0\
    );
cleared_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cleared_reg_n_0,
      Q => cleared_r,
      R => \^dac0_reset_i\
    );
cleared_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cleared_i_1__0_n_0\,
      Q => cleared_reg_n_0,
      R => \^dac0_reset_i\
    );
\clock_en_count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => \p_0_in__0\(0)
    );
\clock_en_count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_en_count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      O => \p_0_in__0\(2)
    );
\clock_en_count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      O => \p_0_in__0\(3)
    );
\clock_en_count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \p_0_in__0\(4)
    );
\clock_en_count[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dac0_reset_i\,
      I1 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => \p_0_in__0\(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^dac0_reset_i\,
      I2 => \clock_en_i_2__3_n_0\,
      I3 => clock_en_count_reg(5),
      O => \clock_en_i_1__3_n_0\
    );
\clock_en_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \clock_en_i_2__3_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__3_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
clocks_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => clocks_ok_r_reg_0,
      Q => clocks_ok_r,
      R => \^dac0_reset_i\
    );
dac0_done_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
        port map (
      I0 => dac0_done_i_reg(2),
      I1 => dac0_done_i_reg(0),
      I2 => dac0_done_i_reg(1),
      I3 => dac0_fifo_disable(0),
      I4 => \^done_reg_0\,
      I5 => wait_event_reg_1,
      O => dac0_done_i
    );
dac0_powerup_state_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEE000000000000"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => \por_sm_state__0\(3),
      I2 => \por_sm_state__0\(0),
      I3 => \^q\(0),
      I4 => cleared_r,
      I5 => mem_data_dac0(29),
      O => \FSM_sequential_por_sm_state_reg[2]_0\
    );
dac0_powerup_state_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => dest_out,
      I2 => dac0_powerup_state_out_i_5_n_0,
      I3 => cleared_r,
      I4 => mem_data_dac0(27),
      I5 => mem_data_dac0(26),
      O => \mem_data_dac0_reg[31]\
    );
dac0_powerup_state_out_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(2),
      O => dac0_powerup_state_out_i_5_n_0
    );
\done_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2F00000020"
    )
        port map (
      I0 => \mem_addr[5]_i_5_n_0\,
      I1 => \FSM_sequential_por_sm_state[0]_i_3__0_n_0\,
      I2 => \done_i_2__0_n_0\,
      I3 => \por_sm_state__0\(3),
      I4 => \^q\(0),
      I5 => \^done_reg_0\,
      O => \done_i_1__5_n_0\
    );
\done_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \por_sm_state__0\(2),
      O => \done_i_2__0_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__5_n_0\,
      Q => \^done_reg_0\,
      R => \^dac0_reset_i\
    );
\drpaddr_por[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => mem_data_dac0(15),
      I1 => \^q\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      O => drpaddr_por0_in(0)
    );
\drpaddr_por[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(3),
      I3 => \por_sm_state__0\(2),
      O => \drpaddr_por[10]_i_1__3_n_0\
    );
\drpaddr_por[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => mem_data_dac0(23),
      I1 => \^q\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      O => drpaddr_por0_in(10)
    );
\drpaddr_por[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => mem_data_dac0(16),
      I1 => \^q\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      O => drpaddr_por0_in(1)
    );
\drpaddr_por[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => mem_data_dac0(17),
      I1 => \^q\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      O => drpaddr_por0_in(2)
    );
\drpaddr_por[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => mem_data_dac0(18),
      I1 => \^q\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      O => drpaddr_por0_in(3)
    );
\drpaddr_por[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => mem_data_dac0(19),
      I1 => \^q\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      O => drpaddr_por0_in(5)
    );
\drpaddr_por[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => mem_data_dac0(20),
      I1 => \^q\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      O => drpaddr_por0_in(6)
    );
\drpaddr_por[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => mem_data_dac0(21),
      I1 => \^q\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      O => drpaddr_por0_in(8)
    );
\drpaddr_por[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => mem_data_dac0(22),
      I1 => \^q\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      O => drpaddr_por0_in(9)
    );
\drpaddr_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => drpaddr_por0_in(0),
      Q => \drpaddr_por_reg[10]_0\(0),
      R => \^dac0_reset_i\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => drpaddr_por0_in(10),
      Q => \drpaddr_por_reg[10]_0\(8),
      R => \^dac0_reset_i\
    );
\drpaddr_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => drpaddr_por0_in(1),
      Q => \drpaddr_por_reg[10]_0\(1),
      R => \^dac0_reset_i\
    );
\drpaddr_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => drpaddr_por0_in(2),
      Q => \drpaddr_por_reg[10]_0\(2),
      R => \^dac0_reset_i\
    );
\drpaddr_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => drpaddr_por0_in(3),
      Q => \drpaddr_por_reg[10]_0\(3),
      R => \^dac0_reset_i\
    );
\drpaddr_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => drpaddr_por0_in(5),
      Q => \drpaddr_por_reg[10]_0\(4),
      R => \^dac0_reset_i\
    );
\drpaddr_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => drpaddr_por0_in(6),
      Q => \drpaddr_por_reg[10]_0\(5),
      R => \^dac0_reset_i\
    );
\drpaddr_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => drpaddr_por0_in(8),
      Q => \drpaddr_por_reg[10]_0\(6),
      R => \^dac0_reset_i\
    );
\drpaddr_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => drpaddr_por0_in(9),
      Q => \drpaddr_por_reg[10]_0\(7),
      R => \^dac0_reset_i\
    );
\drpdi_por_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EC0EEC0"
    )
        port map (
      I0 => \drpdi_por_i[7]_i_2__0_n_0\,
      I1 => \drpdi_por_i[15]_i_5__0_n_0\,
      I2 => mem_data_dac0(0),
      I3 => \rdata_reg_n_0_[0]\,
      I4 => \drpdi_por_i[0]_i_2__0_n_0\,
      O => drpdi_por_i0_in(0)
    );
\drpdi_por_i[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => mem_data_dac0(25),
      I1 => mem_data_dac0(24),
      I2 => cleared_reg_n_0,
      I3 => \drpdi_por_i[14]_i_5_n_0\,
      O => \drpdi_por_i[0]_i_2__0_n_0\
    );
\drpdi_por_i[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500FFFF"
    )
        port map (
      I0 => \drpdi_por_i[14]_i_4_n_0\,
      I1 => mem_data_dac0(9),
      I2 => \drpdi_por_i[14]_i_5_n_0\,
      I3 => \rdata_reg_n_0_[10]\,
      I4 => \drpdi_por_i[10]_i_2__0_n_0\,
      O => \drpdi_por_i[10]_i_1__0_n_0\
    );
\drpdi_por_i[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDCDCDCDCDCDFDC"
    )
        port map (
      I0 => trim_code(1),
      I1 => \drpdi_por_i[10]_i_3__0_n_0\,
      I2 => \^mem_data_dac0_reg[18]\,
      I3 => \^mem_data_dac0_reg[16]\,
      I4 => \rdata_reg_n_0_[10]\,
      I5 => mem_data_dac0(9),
      O => \drpdi_por_i[10]_i_2__0_n_0\
    );
\drpdi_por_i[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAABFF"
    )
        port map (
      I0 => \drpdi_por_i[13]_i_3_n_0\,
      I1 => trim_code(5),
      I2 => \drpdi_por_i[10]_i_2__0_0\,
      I3 => \^mem_data_dac0_reg[17]\,
      I4 => \rdata_reg_n_0_[10]\,
      I5 => \^mem_data_dac0_reg[16]\,
      O => \drpdi_por_i[10]_i_3__0_n_0\
    );
\drpdi_por_i[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0444FFFF"
    )
        port map (
      I0 => \drpdi_por_i[14]_i_4_n_0\,
      I1 => \rdata_reg_n_0_[11]\,
      I2 => mem_data_dac0(10),
      I3 => \drpdi_por_i[14]_i_5_n_0\,
      I4 => \drpdi_por_i[11]_i_2__0_n_0\,
      O => \drpdi_por_i[11]_i_1__0_n_0\
    );
\drpdi_por_i[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFBFAAAAAAAA"
    )
        port map (
      I0 => \drpdi_por_i[13]_i_3_n_0\,
      I1 => trim_code(2),
      I2 => \^mem_data_dac0_reg[18]\,
      I3 => \drpdi_por_i[11]_i_3__0_n_0\,
      I4 => \rdata_reg_n_0_[11]\,
      I5 => \drpdi_por_i[11]_i_4__0_n_0\,
      O => \drpdi_por_i[11]_i_2__0_n_0\
    );
\drpdi_por_i[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => mem_data_dac0(15),
      I1 => mem_data_dac0(18),
      I2 => mem_data_dac0(16),
      I3 => \^mem_data_dac0_reg[16]\,
      O => \drpdi_por_i[11]_i_3__0_n_0\
    );
\drpdi_por_i[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9FF9999F9FF"
    )
        port map (
      I0 => mem_data_dac0(10),
      I1 => \rdata_reg_n_0_[11]\,
      I2 => mem_data_dac0(18),
      I3 => mem_data_dac0(16),
      I4 => \^mem_data_dac0_reg[16]\,
      I5 => \^mem_data_dac0_reg[18]\,
      O => \drpdi_por_i[11]_i_4__0_n_0\
    );
\drpdi_por_i[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEEEE"
    )
        port map (
      I0 => \drpdi_por_i[12]_i_2_n_0\,
      I1 => \drpdi_por_i[12]_i_3_n_0\,
      I2 => \drpdi_por_i[13]_i_3_n_0\,
      I3 => trim_code(3),
      I4 => \^mem_data_dac0_reg[18]\,
      O => \drpdi_por_i[12]_i_1__0_n_0\
    );
\drpdi_por_i[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8A8A"
    )
        port map (
      I0 => \rdata_reg_n_0_[12]\,
      I1 => \drpdi_por_i[15]_i_7__0_n_0\,
      I2 => \drpdi_por_i[14]_i_4_n_0\,
      I3 => mem_data_dac0(11),
      I4 => \drpdi_por_i[14]_i_5_n_0\,
      O => \drpdi_por_i[12]_i_2_n_0\
    );
\drpdi_por_i[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000280028002800"
    )
        port map (
      I0 => \drpdi_por_i[14]_i_2_n_0\,
      I1 => \rdata_reg_n_0_[12]\,
      I2 => mem_data_dac0(11),
      I3 => cleared_reg_n_0,
      I4 => mem_data_dac0(24),
      I5 => mem_data_dac0(25),
      O => \drpdi_por_i[12]_i_3_n_0\
    );
\drpdi_por_i[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBABABA"
    )
        port map (
      I0 => \drpdi_por_i[13]_i_2_n_0\,
      I1 => \drpdi_por_i[13]_i_3_n_0\,
      I2 => \drpdi_por_i[13]_i_4_n_0\,
      I3 => trim_code(4),
      I4 => \^mem_data_dac0_reg[18]\,
      O => \drpdi_por_i[13]_i_1__0_n_0\
    );
\drpdi_por_i[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B803B80"
    )
        port map (
      I0 => \drpdi_por_i[14]_i_2_n_0\,
      I1 => \drpdi_por_i[14]_i_4_n_0\,
      I2 => mem_data_dac0(12),
      I3 => \rdata_reg_n_0_[13]\,
      I4 => \drpdi_por_i[14]_i_5_n_0\,
      O => \drpdi_por_i[13]_i_2_n_0\
    );
\drpdi_por_i[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF404040FFFFFFFF"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(25),
      I4 => mem_data_dac0(24),
      I5 => cleared_reg_n_0,
      O => \drpdi_por_i[13]_i_3_n_0\
    );
\drpdi_por_i[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22020202"
    )
        port map (
      I0 => \rdata_reg_n_0_[13]\,
      I1 => \^mem_data_dac0_reg[16]\,
      I2 => mem_data_dac0(16),
      I3 => mem_data_dac0(18),
      I4 => mem_data_dac0(15),
      O => \drpdi_por_i[13]_i_4_n_0\
    );
\drpdi_por_i[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => mem_data_dac0(17),
      I1 => mem_data_dac0(15),
      I2 => mem_data_dac0(19),
      I3 => mem_data_dac0(20),
      I4 => mem_data_dac0(16),
      I5 => mem_data_dac0(18),
      O => \^mem_data_dac0_reg[18]\
    );
\drpdi_por_i[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CFEFEFE0E0C0C0"
    )
        port map (
      I0 => \drpdi_por_i[14]_i_2_n_0\,
      I1 => \drpdi_por_i_reg[14]_0\,
      I2 => \drpdi_por_i[14]_i_4_n_0\,
      I3 => \drpdi_por_i[14]_i_5_n_0\,
      I4 => mem_data_dac0(13),
      I5 => \^rdata_reg[14]_0\(0),
      O => \drpdi_por_i[14]_i_1__0_n_0\
    );
\drpdi_por_i[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => mem_data_dac0(16),
      I1 => mem_data_dac0(18),
      I2 => \^mem_data_dac0_reg[16]\,
      I3 => \^mem_data_dac0_reg[18]\,
      I4 => \^mem_data_dac0_reg[31]_0\,
      O => \drpdi_por_i[14]_i_2_n_0\
    );
\drpdi_por_i[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => mem_data_dac0(24),
      I2 => mem_data_dac0(25),
      O => \drpdi_por_i[14]_i_4_n_0\
    );
\drpdi_por_i[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFFF"
    )
        port map (
      I0 => \drpdi_por_i[6]_i_3__0_n_0\,
      I1 => mem_data_dac0(29),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(27),
      I4 => mem_data_dac0(26),
      O => \drpdi_por_i[14]_i_5_n_0\
    );
\drpdi_por_i[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => mem_data_dac0(15),
      I1 => mem_data_dac0(17),
      I2 => mem_data_dac0(16),
      I3 => \wait_event_i_3__0_n_0\,
      I4 => mem_data_dac0(19),
      I5 => mem_data_dac0(20),
      O => \^mem_data_dac0_reg[16]\
    );
\drpdi_por_i[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(29),
      O => \^mem_data_dac0_reg[31]_0\
    );
\drpdi_por_i[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => mem_data_dac0(16),
      I1 => mem_data_dac0(18),
      I2 => mem_data_dac0(15),
      O => \^mem_data_dac0_reg[17]\
    );
\drpdi_por_i[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(3),
      O => \drpdi_por_i[15]_i_1__0_n_0\
    );
\drpdi_por_i[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F2F2222"
    )
        port map (
      I0 => \rdata_reg_n_0_[15]\,
      I1 => \drpdi_por_i[15]_i_3__0_n_0\,
      I2 => \drpdi_por_i[15]_i_4__0_n_0\,
      I3 => mem_data_dac0(14),
      I4 => \drpdi_por_i[15]_i_5__0_n_0\,
      O => \drpdi_por_i[15]_i_2__0_n_0\
    );
\drpdi_por_i[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888C088C088C088"
    )
        port map (
      I0 => \drpdi_por_i[14]_i_5_n_0\,
      I1 => mem_data_dac0(14),
      I2 => \drpdi_por_i[15]_i_6__0_n_0\,
      I3 => cleared_reg_n_0,
      I4 => mem_data_dac0(24),
      I5 => mem_data_dac0(25),
      O => \drpdi_por_i[15]_i_3__0_n_0\
    );
\drpdi_por_i[15]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(28),
      I3 => \^mem_data_dac0_reg[18]\,
      O => \drpdi_por_i[15]_i_4__0_n_0\
    );
\drpdi_por_i[15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => mem_data_dac0(25),
      I1 => mem_data_dac0(24),
      I2 => cleared_reg_n_0,
      I3 => \drpdi_por_i[15]_i_7__0_n_0\,
      O => \drpdi_por_i[15]_i_5__0_n_0\
    );
\drpdi_por_i[15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAFFFF"
    )
        port map (
      I0 => \^mem_data_dac0_reg[16]\,
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(26),
      I3 => mem_data_dac0(29),
      I4 => mem_data_dac0(18),
      O => \drpdi_por_i[15]_i_6__0_n_0\
    );
\drpdi_por_i[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \drpdi_por_i[15]_i_8__0_n_0\,
      I1 => mem_data_dac0(16),
      I2 => mem_data_dac0(17),
      I3 => mem_data_dac0(18),
      I4 => mem_data_dac0(15),
      I5 => \^mem_data_dac0_reg[31]_0\,
      O => \drpdi_por_i[15]_i_7__0_n_0\
    );
\drpdi_por_i[15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => mem_data_dac0(20),
      I1 => mem_data_dac0(19),
      I2 => mem_data_dac0(21),
      I3 => mem_data_dac0(23),
      I4 => mem_data_dac0(22),
      O => \drpdi_por_i[15]_i_8__0_n_0\
    );
\drpdi_por_i[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEAAAA"
    )
        port map (
      I0 => \drpdi_por_i[1]_i_2__0_n_0\,
      I1 => \drpdi_por_i[7]_i_2__0_n_0\,
      I2 => \drpdi_por_i[7]_i_3__0_n_0\,
      I3 => mem_data_dac0(1),
      I4 => \rdata_reg_n_0_[1]\,
      O => \drpdi_por_i[1]_i_1__0_n_0\
    );
\drpdi_por_i[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0600060"
    )
        port map (
      I0 => \rdata_reg_n_0_[1]\,
      I1 => mem_data_dac0(1),
      I2 => \drpdi_por_i[14]_i_4_n_0\,
      I3 => \drpdi_por_i[15]_i_7__0_n_0\,
      I4 => trim_code(0),
      O => \drpdi_por_i[1]_i_2__0_n_0\
    );
\drpdi_por_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8808FFFF"
    )
        port map (
      I0 => \drpdi_por_i[7]_i_2__0_n_0\,
      I1 => \rdata_reg_n_0_[2]\,
      I2 => mem_data_dac0(2),
      I3 => \drpdi_por_i[7]_i_3__0_n_0\,
      I4 => \drpdi_por_i[2]_i_2__0_n_0\,
      O => \drpdi_por_i[2]_i_1__0_n_0\
    );
\drpdi_por_i[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F73737F7"
    )
        port map (
      I0 => trim_code(1),
      I1 => \drpdi_por_i[14]_i_4_n_0\,
      I2 => \drpdi_por_i[15]_i_6__0_n_0\,
      I3 => mem_data_dac0(2),
      I4 => \rdata_reg_n_0_[2]\,
      O => \drpdi_por_i[2]_i_2__0_n_0\
    );
\drpdi_por_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01F1"
    )
        port map (
      I0 => \drpdi_por_i[3]_i_2__0_n_0\,
      I1 => \drpdi_por_i[6]_i_3__0_n_0\,
      I2 => \drpdi_por_i[14]_i_4_n_0\,
      I3 => \drpdi_por_i[3]_i_3__0_n_0\,
      O => \drpdi_por_i[3]_i_1__0_n_0\
    );
\drpdi_por_i[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFF0000FFFFFFFF"
    )
        port map (
      I0 => mem_data_dac0(26),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(29),
      I4 => mem_data_dac0(3),
      I5 => \rdata_reg_n_0_[3]\,
      O => \drpdi_por_i[3]_i_2__0_n_0\
    );
\drpdi_por_i[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"909F"
    )
        port map (
      I0 => \rdata_reg_n_0_[3]\,
      I1 => mem_data_dac0(3),
      I2 => \drpdi_por_i[15]_i_6__0_n_0\,
      I3 => trim_code(2),
      O => \drpdi_por_i[3]_i_3__0_n_0\
    );
\drpdi_por_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A00FFFF"
    )
        port map (
      I0 => \drpdi_por_i[7]_i_2__0_n_0\,
      I1 => \drpdi_por_i[7]_i_3__0_n_0\,
      I2 => mem_data_dac0(4),
      I3 => \rdata_reg_n_0_[4]\,
      I4 => \drpdi_por_i[4]_i_2__0_n_0\,
      O => \drpdi_por_i[4]_i_1__0_n_0\
    );
\drpdi_por_i[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F0FFF"
    )
        port map (
      I0 => mem_data_dac0(4),
      I1 => \rdata_reg_n_0_[4]\,
      I2 => \drpdi_por_i[14]_i_4_n_0\,
      I3 => trim_code(3),
      I4 => \drpdi_por_i[15]_i_6__0_n_0\,
      O => \drpdi_por_i[4]_i_2__0_n_0\
    );
\drpdi_por_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEAAAA"
    )
        port map (
      I0 => \drpdi_por_i[5]_i_2__0_n_0\,
      I1 => \drpdi_por_i[7]_i_2__0_n_0\,
      I2 => \drpdi_por_i[7]_i_3__0_n_0\,
      I3 => mem_data_dac0(5),
      I4 => \rdata_reg_n_0_[5]\,
      O => \drpdi_por_i[5]_i_1__0_n_0\
    );
\drpdi_por_i[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C808"
    )
        port map (
      I0 => \drpdi_por_i_reg[5]_0\,
      I1 => \drpdi_por_i[14]_i_4_n_0\,
      I2 => \drpdi_por_i[6]_i_6_n_0\,
      I3 => \rdata_reg_n_0_[5]\,
      I4 => mem_data_dac0(5),
      O => \drpdi_por_i[5]_i_2__0_n_0\
    );
\drpdi_por_i[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01F1"
    )
        port map (
      I0 => \drpdi_por_i[6]_i_2__0_n_0\,
      I1 => \drpdi_por_i[6]_i_3__0_n_0\,
      I2 => \drpdi_por_i[14]_i_4_n_0\,
      I3 => \drpdi_por_i[6]_i_4__0_n_0\,
      O => \drpdi_por_i[6]_i_1__0_n_0\
    );
\drpdi_por_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555DDDDDDDDDDDDD"
    )
        port map (
      I0 => \rdata_reg_n_0_[6]\,
      I1 => mem_data_dac0(6),
      I2 => mem_data_dac0(26),
      I3 => mem_data_dac0(27),
      I4 => mem_data_dac0(28),
      I5 => mem_data_dac0(29),
      O => \drpdi_por_i[6]_i_2__0_n_0\
    );
\drpdi_por_i[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => mem_data_dac0(21),
      I1 => mem_data_dac0(18),
      I2 => mem_data_dac0(15),
      I3 => \drpdi_por_i[6]_i_5_n_0\,
      O => \drpdi_por_i[6]_i_3__0_n_0\
    );
\drpdi_por_i[6]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => mem_data_dac0(6),
      I1 => \rdata_reg_n_0_[6]\,
      I2 => \drpdi_por_i[6]_i_6_n_0\,
      I3 => \drpdi_por_i_reg[6]_0\,
      O => \drpdi_por_i[6]_i_4__0_n_0\
    );
\drpdi_por_i[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => mem_data_dac0(22),
      I1 => mem_data_dac0(23),
      I2 => mem_data_dac0(20),
      I3 => mem_data_dac0(16),
      I4 => mem_data_dac0(19),
      I5 => mem_data_dac0(17),
      O => \drpdi_por_i[6]_i_5_n_0\
    );
\drpdi_por_i[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(28),
      I3 => \^mem_data_dac0_reg[16]\,
      O => \drpdi_por_i[6]_i_6_n_0\
    );
\drpdi_por_i[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8808FFFF"
    )
        port map (
      I0 => \drpdi_por_i[7]_i_2__0_n_0\,
      I1 => \rdata_reg_n_0_[7]\,
      I2 => mem_data_dac0(9),
      I3 => \drpdi_por_i[7]_i_3__0_n_0\,
      I4 => \drpdi_por_i[7]_i_4__0_n_0\,
      O => \drpdi_por_i[7]_i_1__0_n_0\
    );
\drpdi_por_i[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008F"
    )
        port map (
      I0 => mem_data_dac0(25),
      I1 => mem_data_dac0(24),
      I2 => cleared_reg_n_0,
      I3 => \drpdi_por_i[6]_i_3__0_n_0\,
      O => \drpdi_por_i[7]_i_2__0_n_0\
    );
\drpdi_por_i[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => mem_data_dac0(26),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(29),
      O => \drpdi_por_i[7]_i_3__0_n_0\
    );
\drpdi_por_i[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD11D"
    )
        port map (
      I0 => \drpdi_por_i_reg[7]_0\,
      I1 => \^mem_data_dac0_reg[16]\,
      I2 => \rdata_reg_n_0_[7]\,
      I3 => mem_data_dac0(9),
      I4 => \drpdi_por_i[13]_i_3_n_0\,
      O => \drpdi_por_i[7]_i_4__0_n_0\
    );
\drpdi_por_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0444FFFF"
    )
        port map (
      I0 => \drpdi_por_i[14]_i_4_n_0\,
      I1 => \rdata_reg_n_0_[8]\,
      I2 => mem_data_dac0(7),
      I3 => \drpdi_por_i[14]_i_5_n_0\,
      I4 => \drpdi_por_i[8]_i_2__0_n_0\,
      O => \drpdi_por_i[8]_i_1__0_n_0\
    );
\drpdi_por_i[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAABBBBB"
    )
        port map (
      I0 => \drpdi_por_i[13]_i_3_n_0\,
      I1 => \drpdi_por_i_reg[8]_0\,
      I2 => mem_data_dac0(7),
      I3 => \rdata_reg_n_0_[8]\,
      I4 => \^mem_data_dac0_reg[16]\,
      O => \drpdi_por_i[8]_i_2__0_n_0\
    );
\drpdi_por_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555FF7D"
    )
        port map (
      I0 => \drpdi_por_i[14]_i_4_n_0\,
      I1 => p_1_in,
      I2 => mem_data_dac0(8),
      I3 => \drpdi_por_i[9]_i_2__0_n_0\,
      I4 => \drpdi_por_i_reg[9]_0\,
      I5 => \drpdi_por_i[9]_i_4__0_n_0\,
      O => drpdi_por_i0_in(9)
    );
\drpdi_por_i[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF00BFBF"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(28),
      I3 => \^mem_data_dac0_reg[18]\,
      I4 => \^mem_data_dac0_reg[16]\,
      O => \drpdi_por_i[9]_i_2__0_n_0\
    );
\drpdi_por_i[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2222F333"
    )
        port map (
      I0 => \drpdi_por_i[15]_i_7__0_n_0\,
      I1 => p_1_in,
      I2 => \drpdi_por_i[14]_i_5_n_0\,
      I3 => mem_data_dac0(8),
      I4 => \drpdi_por_i[14]_i_4_n_0\,
      I5 => \por_sm_state__0\(2),
      O => \drpdi_por_i[9]_i_4__0_n_0\
    );
\drpdi_por_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => drpdi_por_i0_in(0),
      Q => \drpdi_por_i_reg[15]_0\(0),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[10]_i_1__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(10),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[11]_i_1__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(11),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[12]_i_1__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(12),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[13]_i_1__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(13),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[14]_i_1__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(14),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[15]_i_2__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(15),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[1]_i_1__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(1),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[2]_i_1__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(2),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[3]_i_1__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(3),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[4]_i_1__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(4),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[5]_i_1__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(5),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[6]_i_1__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(6),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[7]_i_1__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(7),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => \drpdi_por_i[8]_i_1__0_n_0\,
      Q => \drpdi_por_i_reg[15]_0\(8),
      R => \^dac0_reset_i\
    );
\drpdi_por_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpdi_por_i[15]_i_1__0_n_0\,
      D => drpdi_por_i0_in(9),
      Q => \drpdi_por_i_reg[15]_0\(9),
      R => \^dac0_reset_i\
    );
\drpen_por_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"622A"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(2),
      I2 => \^q\(0),
      I3 => \por_sm_state__0\(0),
      O => \drpen_por_i_i_1__0_n_0\
    );
\drpen_por_i_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \por_sm_state__0\(3),
      I2 => \por_sm_state__0\(2),
      O => drpen_por_i
    );
drpen_por_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_i_1__0_n_0\,
      D => drpen_por_i,
      Q => dac0_drpen_por,
      R => \^dac0_reset_i\
    );
drprdy_por_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_drprdy_por,
      Q => drprdy_por_r,
      R => \^dac0_reset_i\
    );
\drpwe_por_i_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(2),
      O => drpwe_por_i
    );
drpwe_por_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_i_1__0_n_0\,
      D => drpwe_por_i,
      Q => dac0_drpwe_por,
      R => \^dac0_reset_i\
    );
\enable_clock_en_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => enable_clock_en,
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(0),
      I3 => \^q\(0),
      I4 => \FSM_sequential_por_sm_state[3]_i_4__0_n_0\,
      I5 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__3_n_0\
    );
\enable_clock_en_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \por_sm_state__0\(3),
      I2 => mem_data_dac0(21),
      I3 => mem_data_dac0(22),
      I4 => mem_data_dac0(23),
      I5 => \por_timer_start_val[19]_i_2_n_0\,
      O => enable_clock_en
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__3_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^dac0_reset_i\
    );
\fg_cal_en_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \fg_cal_en_i_3__0_n_0\,
      I1 => mem_data_dac0(21),
      I2 => mem_data_dac0(22),
      I3 => mem_data_dac0(23),
      I4 => \por_timer_start_val[21]_i_3_n_0\,
      O => \fg_cal_en_i_1__0_n_0\
    );
\fg_cal_en_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mem_data_dac0(4),
      I1 => mem_data_dac0(5),
      I2 => \^q\(0),
      O => fg_cal_en
    );
\fg_cal_en_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0000000000000"
    )
        port map (
      I0 => wait_event_reg_n_0,
      I1 => \^dac0_sm_reset_i_1\,
      I2 => \^q\(0),
      I3 => \por_sm_state__0\(0),
      I4 => \por_sm_state__0\(2),
      I5 => \por_sm_state__0\(3),
      O => \fg_cal_en_i_3__0_n_0\
    );
fg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \fg_cal_en_i_1__0_n_0\,
      D => fg_cal_en,
      Q => fg_cal_en_reg_n_0,
      R => \^dac0_reset_i\
    );
\interrupt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => clear_interrupt_reg_n_0,
      I1 => interrupt0,
      I2 => \^dac0_sm_reset_i_1\,
      O => \interrupt_i_1__0_n_0\
    );
\interrupt_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => clocks_ok_r_reg_0,
      I1 => clocks_ok_r,
      I2 => mem_data_dac0(29),
      I3 => \interrupt_i_3__0_n_0\,
      I4 => \interrupt_i_4__0_n_0\,
      I5 => interrupt_i_5_n_0,
      O => interrupt0
    );
\interrupt_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_data_dac0(26),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(28),
      O => \interrupt_i_3__0_n_0\
    );
\interrupt_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEE0000"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => power_ok_r,
      I5 => power_ok_r_reg_0,
      O => \interrupt_i_4__0_n_0\
    );
interrupt_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(26),
      I3 => mem_data_dac0(29),
      I4 => dest_out,
      I5 => powerup_state_r,
      O => interrupt_i_5_n_0
    );
interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \interrupt_i_1__0_n_0\,
      Q => \^dac0_sm_reset_i_1\,
      R => \^dac0_reset_i\
    );
\mem_addr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000053775373"
    )
        port map (
      I0 => \^q\(0),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(3),
      I3 => \^dac0_sm_reset_i_1\,
      I4 => cleared_reg_n_0,
      I5 => \^mem_addr_reg[5]_0\(0),
      O => \mem_addr[0]_i_1__0_n_0\
    );
\mem_addr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A222A0A1A0A0A"
    )
        port map (
      I0 => \mem_addr[1]_i_2__0_n_0\,
      I1 => \^q\(0),
      I2 => \por_sm_state__0\(0),
      I3 => \^dac0_sm_reset_i_1\,
      I4 => cleared_reg_n_0,
      I5 => \por_sm_state__0\(3),
      O => \mem_addr[1]_i_1__0_n_0\
    );
\mem_addr[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^mem_addr_reg[5]_0\(0),
      I1 => \^mem_addr_reg[5]_0\(1),
      O => \mem_addr[1]_i_2__0_n_0\
    );
\mem_addr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \mem_addr[2]_i_2__0_n_0\,
      I1 => \por_sm_state__0\(0),
      I2 => \^q\(0),
      I3 => \mem_addr[2]_i_3__0_n_0\,
      O => \mem_addr[2]_i_1__0_n_0\
    );
\mem_addr[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0F0DFF0DFF0FFD"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => \^dac0_sm_reset_i_1\,
      I2 => \por_sm_state__0\(3),
      I3 => \^mem_addr_reg[5]_0\(2),
      I4 => \^mem_addr_reg[5]_0\(1),
      I5 => \^mem_addr_reg[5]_0\(0),
      O => \mem_addr[2]_i_2__0_n_0\
    );
\mem_addr[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000027500000FF00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^dac0_sm_reset_i_1\,
      I2 => no_pll_restart_reg_n_0,
      I3 => \mem_addr[2]_i_4__0_n_0\,
      I4 => \por_sm_state__0\(0),
      I5 => \por_sm_state__0\(3),
      O => \mem_addr[2]_i_3__0_n_0\
    );
\mem_addr[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^mem_addr_reg[5]_0\(2),
      I1 => \^mem_addr_reg[5]_0\(1),
      I2 => \^mem_addr_reg[5]_0\(0),
      O => \mem_addr[2]_i_4__0_n_0\
    );
\mem_addr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \mem_addr[3]_i_2__0_n_0\,
      I1 => \por_sm_state__0\(0),
      I2 => \^q\(0),
      I3 => \mem_addr[3]_i_3__0_n_0\,
      O => \mem_addr[3]_i_1__0_n_0\
    );
\mem_addr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"433333317777777D"
    )
        port map (
      I0 => \mem_addr[5]_i_5_n_0\,
      I1 => \^mem_addr_reg[5]_0\(3),
      I2 => \^mem_addr_reg[5]_0\(0),
      I3 => \^mem_addr_reg[5]_0\(1),
      I4 => \^mem_addr_reg[5]_0\(2),
      I5 => \por_sm_state__0\(3),
      O => \mem_addr[3]_i_2__0_n_0\
    );
\mem_addr[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F7C7CF005505050"
    )
        port map (
      I0 => \mem_addr[4]_i_4__0_n_0\,
      I1 => no_pll_restart_reg_n_0,
      I2 => \^mem_addr_reg[5]_0\(3),
      I3 => \mem_addr[4]_i_6_n_0\,
      I4 => \^mem_addr_reg[5]_0\(2),
      I5 => \mem_addr[5]_i_12_n_0\,
      O => \mem_addr[3]_i_3__0_n_0\
    );
\mem_addr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF50FF50FFD0FFFF"
    )
        port map (
      I0 => \mem_addr[4]_i_2__0_n_0\,
      I1 => \por_sm_state__0\(3),
      I2 => \mem_addr[5]_i_3__0_n_0\,
      I3 => \mem_addr[4]_i_3__0_n_0\,
      I4 => \mem_addr[4]_i_4__0_n_0\,
      I5 => \mem_addr[4]_i_5_n_0\,
      O => \mem_addr[4]_i_1__0_n_0\
    );
\mem_addr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFFFFFF"
    )
        port map (
      I0 => \^mem_addr_reg[5]_0\(2),
      I1 => \^mem_addr_reg[5]_0\(1),
      I2 => \^mem_addr_reg[5]_0\(0),
      I3 => \^mem_addr_reg[5]_0\(3),
      I4 => \^mem_addr_reg[5]_0\(4),
      I5 => \mem_addr[5]_i_5_n_0\,
      O => \mem_addr[4]_i_2__0_n_0\
    );
\mem_addr[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAA8002AAA8000"
    )
        port map (
      I0 => \mem_addr[5]_i_12_n_0\,
      I1 => \mem_addr[4]_i_6_n_0\,
      I2 => \^mem_addr_reg[5]_0\(2),
      I3 => \^mem_addr_reg[5]_0\(3),
      I4 => \^mem_addr_reg[5]_0\(4),
      I5 => no_pll_restart_reg_n_0,
      O => \mem_addr[4]_i_3__0_n_0\
    );
\mem_addr[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \^q\(0),
      I2 => \^dac0_sm_reset_i_1\,
      I3 => \por_sm_state__0\(3),
      O => \mem_addr[4]_i_4__0_n_0\
    );
\mem_addr[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \^mem_addr_reg[5]_0\(4),
      I1 => \^mem_addr_reg[5]_0\(3),
      I2 => \^mem_addr_reg[5]_0\(2),
      I3 => \^mem_addr_reg[5]_0\(1),
      I4 => \^mem_addr_reg[5]_0\(0),
      O => \mem_addr[4]_i_5_n_0\
    );
\mem_addr[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mem_addr_reg[5]_0\(0),
      I1 => \^mem_addr_reg[5]_0\(1),
      O => \mem_addr[4]_i_6_n_0\
    );
\mem_addr[5]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0FA0C0"
    )
        port map (
      I0 => \^dac0_sm_reset_i_1\,
      I1 => no_pll_restart_reg_n_0,
      I2 => \por_sm_state__0\(3),
      I3 => \^q\(0),
      I4 => \por_sm_state__0\(0),
      O => \mem_addr[5]_i_10_n_0\
    );
\mem_addr[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^mem_addr_reg[5]_0\(4),
      I1 => \^mem_addr_reg[5]_0\(3),
      I2 => \^mem_addr_reg[5]_0\(2),
      I3 => \^mem_addr_reg[5]_0\(1),
      I4 => \^mem_addr_reg[5]_0\(0),
      O => \mem_addr[5]_i_11_n_0\
    );
\mem_addr[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \por_sm_state__0\(3),
      I2 => \^q\(0),
      O => \mem_addr[5]_i_12_n_0\
    );
\mem_addr[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A6A6AAAAAAA"
    )
        port map (
      I0 => \^mem_addr_reg[5]_0\(5),
      I1 => \^mem_addr_reg[5]_0\(4),
      I2 => \^mem_addr_reg[5]_0\(3),
      I3 => \^mem_addr_reg[5]_0\(0),
      I4 => \^mem_addr_reg[5]_0\(1),
      I5 => \^mem_addr_reg[5]_0\(2),
      O => \mem_addr[5]_i_13_n_0\
    );
\mem_addr[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \^q\(0),
      O => \mem_addr[5]_i_14_n_0\
    );
\mem_addr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2000000"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \FSM_sequential_por_sm_state[3]_i_8__0_n_0\,
      I2 => \FSM_sequential_por_sm_state[3]_i_4__0_n_0\,
      I3 => \mem_addr[5]_i_3__0_n_0\,
      I4 => \por_sm_state__0\(2),
      I5 => \mem_addr[5]_i_4_n_0\,
      O => \mem_addr[5]_i_1__0_n_0\
    );
\mem_addr[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80808008"
    )
        port map (
      I0 => \mem_addr[5]_i_3__0_n_0\,
      I1 => \mem_addr[5]_i_5_n_0\,
      I2 => \^mem_addr_reg[5]_0\(5),
      I3 => \^mem_addr_reg[5]_0\(4),
      I4 => \mem_addr_reg[5]_1\,
      I5 => \mem_addr[5]_i_7_n_0\,
      O => \mem_addr[5]_i_2__0_n_0\
    );
\mem_addr[5]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \^q\(0),
      O => \mem_addr[5]_i_3__0_n_0\
    );
\mem_addr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => \mem_addr[5]_i_8_n_0\,
      I1 => \fg_cal_en_i_3__0_n_0\,
      I2 => \^q\(0),
      I3 => \por_sm_state__0\(3),
      I4 => \por_sm_state__0\(2),
      I5 => \mem_addr[5]_i_9_n_0\,
      O => \mem_addr[5]_i_4_n_0\
    );
\mem_addr[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => cleared_reg_n_0,
      I2 => \^dac0_sm_reset_i_1\,
      O => \mem_addr[5]_i_5_n_0\
    );
\mem_addr[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF14141414141414"
    )
        port map (
      I0 => \mem_addr[5]_i_10_n_0\,
      I1 => \mem_addr[5]_i_11_n_0\,
      I2 => \^mem_addr_reg[5]_0\(5),
      I3 => no_pll_restart_reg_n_0,
      I4 => \mem_addr[5]_i_12_n_0\,
      I5 => \mem_addr[5]_i_13_n_0\,
      O => \mem_addr[5]_i_7_n_0\
    );
\mem_addr[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080888000"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => \mem_addr[5]_i_14_n_0\,
      I2 => dac0_drprdy_por,
      I3 => \por_sm_state__0\(3),
      I4 => \FSM_sequential_por_sm_state[2]_i_4_n_0\,
      I5 => cleared_reg_n_0,
      O => \mem_addr[5]_i_8_n_0\
    );
\mem_addr[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \por_sm_state__0\(0),
      I1 => \clear_interrupt_i_2__0_n_0\,
      O => \mem_addr[5]_i_9_n_0\
    );
\mem_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[5]_i_1__0_n_0\,
      D => \mem_addr[0]_i_1__0_n_0\,
      Q => \^mem_addr_reg[5]_0\(0),
      R => \^dac0_reset_i\
    );
\mem_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[5]_i_1__0_n_0\,
      D => \mem_addr[1]_i_1__0_n_0\,
      Q => \^mem_addr_reg[5]_0\(1),
      R => \^dac0_reset_i\
    );
\mem_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[5]_i_1__0_n_0\,
      D => \mem_addr[2]_i_1__0_n_0\,
      Q => \^mem_addr_reg[5]_0\(2),
      R => \^dac0_reset_i\
    );
\mem_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[5]_i_1__0_n_0\,
      D => \mem_addr[3]_i_1__0_n_0\,
      Q => \^mem_addr_reg[5]_0\(3),
      R => \^dac0_reset_i\
    );
\mem_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[5]_i_1__0_n_0\,
      D => \mem_addr[4]_i_1__0_n_0\,
      Q => \^mem_addr_reg[5]_0\(4),
      R => \^dac0_reset_i\
    );
\mem_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[5]_i_1__0_n_0\,
      D => \mem_addr[5]_i_2__0_n_0\,
      Q => \^mem_addr_reg[5]_0\(5),
      R => \^dac0_reset_i\
    );
\mem_data_dac0[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^mem_addr_reg[5]_0\(2),
      I1 => \^mem_addr_reg[5]_0\(0),
      I2 => \^mem_addr_reg[5]_0\(3),
      I3 => \^mem_addr_reg[5]_0\(4),
      I4 => \^mem_addr_reg[5]_0\(1),
      O => \mem_addr_reg[2]_0\
    );
\mem_data_dac0[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^mem_addr_reg[5]_0\(3),
      I1 => \^mem_addr_reg[5]_0\(2),
      I2 => \^mem_addr_reg[5]_0\(0),
      I3 => \^mem_addr_reg[5]_0\(4),
      I4 => \^mem_addr_reg[5]_0\(1),
      O => \mem_addr_reg[3]_1\
    );
\mem_data_dac0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000014"
    )
        port map (
      I0 => \^mem_addr_reg[5]_0\(3),
      I1 => \^mem_addr_reg[5]_0\(2),
      I2 => \^mem_addr_reg[5]_0\(0),
      I3 => \^mem_addr_reg[5]_0\(4),
      I4 => \^mem_addr_reg[5]_0\(1),
      O => \mem_addr_reg[3]_0\
    );
\no_pll_restart_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF08FF00000800"
    )
        port map (
      I0 => \no_pll_restart_i_2__0_n_0\,
      I1 => cleared_reg_n_0,
      I2 => \por_sm_state__0\(2),
      I3 => \no_pll_restart_i_3__0_n_0\,
      I4 => \no_pll_restart_i_4__0_n_0\,
      I5 => no_pll_restart_reg_n_0,
      O => \no_pll_restart_i_1__0_n_0\
    );
\no_pll_restart_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rdata_reg_n_0_[0]\,
      I1 => \rdata_reg_n_0_[3]\,
      I2 => \rdata_reg_n_0_[2]\,
      I3 => \rdata_reg_n_0_[4]\,
      I4 => \rdata_reg_n_0_[1]\,
      O => \no_pll_restart_i_2__0_n_0\
    );
\no_pll_restart_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \por_sm_state__0\(3),
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(0),
      O => \no_pll_restart_i_3__0_n_0\
    );
\no_pll_restart_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F7777"
    )
        port map (
      I0 => no_pll_restart_reg_n_0,
      I1 => dac0_drprdy_por,
      I2 => wait_event_reg_n_0,
      I3 => \^dac0_sm_reset_i_1\,
      I4 => \^q\(0),
      O => \no_pll_restart_i_4__0_n_0\
    );
no_pll_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \no_pll_restart_i_1__0_n_0\,
      Q => no_pll_restart_reg_n_0,
      R => \^dac0_reset_i\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_por_gnt,
      Q => por_gnt_r,
      R => \^dac0_reset_i\
    );
\por_req_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00000C00"
    )
        port map (
      I0 => dac0_drprdy_por,
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(0),
      I3 => \^q\(0),
      I4 => \por_sm_state__0\(3),
      I5 => \^dac0_por_req\,
      O => \por_req_i_1__3_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__3_n_0\,
      Q => \^dac0_por_req\,
      R => \^dac0_reset_i\
    );
\por_timer_count[0]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(1),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_10__3_n_0\
    );
\por_timer_count[0]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_11__3_n_0\
    );
\por_timer_count[0]_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => por_timer_start_val(7),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_12__4_n_0\
    );
\por_timer_count[0]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_val(6),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__3_n_0\
    );
\por_timer_count[0]_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_val(5),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__3_n_0\
    );
\por_timer_count[0]_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_val(4),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__3_n_0\
    );
\por_timer_count[0]_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_val(3),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__3_n_0\
    );
\por_timer_count[0]_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => por_timer_start_val(2),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__3_n_0\
    );
\por_timer_count[0]_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => por_timer_start_val(1),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__3_n_0\
    );
\por_timer_count[0]_i_19__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => por_timer_start_val(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__3_n_0\
    );
\por_timer_count[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3__3_n_0\,
      I2 => por_timer_count_reg(1),
      I3 => por_timer_count_reg(0),
      I4 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1__3_n_0\
    );
\por_timer_count[0]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_count_reg(16),
      I2 => por_timer_count_reg(5),
      I3 => por_timer_count_reg(14),
      I4 => por_timer_count_reg(7),
      I5 => por_timer_count_reg(20),
      O => \por_timer_count[0]_i_20__0_n_0\
    );
\por_timer_count[0]_i_21__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_count_reg(8),
      I2 => por_timer_count_reg(4),
      I3 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_21__3_n_0\
    );
\por_timer_count[0]_i_22__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(23),
      I1 => por_timer_count_reg(13),
      I2 => por_timer_count_reg(19),
      I3 => por_timer_count_reg(6),
      O => \por_timer_count[0]_i_22__3_n_0\
    );
\por_timer_count[0]_i_23__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(18),
      I3 => por_timer_count_reg(12),
      O => \por_timer_count[0]_i_23__3_n_0\
    );
\por_timer_count[0]_i_24__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_count_reg(3),
      I2 => por_timer_count_reg(21),
      I3 => por_timer_count_reg(11),
      O => \por_timer_count[0]_i_24__3_n_0\
    );
\por_timer_count[0]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \por_timer_count[0]_i_20__0_n_0\,
      I1 => \por_timer_count[0]_i_21__3_n_0\,
      I2 => \por_timer_count[0]_i_22__3_n_0\,
      I3 => \por_timer_count[0]_i_23__3_n_0\,
      I4 => \por_timer_count[0]_i_24__3_n_0\,
      O => \por_timer_count[0]_i_3__3_n_0\
    );
\por_timer_count[0]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(7),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_4__3_n_0\
    );
\por_timer_count[0]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(6),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(6),
      O => \por_timer_count[0]_i_5__3_n_0\
    );
\por_timer_count[0]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(5),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(5),
      O => \por_timer_count[0]_i_6__3_n_0\
    );
\por_timer_count[0]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(4),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_7__3_n_0\
    );
\por_timer_count[0]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(3),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(3),
      O => \por_timer_count[0]_i_8__3_n_0\
    );
\por_timer_count[0]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(2),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_9__3_n_0\
    );
\por_timer_count[16]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_val(20),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__3_n_0\
    );
\por_timer_count[16]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_val(21),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__3_n_0\
    );
\por_timer_count[16]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_val(20),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__3_n_0\
    );
\por_timer_count[16]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_val(19),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__3_n_0\
    );
\por_timer_count[16]_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_val(18),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__3_n_0\
    );
\por_timer_count[16]_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_val(17),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__3_n_0\
    );
\por_timer_count[16]_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_val(16),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__3_n_0\
    );
\por_timer_count[16]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(20),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(22),
      O => \por_timer_count[16]_i_2__3_n_0\
    );
\por_timer_count[16]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(21),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(21),
      O => \por_timer_count[16]_i_3__3_n_0\
    );
\por_timer_count[16]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(20),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(20),
      O => \por_timer_count[16]_i_4__3_n_0\
    );
\por_timer_count[16]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(19),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(19),
      O => \por_timer_count[16]_i_5__3_n_0\
    );
\por_timer_count[16]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(18),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(18),
      O => \por_timer_count[16]_i_6__3_n_0\
    );
\por_timer_count[16]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(17),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(17),
      O => \por_timer_count[16]_i_7__3_n_0\
    );
\por_timer_count[16]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(16),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(16),
      O => \por_timer_count[16]_i_8__3_n_0\
    );
\por_timer_count[16]_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(23),
      O => \por_timer_count[16]_i_9__3_n_0\
    );
\por_timer_count[8]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_start_val(15),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__3_n_0\
    );
\por_timer_count[8]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_val(14),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__3_n_0\
    );
\por_timer_count[8]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_val(13),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__3_n_0\
    );
\por_timer_count[8]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => por_timer_start_val(12),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__3_n_0\
    );
\por_timer_count[8]_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => por_timer_start_val(11),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__3_n_0\
    );
\por_timer_count[8]_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_val(10),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__3_n_0\
    );
\por_timer_count[8]_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_val(9),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__3_n_0\
    );
\por_timer_count[8]_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_val(8),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__3_n_0\
    );
\por_timer_count[8]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(15),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__3_n_0\
    );
\por_timer_count[8]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(14),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(14),
      O => \por_timer_count[8]_i_3__3_n_0\
    );
\por_timer_count[8]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(13),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(13),
      O => \por_timer_count[8]_i_4__3_n_0\
    );
\por_timer_count[8]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(12),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__3_n_0\
    );
\por_timer_count[8]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(11),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__3_n_0\
    );
\por_timer_count[8]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(10),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(10),
      O => \por_timer_count[8]_i_7__3_n_0\
    );
\por_timer_count[8]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(9),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(9),
      O => \por_timer_count[8]_i_8__3_n_0\
    );
\por_timer_count[8]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(8),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(8),
      O => \por_timer_count[8]_i_9__3_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_15\,
      Q => por_timer_count_reg(0),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[0]_i_2__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__3_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__3_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__3_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__3_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__3_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__3_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__3_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__3_n_7\,
      DI(7) => \por_timer_count[0]_i_4__3_n_0\,
      DI(6) => \por_timer_count[0]_i_5__3_n_0\,
      DI(5) => \por_timer_count[0]_i_6__3_n_0\,
      DI(4) => \por_timer_count[0]_i_7__3_n_0\,
      DI(3) => \por_timer_count[0]_i_8__3_n_0\,
      DI(2) => \por_timer_count[0]_i_9__3_n_0\,
      DI(1) => \por_timer_count[0]_i_10__3_n_0\,
      DI(0) => \por_timer_count[0]_i_11__3_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__3_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__3_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__3_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__3_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__3_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__3_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__3_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__3_n_15\,
      S(7) => \por_timer_count[0]_i_12__4_n_0\,
      S(6) => \por_timer_count[0]_i_13__3_n_0\,
      S(5) => \por_timer_count[0]_i_14__3_n_0\,
      S(4) => \por_timer_count[0]_i_15__3_n_0\,
      S(3) => \por_timer_count[0]_i_16__3_n_0\,
      S(2) => \por_timer_count[0]_i_17__3_n_0\,
      S(1) => \por_timer_count[0]_i_18__3_n_0\,
      S(0) => \por_timer_count[0]_i_19__3_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_13\,
      Q => por_timer_count_reg(10),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_12\,
      Q => por_timer_count_reg(11),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_11\,
      Q => por_timer_count_reg(12),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_10\,
      Q => por_timer_count_reg(13),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_9\,
      Q => por_timer_count_reg(14),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_8\,
      Q => por_timer_count_reg(15),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_15\,
      Q => por_timer_count_reg(16),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[16]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__3_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__3_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__3_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__3_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__3_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__3_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__3_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__3_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__3_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__3_n_0\,
      DI(5) => \por_timer_count[16]_i_3__3_n_0\,
      DI(4) => \por_timer_count[16]_i_4__3_n_0\,
      DI(3) => \por_timer_count[16]_i_5__3_n_0\,
      DI(2) => \por_timer_count[16]_i_6__3_n_0\,
      DI(1) => \por_timer_count[16]_i_7__3_n_0\,
      DI(0) => \por_timer_count[16]_i_8__3_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__3_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__3_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__3_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__3_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__3_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__3_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__3_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__3_n_15\,
      S(7) => \por_timer_count[16]_i_9__3_n_0\,
      S(6) => \por_timer_count[16]_i_10__3_n_0\,
      S(5) => \por_timer_count[16]_i_11__3_n_0\,
      S(4) => \por_timer_count[16]_i_12__3_n_0\,
      S(3) => \por_timer_count[16]_i_13__3_n_0\,
      S(2) => \por_timer_count[16]_i_14__3_n_0\,
      S(1) => \por_timer_count[16]_i_15__3_n_0\,
      S(0) => \por_timer_count[16]_i_16__3_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_14\,
      Q => por_timer_count_reg(17),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_13\,
      Q => por_timer_count_reg(18),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_12\,
      Q => por_timer_count_reg(19),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_14\,
      Q => por_timer_count_reg(1),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_11\,
      Q => por_timer_count_reg(20),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_10\,
      Q => por_timer_count_reg(21),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_9\,
      Q => por_timer_count_reg(22),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_8\,
      Q => por_timer_count_reg(23),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_13\,
      Q => por_timer_count_reg(2),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_12\,
      Q => por_timer_count_reg(3),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_11\,
      Q => por_timer_count_reg(4),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_10\,
      Q => por_timer_count_reg(5),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_9\,
      Q => por_timer_count_reg(6),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_8\,
      Q => por_timer_count_reg(7),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_15\,
      Q => por_timer_count_reg(8),
      R => \^dac0_reset_i\
    );
\por_timer_count_reg[8]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__3_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__3_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__3_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__3_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__3_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__3_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__3_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__3_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__3_n_7\,
      DI(7) => \por_timer_count[8]_i_2__3_n_0\,
      DI(6) => \por_timer_count[8]_i_3__3_n_0\,
      DI(5) => \por_timer_count[8]_i_4__3_n_0\,
      DI(4) => \por_timer_count[8]_i_5__3_n_0\,
      DI(3) => \por_timer_count[8]_i_6__3_n_0\,
      DI(2) => \por_timer_count[8]_i_7__3_n_0\,
      DI(1) => \por_timer_count[8]_i_8__3_n_0\,
      DI(0) => \por_timer_count[8]_i_9__3_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__3_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__3_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__3_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__3_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__3_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__3_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__3_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__3_n_15\,
      S(7) => \por_timer_count[8]_i_10__3_n_0\,
      S(6) => \por_timer_count[8]_i_11__3_n_0\,
      S(5) => \por_timer_count[8]_i_12__3_n_0\,
      S(4) => \por_timer_count[8]_i_13__3_n_0\,
      S(3) => \por_timer_count[8]_i_14__3_n_0\,
      S(2) => \por_timer_count[8]_i_15__3_n_0\,
      S(1) => \por_timer_count[8]_i_16__3_n_0\,
      S(0) => \por_timer_count[8]_i_17__3_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_14\,
      Q => por_timer_count_reg(9),
      R => \^dac0_reset_i\
    );
\por_timer_start_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFFFFF00800000"
    )
        port map (
      I0 => por_timer_start_i_2_n_0,
      I1 => \por_sm_state__0\(2),
      I2 => \por_sm_state__0\(0),
      I3 => \^q\(0),
      I4 => \por_sm_state__0\(3),
      I5 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__3_n_0\
    );
por_timer_start_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mem_data_dac0(21),
      I1 => mem_data_dac0(22),
      I2 => mem_data_dac0(23),
      O => por_timer_start_i_2_n_0
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__3_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^dac0_reset_i\
    );
\por_timer_start_val[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAE"
    )
        port map (
      I0 => mem_data_dac0(0),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      O => \por_timer_start_val[0]_i_1__0_n_0\
    );
\por_timer_start_val[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => \por_timer_start_val[10]_i_2__0_n_0\,
      I1 => mem_data_dac0(9),
      I2 => \por_timer_start_val[10]_i_3__0_n_0\,
      I3 => \por_timer_start_val[19]_i_3_n_0\,
      I4 => \por_timer_start_val_reg[19]_0\(6),
      O => \por_timer_start_val[10]_i_1__0_n_0\
    );
\por_timer_start_val[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBEFFFEF"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(28),
      I4 => \por_timer_start_val_reg[11]_0\(0),
      O => \por_timer_start_val[10]_i_2__0_n_0\
    );
\por_timer_start_val[10]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(0),
      I1 => mem_data_dac0(29),
      I2 => mem_data_dac0(26),
      I3 => mem_data_dac0(27),
      I4 => mem_data_dac0(28),
      O => \por_timer_start_val[10]_i_3__0_n_0\
    );
\por_timer_start_val[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC553055"
    )
        port map (
      I0 => \por_timer_start_val_reg[11]_0\(0),
      I1 => \por_timer_start_val[19]_i_3_n_0\,
      I2 => \por_timer_start_val_reg[19]_0\(7),
      I3 => \por_timer_start_val[19]_i_2_n_0\,
      I4 => mem_data_dac0(10),
      O => \por_timer_start_val[11]_i_1__0_n_0\
    );
\por_timer_start_val[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A88"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_2__0_n_0\,
      I1 => \por_timer_start_val[15]_i_3__0_n_0\,
      I2 => \por_timer_start_val[19]_i_3_n_0\,
      I3 => \por_timer_start_val_reg[19]_0\(8),
      I4 => mem_data_dac0(11),
      O => \por_timer_start_val[12]_i_1__0_n_0\
    );
\por_timer_start_val[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => mem_data_dac0(12),
      I1 => \por_timer_start_val[19]_i_2_n_0\,
      I2 => \por_timer_start_val_reg[19]_0\(9),
      I3 => \por_timer_start_val[19]_i_3_n_0\,
      O => \por_timer_start_val[13]_i_1__0_n_0\
    );
\por_timer_start_val[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => mem_data_dac0(13),
      I1 => \por_timer_start_val[19]_i_2_n_0\,
      I2 => \por_timer_start_val_reg[19]_0\(10),
      I3 => \por_timer_start_val[19]_i_3_n_0\,
      O => \por_timer_start_val[14]_i_1__0_n_0\
    );
\por_timer_start_val[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_2__0_n_0\,
      I1 => mem_data_dac0(14),
      I2 => \por_timer_start_val[15]_i_3__0_n_0\,
      I3 => \por_timer_start_val[19]_i_3_n_0\,
      I4 => \por_timer_start_val_reg[19]_0\(11),
      O => \por_timer_start_val[15]_i_1__0_n_0\
    );
\por_timer_start_val[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBFFFBF"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(27),
      I4 => \por_timer_start_val_reg[11]_0\(0),
      O => \por_timer_start_val[15]_i_2__0_n_0\
    );
\por_timer_start_val[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(26),
      I3 => \por_timer_start_val_reg[11]_0\(0),
      I4 => mem_data_dac0(29),
      O => \por_timer_start_val[15]_i_3__0_n_0\
    );
\por_timer_start_val[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => mem_data_dac0(15),
      I1 => \por_timer_start_val[19]_i_2_n_0\,
      I2 => \por_timer_start_val_reg[19]_0\(12),
      I3 => \por_timer_start_val[19]_i_3_n_0\,
      O => \por_timer_start_val[16]_i_1_n_0\
    );
\por_timer_start_val[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => mem_data_dac0(16),
      I1 => \por_timer_start_val[19]_i_2_n_0\,
      I2 => \por_timer_start_val_reg[19]_0\(13),
      I3 => \por_timer_start_val[19]_i_3_n_0\,
      O => \por_timer_start_val[17]_i_1_n_0\
    );
\por_timer_start_val[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => mem_data_dac0(17),
      I1 => \por_timer_start_val[19]_i_2_n_0\,
      I2 => \por_timer_start_val_reg[19]_0\(14),
      I3 => \por_timer_start_val[19]_i_3_n_0\,
      O => \por_timer_start_val[18]_i_1_n_0\
    );
\por_timer_start_val[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => mem_data_dac0(18),
      I1 => \por_timer_start_val[19]_i_2_n_0\,
      I2 => \por_timer_start_val_reg[19]_0\(15),
      I3 => \por_timer_start_val[19]_i_3_n_0\,
      O => \por_timer_start_val[19]_i_1_n_0\
    );
\por_timer_start_val[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEBF"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(27),
      O => \por_timer_start_val[19]_i_2_n_0\
    );
\por_timer_start_val[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \por_timer_start_val[19]_i_4_n_0\,
      I1 => mem_data_dac0(20),
      I2 => mem_data_dac0(2),
      I3 => mem_data_dac0(5),
      I4 => \por_timer_start_val[19]_i_5_n_0\,
      O => \por_timer_start_val[19]_i_3_n_0\
    );
\por_timer_start_val[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mem_data_dac0(13),
      I1 => mem_data_dac0(10),
      I2 => mem_data_dac0(3),
      I3 => mem_data_dac0(1),
      I4 => \por_timer_start_val[19]_i_6_n_0\,
      O => \por_timer_start_val[19]_i_4_n_0\
    );
\por_timer_start_val[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \por_timer_start_val[19]_i_7_n_0\,
      I1 => \por_timer_start_val[19]_i_8_n_0\,
      I2 => mem_data_dac0(19),
      I3 => mem_data_dac0(6),
      I4 => mem_data_dac0(0),
      I5 => mem_data_dac0(4),
      O => \por_timer_start_val[19]_i_5_n_0\
    );
\por_timer_start_val[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(8),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(9),
      O => \por_timer_start_val[19]_i_6_n_0\
    );
\por_timer_start_val[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mem_data_dac0(18),
      I1 => mem_data_dac0(16),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(15),
      I5 => mem_data_dac0(17),
      O => \por_timer_start_val[19]_i_7_n_0\
    );
\por_timer_start_val[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mem_data_dac0(7),
      I1 => mem_data_dac0(14),
      I2 => mem_data_dac0(11),
      I3 => mem_data_dac0(12),
      O => \por_timer_start_val[19]_i_8_n_0\
    );
\por_timer_start_val[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAE"
    )
        port map (
      I0 => mem_data_dac0(1),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      O => \por_timer_start_val[1]_i_1__0_n_0\
    );
\por_timer_start_val[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBD0000"
    )
        port map (
      I0 => mem_data_dac0(27),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(26),
      I3 => mem_data_dac0(29),
      I4 => mem_data_dac0(20),
      O => \por_timer_start_val[20]_i_1_n_0\
    );
\por_timer_start_val[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \por_timer_start_val[21]_i_3_n_0\,
      I1 => mem_data_dac0(21),
      I2 => mem_data_dac0(22),
      I3 => mem_data_dac0(23),
      I4 => \^dac0_reset_i\,
      O => \por_timer_start_val[21]_i_1_n_0\
    );
\por_timer_start_val[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AA2"
    )
        port map (
      I0 => mem_data_dac0(19),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      O => \por_timer_start_val[21]_i_2_n_0\
    );
\por_timer_start_val[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \por_sm_state__0\(2),
      I1 => \por_sm_state__0\(0),
      I2 => \por_sm_state__0\(3),
      I3 => \^q\(0),
      O => \por_timer_start_val[21]_i_3_n_0\
    );
\por_timer_start_val[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA88AAAAAABBAAA"
    )
        port map (
      I0 => mem_data_dac0(2),
      I1 => mem_data_dac0(29),
      I2 => mem_data_dac0(26),
      I3 => mem_data_dac0(28),
      I4 => mem_data_dac0(27),
      I5 => \por_timer_start_val_reg[11]_0\(0),
      O => \por_timer_start_val[2]_i_1__0_n_0\
    );
\por_timer_start_val[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AA2"
    )
        port map (
      I0 => mem_data_dac0(3),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      O => \por_timer_start_val[3]_i_1__0_n_0\
    );
\por_timer_start_val[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \por_timer_start_val[19]_i_2_n_0\,
      I1 => mem_data_dac0(4),
      I2 => \por_timer_start_val[19]_i_3_n_0\,
      I3 => \por_timer_start_val_reg[19]_0\(0),
      O => \por_timer_start_val[4]_i_1__0_n_0\
    );
\por_timer_start_val[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => \por_timer_start_val[10]_i_2__0_n_0\,
      I1 => mem_data_dac0(5),
      I2 => \por_timer_start_val[10]_i_3__0_n_0\,
      I3 => \por_timer_start_val[19]_i_3_n_0\,
      I4 => \por_timer_start_val_reg[19]_0\(1),
      O => \por_timer_start_val[5]_i_1__0_n_0\
    );
\por_timer_start_val[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => mem_data_dac0(6),
      I1 => \por_timer_start_val[19]_i_2_n_0\,
      I2 => \por_timer_start_val_reg[19]_0\(2),
      I3 => \por_timer_start_val[19]_i_3_n_0\,
      O => \por_timer_start_val[6]_i_1__0_n_0\
    );
\por_timer_start_val[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A88"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_2__0_n_0\,
      I1 => \por_timer_start_val[15]_i_3__0_n_0\,
      I2 => \por_timer_start_val[19]_i_3_n_0\,
      I3 => \por_timer_start_val_reg[19]_0\(3),
      I4 => mem_data_dac0(9),
      O => \por_timer_start_val[7]_i_1__0_n_0\
    );
\por_timer_start_val[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => mem_data_dac0(7),
      I1 => \por_timer_start_val[19]_i_2_n_0\,
      I2 => \por_timer_start_val_reg[19]_0\(4),
      I3 => \por_timer_start_val[19]_i_3_n_0\,
      O => \por_timer_start_val[8]_i_1__0_n_0\
    );
\por_timer_start_val[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => mem_data_dac0(8),
      I1 => \por_timer_start_val[19]_i_2_n_0\,
      I2 => \por_timer_start_val_reg[19]_0\(5),
      I3 => \por_timer_start_val[19]_i_3_n_0\,
      O => \por_timer_start_val[9]_i_1__0_n_0\
    );
\por_timer_start_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[0]_i_1__0_n_0\,
      Q => por_timer_start_val(0),
      R => '0'
    );
\por_timer_start_val_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[10]_i_1__0_n_0\,
      Q => por_timer_start_val(10),
      R => '0'
    );
\por_timer_start_val_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[11]_i_1__0_n_0\,
      Q => por_timer_start_val(11),
      R => '0'
    );
\por_timer_start_val_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[12]_i_1__0_n_0\,
      Q => por_timer_start_val(12),
      R => '0'
    );
\por_timer_start_val_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[13]_i_1__0_n_0\,
      Q => por_timer_start_val(13),
      R => '0'
    );
\por_timer_start_val_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[14]_i_1__0_n_0\,
      Q => por_timer_start_val(14),
      R => '0'
    );
\por_timer_start_val_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[15]_i_1__0_n_0\,
      Q => por_timer_start_val(15),
      R => '0'
    );
\por_timer_start_val_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[16]_i_1_n_0\,
      Q => por_timer_start_val(16),
      R => '0'
    );
\por_timer_start_val_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[17]_i_1_n_0\,
      Q => por_timer_start_val(17),
      R => '0'
    );
\por_timer_start_val_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[18]_i_1_n_0\,
      Q => por_timer_start_val(18),
      R => '0'
    );
\por_timer_start_val_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[19]_i_1_n_0\,
      Q => por_timer_start_val(19),
      R => '0'
    );
\por_timer_start_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[1]_i_1__0_n_0\,
      Q => por_timer_start_val(1),
      R => '0'
    );
\por_timer_start_val_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[20]_i_1_n_0\,
      Q => por_timer_start_val(20),
      R => '0'
    );
\por_timer_start_val_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[21]_i_2_n_0\,
      Q => por_timer_start_val(21),
      R => '0'
    );
\por_timer_start_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[2]_i_1__0_n_0\,
      Q => por_timer_start_val(2),
      R => '0'
    );
\por_timer_start_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[3]_i_1__0_n_0\,
      Q => por_timer_start_val(3),
      R => '0'
    );
\por_timer_start_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[4]_i_1__0_n_0\,
      Q => por_timer_start_val(4),
      R => '0'
    );
\por_timer_start_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[5]_i_1__0_n_0\,
      Q => por_timer_start_val(5),
      R => '0'
    );
\por_timer_start_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[6]_i_1__0_n_0\,
      Q => por_timer_start_val(6),
      R => '0'
    );
\por_timer_start_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[7]_i_1__0_n_0\,
      Q => por_timer_start_val(7),
      R => '0'
    );
\por_timer_start_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[8]_i_1__0_n_0\,
      Q => por_timer_start_val(8),
      R => '0'
    );
\por_timer_start_val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[9]_i_1__0_n_0\,
      Q => por_timer_start_val(9),
      R => '0'
    );
power_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => power_ok_r_reg_0,
      Q => power_ok_r,
      R => \^dac0_reset_i\
    );
powerup_state_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dest_out,
      Q => powerup_state_r,
      R => \^dac0_reset_i\
    );
\rdata[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => dac0_drprdy_por,
      I1 => \por_sm_state__0\(3),
      I2 => \por_sm_state__0\(2),
      I3 => \por_sm_state__0\(0),
      I4 => \^q\(0),
      O => \rdata[15]_i_1__3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(0),
      Q => \rdata_reg_n_0_[0]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(10),
      Q => \rdata_reg_n_0_[10]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(11),
      Q => \rdata_reg_n_0_[11]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(12),
      Q => \rdata_reg_n_0_[12]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(13),
      Q => \rdata_reg_n_0_[13]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(14),
      Q => \^rdata_reg[14]_0\(0),
      R => \^dac0_reset_i\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(15),
      Q => \rdata_reg_n_0_[15]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(1),
      Q => \rdata_reg_n_0_[1]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(2),
      Q => \rdata_reg_n_0_[2]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(3),
      Q => \rdata_reg_n_0_[3]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(4),
      Q => \rdata_reg_n_0_[4]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(5),
      Q => \rdata_reg_n_0_[5]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(6),
      Q => \rdata_reg_n_0_[6]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(7),
      Q => \rdata_reg_n_0_[7]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(8),
      Q => \rdata_reg_n_0_[8]\,
      R => \^dac0_reset_i\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata[15]_i_1__3_n_0\,
      D => D(9),
      Q => p_1_in,
      R => \^dac0_reset_i\
    );
\sm_reset_pulse_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => \^done_reg_0\,
      I1 => \^dac0_sm_reset_i_1\,
      I2 => power_ok_r_reg_0,
      I3 => sm_reset_r_1,
      O => sm_reset_pulse0_0
    );
\sm_reset_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => power_ok_r_reg_0,
      I1 => \^dac0_sm_reset_i_1\,
      I2 => \^done_reg_0\,
      O => dac0_sm_reset_i
    );
\wait_event_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBA0000"
    )
        port map (
      I0 => wait_event_reg_0,
      I1 => \wait_event_i_3__0_n_0\,
      I2 => wait_event_reg_1,
      I3 => \wait_event_i_4__0_n_0\,
      I4 => adc0_status_0_falling_edge_seen_i_2_n_0,
      I5 => \^dac0_reset_i\,
      O => \wait_event_i_1__0_n_0\
    );
\wait_event_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mem_data_dac0(22),
      I1 => mem_data_dac0(23),
      I2 => mem_data_dac0(21),
      O => \wait_event_i_3__0_n_0\
    );
\wait_event_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55040404"
    )
        port map (
      I0 => mem_data_dac0(21),
      I1 => \por_timer_count[0]_i_3__3_n_0\,
      I2 => \wait_event_i_5__0_n_0\,
      I3 => mem_data_dac0(23),
      I4 => \wait_event_i_6__0_n_0\,
      O => \wait_event_i_4__0_n_0\
    );
\wait_event_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(0),
      I3 => mem_data_dac0(22),
      O => \wait_event_i_5__0_n_0\
    );
\wait_event_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000101FFFFFFFF"
    )
        port map (
      I0 => \wait_event_i_7__0_n_0\,
      I1 => bg_cal_en_reg_n_0,
      I2 => fg_cal_en_reg_n_0,
      I3 => adc2_status_0_falling_edge_seen_reg_n_0,
      I4 => \cal_enables_reg_n_0_[2]\,
      I5 => mem_data_dac0(22),
      O => \wait_event_i_6__0_n_0\
    );
\wait_event_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \cal_enables_reg_n_0_[0]\,
      I1 => adc0_status_0_falling_edge_seen_reg_n_0,
      I2 => p_0_in,
      I3 => adc3_status_0_falling_edge_seen_reg_n_0,
      I4 => adc1_status_0_falling_edge_seen_reg_n_0,
      I5 => \cal_enables_reg_n_0_[1]\,
      O => \wait_event_i_7__0_n_0\
    );
wait_event_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \wait_event_i_1__0_n_0\,
      Q => wait_event_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq is
  port (
    dac0_cmn_irq_en_reg : out STD_LOGIC;
    dac0_powerup_state_irq : out STD_LOGIC;
    axi_read_req_r : out STD_LOGIC;
    read_ack_tog : out STD_LOGIC;
    axi_read_req_tog : out STD_LOGIC;
    read_ack_tog_r : out STD_LOGIC;
    read_ack_tog_reg : out STD_LOGIC;
    read_ack_tog_r_reg : out STD_LOGIC;
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : out STD_LOGIC;
    read_ack_tog_r_reg_1 : out STD_LOGIC;
    read_ack_tog_reg_2 : out STD_LOGIC;
    read_ack_tog_r_reg_2 : out STD_LOGIC;
    read_ack_tog_reg_3 : out STD_LOGIC;
    read_ack_tog_r_reg_3 : out STD_LOGIC;
    adc0_powerup_state_irq : out STD_LOGIC;
    dac0_cmn_irq_en : in STD_LOGIC;
    read_ack_tog_reg_4 : in STD_LOGIC;
    axi_read_req_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_r_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_r_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_r_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_r_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_powerup_state_interrupt : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    adc0_powerup_state_out_reg_0 : in STD_LOGIC;
    dac0_powerup_state_out_reg_0 : in STD_LOGIC;
    dac0_powerup_state_out_reg_1 : in STD_LOGIC;
    dac0_powerup_state_out_reg_2 : in STD_LOGIC;
    axi_read_req_tog_reg : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC;
    axi_read_req_tog_reg_2 : in STD_LOGIC;
    axi_read_req_tog_reg_3 : in STD_LOGIC;
    axi_read_req_tog_reg_4 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq is
  signal \^adc0_powerup_state_irq\ : STD_LOGIC;
  signal \^dac0_powerup_state_irq\ : STD_LOGIC;
  signal i_adc0_powerup_state_ack_n_4 : STD_LOGIC;
  signal i_dac0_powerup_state_ack_n_2 : STD_LOGIC;
begin
  adc0_powerup_state_irq <= \^adc0_powerup_state_irq\;
  dac0_powerup_state_irq <= \^dac0_powerup_state_irq\;
adc0_powerup_state_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc0_powerup_state_ack_n_4,
      Q => \^adc0_powerup_state_irq\,
      R => '0'
    );
dac0_powerup_state_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_dac0_powerup_state_ack_n_2,
      Q => \^dac0_powerup_state_irq\,
      R => '0'
    );
i_adc0_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_8
     port map (
      adc0_powerup_state_interrupt => adc0_powerup_state_interrupt,
      adc0_powerup_state_irq => \^adc0_powerup_state_irq\,
      adc0_powerup_state_out_reg => i_adc0_powerup_state_ack_n_4,
      adc0_powerup_state_out_reg_0 => adc0_powerup_state_out_reg_0,
      axi_read_req_r => axi_read_req_r,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg(0),
      axi_read_req_tog => axi_read_req_tog,
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg_4,
      read_ack_tog => read_ack_tog,
      read_ack_tog_r => read_ack_tog_r,
      read_ack_tog_reg_0 => read_ack_tog_reg_4,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc1_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_9
     port map (
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_0(0),
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg_2,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_0,
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg,
      read_ack_tog_reg_0 => read_ack_tog_reg,
      read_ack_tog_reg_1 => read_ack_tog_reg_4,
      s_axi_aclk => s_axi_aclk
    );
i_adc2_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_10
     port map (
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_1(0),
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg_1,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_0,
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg_0,
      read_ack_tog_reg_0 => read_ack_tog_reg_0,
      read_ack_tog_reg_1 => read_ack_tog_reg_4,
      s_axi_aclk => s_axi_aclk
    );
i_adc3_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_11
     port map (
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_2(0),
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_0,
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg_1,
      read_ack_tog_reg_0 => read_ack_tog_reg_1,
      read_ack_tog_reg_1 => read_ack_tog_reg_4,
      s_axi_aclk => s_axi_aclk
    );
i_dac0_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_12
     port map (
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_3(0),
      dac0_powerup_state_irq => \^dac0_powerup_state_irq\,
      dac0_powerup_state_out_reg => i_dac0_powerup_state_ack_n_2,
      dac0_powerup_state_out_reg_0 => dac0_powerup_state_out_reg_0,
      dac0_powerup_state_out_reg_1 => dac0_powerup_state_out_reg_1,
      dac0_powerup_state_out_reg_2 => dac0_powerup_state_out_reg_2,
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg_2,
      read_ack_tog_reg_0 => read_ack_tog_reg_2,
      read_ack_tog_reg_1 => read_ack_tog_reg_4,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_dac1_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_13
     port map (
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_4(0),
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg_3,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_0,
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg_3,
      read_ack_tog_reg_0 => read_ack_tog_reg_3,
      read_ack_tog_reg_1 => read_ack_tog_reg_4,
      s_axi_aclk => s_axi_aclk
    );
irq_INST_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac0_cmn_irq_en,
      I1 => \^dac0_powerup_state_irq\,
      O => dac0_cmn_irq_en_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_slave_attachment is
  port (
    \DATA_PHASE_WDT.data_timeout_reg_0\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ : out STD_LOGIC;
    dac1_drp_we : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[16]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ : out STD_LOGIC;
    adc3_drp_we : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[14]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[16]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_3\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[14]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_3\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC;
    adc2_drp_we : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_4\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_5\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_6\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_7\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_8\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_9\ : out STD_LOGIC;
    \adc0_sample_rate_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus2ip_addr_reg_reg[11]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[11]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_6\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[16]_8\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[14]_6\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[11]_2\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_7\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_8\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_9\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[15]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    master_reset_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[16]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[13]_0\ : out STD_LOGIC;
    axi_timeout_r20 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_r_reg : out STD_LOGIC;
    axi_read_req_r_reg_0 : out STD_LOGIC;
    bank13_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc2_reset : out STD_LOGIC;
    adc2_restart : out STD_LOGIC;
    bank11_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc1_reset : out STD_LOGIC;
    adc1_restart : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bank15_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank9_write : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bank3_write : out STD_LOGIC_VECTOR ( 10 downto 0 );
    bank1_write : out STD_LOGIC_VECTOR ( 10 downto 0 );
    bank0_write : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[14]_10\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    adc3_restart : out STD_LOGIC;
    adc0_restart : out STD_LOGIC;
    dac1_restart : out STD_LOGIC;
    dac0_restart : out STD_LOGIC;
    master_reset : out STD_LOGIC;
    adc3_reset : out STD_LOGIC;
    adc0_reset : out STD_LOGIC;
    dac1_reset : out STD_LOGIC;
    dac0_reset : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_rvalid_reg_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_axi_rdata_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drp_RdAck_r : in STD_LOGIC;
    axi_RdAck : in STD_LOGIC;
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]_4\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC;
    access_type_reg : in STD_LOGIC;
    dac0_drp_rdy : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_5\ : in STD_LOGIC;
    access_type_reg_0 : in STD_LOGIC;
    user_drp_drdy : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_3\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_5\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]_6\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_6\ : in STD_LOGIC;
    adc0_drp_rdy : in STD_LOGIC;
    access_type_reg_1 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]_7\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_7\ : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    \FSM_sequential_access_cs[2]_i_7\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_8\ : in STD_LOGIC;
    access_type_reg_3 : in STD_LOGIC;
    s_axi_wready_reg_i_2 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_9\ : in STD_LOGIC;
    access_type_reg_4 : in STD_LOGIC;
    s_axi_wready_reg_i_2_0 : in STD_LOGIC;
    \IP2Bus_Data[2]_i_3\ : in STD_LOGIC;
    adc32_irq_en : in STD_LOGIC;
    adc33_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_5\ : in STD_LOGIC;
    \adc3_sim_level_reg[0]\ : in STD_LOGIC;
    axi_RdAck_r_reg : in STD_LOGIC;
    axi_read_req_r_reg_1 : in STD_LOGIC;
    adc30_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_13\ : in STD_LOGIC;
    adc31_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_15_0\ : in STD_LOGIC;
    adc2_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_cmn_irq_en : in STD_LOGIC;
    adc3_cmn_irq_en_reg : in STD_LOGIC;
    \IP2Bus_Data[15]_i_24\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc30_overvol_irq : in STD_LOGIC;
    \adc3_slice0_irq_en_reg[2]\ : in STD_LOGIC;
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc3_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[11]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_read_req_r_reg_2 : in STD_LOGIC;
    adc1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[11]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc20_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_18_0\ : in STD_LOGIC;
    adc21_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_14\ : in STD_LOGIC;
    adc23_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_16\ : in STD_LOGIC;
    adc22_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_25\ : in STD_LOGIC;
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_19\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_16\ : in STD_LOGIC;
    adc1_cmn_irq_en : in STD_LOGIC;
    adc11_irq_en : in STD_LOGIC;
    adc10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_29\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_40\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_40_0\ : in STD_LOGIC;
    adc12_irq_en : in STD_LOGIC;
    adc13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_16_0\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_5_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc00_overvol_irq : in STD_LOGIC;
    adc0_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[7]_i_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dac1_do_mon : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \IP2Bus_Data[9]_i_5\ : in STD_LOGIC;
    \IP2Bus_Data[10]_i_5\ : in STD_LOGIC;
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \adc3_slice1_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[3]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dac12_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_21\ : in STD_LOGIC;
    \IP2Bus_Data_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_24\ : in STD_LOGIC;
    dac10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_20\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac11_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_9_0\ : in STD_LOGIC;
    dac1_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[11]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dac1_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[31]_i_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_read_req_r_reg_3 : in STD_LOGIC;
    axi_read_req_r_reg_4 : in STD_LOGIC;
    \IP2Bus_Data[16]_i_16\ : in STD_LOGIC;
    \IP2Bus_Data[12]_i_25\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac00_irq_en : in STD_LOGIC;
    dac01_irq_en : in STD_LOGIC;
    dac02_irq_en : in STD_LOGIC;
    \IP2Bus_Data[11]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dac0_cmn_irq_en : in STD_LOGIC;
    dac03_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_22\ : in STD_LOGIC;
    \IP2Bus_Data[7]_i_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[1]_i_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_10_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_22\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_57\ : in STD_LOGIC;
    dac0_powerup_state_irq : in STD_LOGIC;
    irq_enables : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \IP2Bus_Data[31]_i_3_3\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_2\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_2\ : in STD_LOGIC;
    \IP2Bus_Data_reg[5]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[6]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[7]\ : in STD_LOGIC;
    axi_timeout_en_reg : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_7\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_7_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \adc3_multi_band_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_12\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[31]_i_7_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_7_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    adc2_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_59\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[2]_i_16_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[2]_i_19_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[2]_i_28\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_9\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc3_cmn_en_reg[0]\ : in STD_LOGIC;
    \adc3_fifo_disable_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_48\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[2]_i_49\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac0_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_29\ : in STD_LOGIC;
    \IP2Bus_Data[9]_i_30\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_29_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_23\ : in STD_LOGIC;
    adc3_restart_reg : in STD_LOGIC;
    \adc3_start_stage_reg[0]\ : in STD_LOGIC;
    adc3_reset_reg : in STD_LOGIC;
    \IP2Bus_Data[0]_i_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[3]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_4\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_4_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_10\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_28\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_11\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_32\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_data_adc0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_16\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_21\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_21_0\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_21_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[3]_i_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_23_0\ : in STD_LOGIC;
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_63\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_overvol_irq : in STD_LOGIC;
    axi_read_req_r_reg_5 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_48\ : in STD_LOGIC;
    adc20_overvol_irq : in STD_LOGIC;
    adc10_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_26\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc01_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[15]_i_5_2\ : in STD_LOGIC;
    dac10_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_29_1\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_43\ : in STD_LOGIC;
    axi_read_req_r_reg_6 : in STD_LOGIC;
    axi_read_req_r_reg_7 : in STD_LOGIC;
    adc3_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_25\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[1]_i_15_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_22_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc3_slice2_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_39\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc1_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_27\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[1]_i_29\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_29_0\ : in STD_LOGIC;
    adc00_disable_cal_freeze_input : in STD_LOGIC;
    \IP2Bus_Data[4]_i_18\ : in STD_LOGIC;
    axi_read_req_r_reg_8 : in STD_LOGIC;
    \IP2Bus_Data[12]_i_25_0\ : in STD_LOGIC;
    adc00_disable_cal_freeze_input_reg : in STD_LOGIC;
    \IP2Bus_Data[12]_i_25_1\ : in STD_LOGIC;
    dac1_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_12\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[0]_i_28_0\ : in STD_LOGIC;
    \IP2Bus_Data[11]_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_32_0\ : in STD_LOGIC;
    axi_read_req_r_reg_9 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_16_0\ : in STD_LOGIC;
    adc0_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_23_0\ : in STD_LOGIC;
    \dac1_end_stage_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_28\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_25_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_overvol_irq : in STD_LOGIC;
    adc33_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \adc3_slice3_irq_en_reg[2]\ : in STD_LOGIC;
    axi_read_req_r_reg_10 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_59_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_overvol_irq : in STD_LOGIC;
    adc13_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_27_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc03_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_11_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_30\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_45\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_12_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac03_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc23_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac00_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_24_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[14]_i_34\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_60\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc21_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_60_0\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_39\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_39\ : in STD_LOGIC;
    adc21_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_40\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_44\ : in STD_LOGIC;
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_26_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_46\ : in STD_LOGIC;
    adc11_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_26_1\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_43\ : in STD_LOGIC;
    dac12_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac01_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc31_overvol_irq : in STD_LOGIC;
    adc01_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac11_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_11_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    signal_lost : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[1]_i_43\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[0]_i_6\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_6_0\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_3\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_5\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_18\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_timeout_r : in STD_LOGIC;
    \IP2Bus_Data[31]_i_28_0\ : in STD_LOGIC;
    axi_read_req_r : in STD_LOGIC;
    axi_read_req_tog : in STD_LOGIC;
    \IP2Bus_Data[0]_i_17\ : in STD_LOGIC;
    adc00_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_14\ : in STD_LOGIC;
    adc01_irq_en : in STD_LOGIC;
    adc0_powerup_state_irq : in STD_LOGIC;
    adc0_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_10\ : in STD_LOGIC;
    adc03_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_10\ : in STD_LOGIC;
    adc02_irq_en : in STD_LOGIC;
    axi_read_req_r_0 : in STD_LOGIC;
    axi_read_req_tog_reg : in STD_LOGIC;
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_overvol_irq : in STD_LOGIC;
    \adc3_sample_rate_reg[0]\ : in STD_LOGIC;
    \adc3_ref_clk_freq_reg[0]\ : in STD_LOGIC;
    axi_read_req_r_reg_11 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_33\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_42\ : in STD_LOGIC;
    s_axi_wready_reg_i_2_1 : in STD_LOGIC;
    s_axi_wready_reg_i_2_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_slave_attachment;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_slave_attachment is
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 17 downto 13 );
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_0\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_3\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_5\ : STD_LOGIC;
  signal \^data_phase_wdt.data_timeout_reg_0\ : STD_LOGIC;
  signal \FSM_sequential_access_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_access_cs[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_access_cs[2]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_8_n_0\ : STD_LOGIC;
  signal IP2Bus_RdAck : STD_LOGIC;
  signal I_DECODER_n_0 : STD_LOGIC;
  signal I_DECODER_n_1 : STD_LOGIC;
  signal I_DECODER_n_3 : STD_LOGIC;
  signal I_DECODER_n_4 : STD_LOGIC;
  signal I_DECODER_n_6 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal access_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal access_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_avalid : STD_LOGIC;
  signal axi_avalid_reg : STD_LOGIC;
  signal \axi_read_req_r_i_2__0_n_0\ : STD_LOGIC;
  signal \axi_read_req_r_i_2__7_n_0\ : STD_LOGIC;
  signal \axi_read_req_r_i_2__8_n_0\ : STD_LOGIC;
  signal axi_read_req_r_i_3_n_0 : STD_LOGIC;
  signal axi_read_req_tog_i_3_n_0 : STD_LOGIC;
  signal bus2ip_addr_i : STD_LOGIC_VECTOR ( 17 downto 2 );
  signal \bus2ip_addr_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i : STD_LOGIC;
  signal bus2ip_rnw_reg_reg_n_0 : STD_LOGIC;
  signal counter_en_reg : STD_LOGIC;
  signal cs_ce_ld_enable_i : STD_LOGIC;
  signal dac0_irq_en_i_3_n_0 : STD_LOGIC;
  signal s_axi_arready_i : STD_LOGIC;
  signal s_axi_arready_reg_i_2_n_0 : STD_LOGIC;
  signal s_axi_awready_i : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_reg_i_1_n_0 : STD_LOGIC;
  signal s_axi_rdata_i : STD_LOGIC;
  signal s_axi_rdata_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_axi_rvalid_reg_i_1_n_0 : STD_LOGIC;
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
  signal s_axi_wready_i : STD_LOGIC;
  signal timeout_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1__4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[2]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[2]_i_6\ : label is "soft_lutpair159";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[0]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[1]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[2]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_12\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_6\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_37\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_12\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_13\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_6\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_18\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_33\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_32\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \IP2Bus_Data[22]_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_6\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_25\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_26\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_6\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_13\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_25\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \IP2Bus_Data[8]_i_13\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__7\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__8\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of axi_read_req_tog_i_3 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \bus2ip_addr_reg[17]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of dac0_irq_en_i_3 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of s_axi_bvalid_reg_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[10]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[11]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[12]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[13]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[14]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[15]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[16]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[17]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[18]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[19]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[20]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[21]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[22]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[23]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[24]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[25]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[26]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[27]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[28]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[29]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[30]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[31]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[6]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[7]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[8]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[9]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of s_axi_rvalid_reg_i_1 : label is "soft_lutpair161";
begin
  \DATA_PHASE_WDT.data_timeout_reg_0\ <= \^data_phase_wdt.data_timeout_reg_0\;
  Q(10 downto 0) <= \^q\(10 downto 0);
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
\DATA_PHASE_WDT.I_DPTO_COUNTER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_counter_f
     port map (
      \FSM_sequential_access_cs_reg[1]\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\,
      \FSM_sequential_access_cs_reg[1]_0\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_3\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ => \^data_phase_wdt.data_timeout_reg_0\,
      IP2Bus_RdAck => IP2Bus_RdAck,
      Q(2 downto 0) => access_cs(2 downto 0),
      axi_RdAck => axi_RdAck,
      \bus2ip_addr_reg_reg[16]\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_5\,
      counter_en_reg => counter_en_reg,
      cs_ce_ld_enable_i => cs_ce_ld_enable_i,
      drp_RdAck_r => drp_RdAck_r,
      icount_out0_carry_0 => I_DECODER_n_3,
      \icount_out_reg[11]_0\ => I_DECODER_n_0,
      \icount_out_reg[12]_0\ => I_DECODER_n_1,
      s_axi_aclk => s_axi_aclk,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_0 => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_0\,
      s_axi_wready_reg_i_2(4 downto 0) => Bus2IP_Addr(17 downto 13),
      s_axi_wvalid => s_axi_wvalid,
      timeout_i => timeout_i
    );
\DATA_PHASE_WDT.data_timeout_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => timeout_i,
      Q => \^data_phase_wdt.data_timeout_reg_0\,
      R => s_axi_rvalid_reg_reg_0
    );
\FSM_onehot_state[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => s_axi_aresetn,
      O => SR(0)
    );
\FSM_sequential_access_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F0E"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => access_cs(1),
      I3 => access_cs(2),
      I4 => access_cs(0),
      O => access_ns(0)
    );
\FSM_sequential_access_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0002"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      I4 => access_cs(0),
      O => access_ns(1)
    );
\FSM_sequential_access_cs[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => access_cs(2),
      I1 => access_cs(0),
      I2 => access_cs(1),
      O => access_ns(2)
    );
\FSM_sequential_access_cs[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => access_cs(2),
      I1 => s_axi_bready,
      I2 => access_cs(1),
      O => \FSM_sequential_access_cs[2]_i_4_n_0\
    );
\FSM_sequential_access_cs[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000F0AACCCC"
    )
        port map (
      I0 => IP2Bus_RdAck,
      I1 => s_axi_rready,
      I2 => s_axi_wvalid,
      I3 => access_cs(1),
      I4 => access_cs(0),
      I5 => access_cs(2),
      O => \FSM_sequential_access_cs[2]_i_5_n_0\
    );
\FSM_sequential_access_cs[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => access_cs(1),
      I1 => access_cs(0),
      I2 => access_cs(2),
      O => \FSM_sequential_access_cs[2]_i_6_n_0\
    );
\FSM_sequential_access_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_4,
      D => access_ns(0),
      Q => access_cs(0),
      R => s_axi_rvalid_reg_reg_0
    );
\FSM_sequential_access_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_4,
      D => access_ns(1),
      Q => access_cs(1),
      R => s_axi_rvalid_reg_reg_0
    );
\FSM_sequential_access_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_4,
      D => access_ns(2),
      Q => access_cs(2),
      R => s_axi_rvalid_reg_reg_0
    );
\IP2Bus_Data[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(17),
      I5 => \IP2Bus_Data[11]_i_5\(2),
      O => \IP2Bus_Data[10]_i_11_n_0\
    );
\IP2Bus_Data[11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(15),
      I2 => Bus2IP_Addr(14),
      I3 => Bus2IP_Addr(16),
      I4 => Bus2IP_Addr(17),
      O => \IP2Bus_Data[11]_i_12_n_0\
    );
\IP2Bus_Data[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(17),
      O => \IP2Bus_Data[11]_i_6_n_0\
    );
\IP2Bus_Data[12]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000004"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(15),
      I4 => Bus2IP_Addr(14),
      O => \IP2Bus_Data[12]_i_37_n_0\
    );
\IP2Bus_Data[13]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[13]_i_12_n_0\
    );
\IP2Bus_Data[13]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[13]_i_13_n_0\
    );
\IP2Bus_Data[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBEA"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(17),
      O => \IP2Bus_Data[13]_i_6_n_0\
    );
\IP2Bus_Data[14]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(15),
      I4 => Bus2IP_Addr(14),
      O => \IP2Bus_Data[14]_i_18_n_0\
    );
\IP2Bus_Data[14]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFDFFF"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(15),
      I4 => Bus2IP_Addr(14),
      O => \IP2Bus_Data[14]_i_33_n_0\
    );
\IP2Bus_Data[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Bus2IP_Addr(17),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(14),
      I4 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[15]_i_3_n_0\
    );
\IP2Bus_Data[15]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => Bus2IP_Addr(17),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(14),
      I4 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[15]_i_32_n_0\
    );
\IP2Bus_Data[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE7F7"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(17),
      O => \IP2Bus_Data[22]_i_3_n_0\
    );
\IP2Bus_Data[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000310"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(14),
      I4 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[30]_i_3_n_0\
    );
\IP2Bus_Data[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => Bus2IP_Addr(17),
      I1 => Bus2IP_Addr(16),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(14),
      O => \IP2Bus_Data[30]_i_6_n_0\
    );
\IP2Bus_Data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0101BCBD"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(17),
      O => \bus2ip_addr_reg_reg[16]_10\(0)
    );
\IP2Bus_Data[31]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(15),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[31]_i_25_n_0\
    );
\IP2Bus_Data[31]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(15),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[31]_i_26_n_0\
    );
\IP2Bus_Data[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(15),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[31]_i_6_n_0\
    );
\IP2Bus_Data[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(15),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[3]_i_13_n_0\
    );
\IP2Bus_Data[3]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(14),
      I4 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[3]_i_25_n_0\
    );
\IP2Bus_Data[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFCFFF"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(15),
      I4 => Bus2IP_Addr(14),
      O => \IP2Bus_Data[3]_i_4_n_0\
    );
\IP2Bus_Data[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAAAAA8AAAA"
    )
        port map (
      I0 => adc3_do_mon(4),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(16),
      I4 => Bus2IP_Addr(17),
      I5 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[4]_i_12_n_0\
    );
\IP2Bus_Data[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[8]_i_13_n_0\
    );
\IP2Bus_Data[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(17),
      I5 => \IP2Bus_Data[11]_i_5\(1),
      O => \IP2Bus_Data[9]_i_8_n_0\
    );
I_DECODER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_address_decoder
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => I_DECODER_n_4,
      \FSM_onehot_state_reg[0]\(1 downto 0) => \FSM_onehot_state_reg[0]\(1 downto 0),
      \FSM_onehot_state_reg[0]_0\(1 downto 0) => \FSM_onehot_state_reg[0]_0\(1 downto 0),
      \FSM_onehot_state_reg[0]_1\(1 downto 0) => \FSM_onehot_state_reg[0]_1\(1 downto 0),
      \FSM_onehot_state_reg[0]_2\(1 downto 0) => \FSM_onehot_state_reg[0]_2\(1 downto 0),
      \FSM_onehot_state_reg[0]_3\(1 downto 0) => \FSM_onehot_state_reg[0]_3\(1 downto 0),
      \FSM_onehot_state_reg[0]_4\ => \FSM_onehot_state_reg[0]_4\,
      \FSM_onehot_state_reg[0]_5\ => \FSM_onehot_state_reg[0]_5\,
      \FSM_onehot_state_reg[0]_6\ => \FSM_onehot_state_reg[0]_6\,
      \FSM_onehot_state_reg[0]_7\ => \FSM_onehot_state_reg[0]_7\,
      \FSM_onehot_state_reg[0]_8\ => \FSM_onehot_state_reg[0]_8\,
      \FSM_onehot_state_reg[0]_9\ => \FSM_onehot_state_reg[0]_9\,
      \FSM_onehot_state_reg[1]\(1 downto 0) => \FSM_onehot_state_reg[1]\(1 downto 0),
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]_0\,
      \FSM_onehot_state_reg[1]_1\ => \FSM_onehot_state_reg[1]_1\,
      \FSM_onehot_state_reg[1]_2\(1 downto 0) => \FSM_onehot_state_reg[1]_2\(1 downto 0),
      \FSM_onehot_state_reg[1]_3\ => \FSM_onehot_state_reg[1]_3\,
      \FSM_onehot_state_reg[1]_4\(1 downto 0) => \FSM_onehot_state_reg[1]_4\(1 downto 0),
      \FSM_onehot_state_reg[1]_5\ => \FSM_onehot_state_reg[1]_5\,
      \FSM_onehot_state_reg[1]_6\ => \FSM_onehot_state_reg[1]_6\,
      \FSM_onehot_state_reg[1]_7\ => \FSM_onehot_state_reg[1]_7\,
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]\,
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_0\,
      \FSM_onehot_state_reg[3]_1\ => \FSM_onehot_state_reg[3]_1\,
      \FSM_onehot_state_reg[4]\ => \FSM_onehot_state_reg[4]\,
      \FSM_onehot_state_reg[4]_0\ => \FSM_onehot_state_reg[4]_0\,
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_1\,
      \FSM_onehot_state_reg[4]_2\ => \FSM_onehot_state_reg[4]_2\,
      \FSM_onehot_state_reg[4]_3\(1 downto 0) => \FSM_onehot_state_reg[4]_3\(1 downto 0),
      \FSM_onehot_state_reg[4]_4\ => \FSM_onehot_state_reg[4]_4\,
      \FSM_onehot_state_reg[4]_5\ => \FSM_onehot_state_reg[4]_5\,
      \FSM_onehot_state_reg[4]_6\ => \FSM_onehot_state_reg[4]_6\,
      \FSM_onehot_state_reg[4]_7\ => \FSM_onehot_state_reg[4]_7\,
      \FSM_onehot_state_reg[4]_8\ => \FSM_onehot_state_reg[4]_8\,
      \FSM_onehot_state_reg[4]_9\ => \FSM_onehot_state_reg[4]_9\,
      \FSM_sequential_access_cs[2]_i_7_0\ => \FSM_sequential_access_cs[2]_i_7\,
      \FSM_sequential_access_cs_reg[0]\ => I_DECODER_n_1,
      \FSM_sequential_access_cs_reg[0]_0\ => I_DECODER_n_3,
      \FSM_sequential_access_cs_reg[0]_1\ => \FSM_sequential_access_cs[2]_i_4_n_0\,
      \FSM_sequential_access_cs_reg[0]_2\ => \FSM_sequential_access_cs[2]_i_5_n_0\,
      \FSM_sequential_access_cs_reg[0]_3\ => \FSM_sequential_access_cs[2]_i_6_n_0\,
      \FSM_sequential_access_cs_reg[1]\ => I_DECODER_n_6,
      \FSM_sequential_fsm_cs_reg[1]\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[1]_0\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]_0\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[2]\(3 downto 0) => \FSM_sequential_fsm_cs_reg[2]\(3 downto 0),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5\(1 downto 0) => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\(1 downto 0),
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_3\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3\ => bus2ip_rnw_reg_reg_n_0,
      \IP2Bus_Data[0]_i_10_0\ => \IP2Bus_Data[0]_i_10\,
      \IP2Bus_Data[0]_i_11_0\ => \IP2Bus_Data[0]_i_11\,
      \IP2Bus_Data[0]_i_13_0\ => \IP2Bus_Data[0]_i_13\,
      \IP2Bus_Data[0]_i_14_0\(1 downto 0) => \IP2Bus_Data[0]_i_14\(1 downto 0),
      \IP2Bus_Data[0]_i_16_0\ => \IP2Bus_Data[0]_i_16\,
      \IP2Bus_Data[0]_i_16_1\ => \IP2Bus_Data[0]_i_16_0\,
      \IP2Bus_Data[0]_i_17_0\ => \IP2Bus_Data[0]_i_17\,
      \IP2Bus_Data[0]_i_18_0\ => \IP2Bus_Data[0]_i_18\,
      \IP2Bus_Data[0]_i_20_0\ => \IP2Bus_Data[0]_i_20\,
      \IP2Bus_Data[0]_i_21_0\ => \IP2Bus_Data[0]_i_21\,
      \IP2Bus_Data[0]_i_21_1\ => \IP2Bus_Data[0]_i_21_0\,
      \IP2Bus_Data[0]_i_22_0\ => \IP2Bus_Data[0]_i_22\,
      \IP2Bus_Data[0]_i_23_0\ => \IP2Bus_Data[0]_i_23\,
      \IP2Bus_Data[0]_i_23_1\ => \IP2Bus_Data[0]_i_23_0\,
      \IP2Bus_Data[0]_i_25_0\ => \IP2Bus_Data[0]_i_25\,
      \IP2Bus_Data[0]_i_28_0\(1 downto 0) => \IP2Bus_Data[0]_i_28\(1 downto 0),
      \IP2Bus_Data[0]_i_28_1\ => \IP2Bus_Data[0]_i_28_0\,
      \IP2Bus_Data[0]_i_29_0\ => \IP2Bus_Data[0]_i_29\,
      \IP2Bus_Data[0]_i_2_0\ => \IP2Bus_Data[0]_i_2\,
      \IP2Bus_Data[0]_i_32_0\(1 downto 0) => \IP2Bus_Data[0]_i_32\(1 downto 0),
      \IP2Bus_Data[0]_i_32_1\ => \IP2Bus_Data[0]_i_32_0\,
      \IP2Bus_Data[0]_i_4_0\ => \IP2Bus_Data[0]_i_4\,
      \IP2Bus_Data[0]_i_4_1\ => \IP2Bus_Data[0]_i_4_0\,
      \IP2Bus_Data[0]_i_6_0\ => \IP2Bus_Data[15]_i_32_n_0\,
      \IP2Bus_Data[0]_i_6_1\ => \IP2Bus_Data[0]_i_6\,
      \IP2Bus_Data[0]_i_6_2\ => \IP2Bus_Data[0]_i_6_0\,
      \IP2Bus_Data[10]_i_5_0\ => \IP2Bus_Data[10]_i_5\,
      \IP2Bus_Data[11]_i_14_0\(3 downto 0) => \IP2Bus_Data[11]_i_14\(3 downto 0),
      \IP2Bus_Data[11]_i_3_0\(3 downto 0) => \IP2Bus_Data[11]_i_3\(3 downto 0),
      \IP2Bus_Data[11]_i_4_0\(3 downto 0) => \IP2Bus_Data[11]_i_4\(3 downto 0),
      \IP2Bus_Data[11]_i_5_0\(1) => \IP2Bus_Data[11]_i_5\(3),
      \IP2Bus_Data[11]_i_5_0\(0) => \IP2Bus_Data[11]_i_5\(0),
      \IP2Bus_Data[11]_i_5_1\(3 downto 0) => \IP2Bus_Data[11]_i_5_0\(3 downto 0),
      \IP2Bus_Data[12]_i_25_0\ => \IP2Bus_Data[12]_i_25\,
      \IP2Bus_Data[12]_i_25_1\ => \IP2Bus_Data[12]_i_25_0\,
      \IP2Bus_Data[12]_i_25_2\ => \IP2Bus_Data[12]_i_25_1\,
      \IP2Bus_Data[13]_i_17_0\ => \IP2Bus_Data[12]_i_37_n_0\,
      \IP2Bus_Data[14]_i_34_0\ => \IP2Bus_Data[14]_i_34\,
      \IP2Bus_Data[14]_i_39_0\ => \IP2Bus_Data[14]_i_39\,
      \IP2Bus_Data[14]_i_43_0\ => \IP2Bus_Data[14]_i_43\,
      \IP2Bus_Data[14]_i_5_0\ => \IP2Bus_Data[14]_i_33_n_0\,
      \IP2Bus_Data[15]_i_11_0\(1 downto 0) => \IP2Bus_Data[15]_i_11\(1 downto 0),
      \IP2Bus_Data[15]_i_11_1\(1 downto 0) => \IP2Bus_Data[15]_i_11_0\(1 downto 0),
      \IP2Bus_Data[15]_i_11_2\(1 downto 0) => \IP2Bus_Data[15]_i_11_1\(1 downto 0),
      \IP2Bus_Data[15]_i_12_0\(15 downto 0) => \IP2Bus_Data[15]_i_12\(15 downto 0),
      \IP2Bus_Data[15]_i_12_1\(1 downto 0) => \IP2Bus_Data[15]_i_12_0\(1 downto 0),
      \IP2Bus_Data[15]_i_13_0\(1 downto 0) => \IP2Bus_Data[15]_i_13\(1 downto 0),
      \IP2Bus_Data[15]_i_17_0\(3 downto 0) => \IP2Bus_Data[15]_i_17\(3 downto 0),
      \IP2Bus_Data[15]_i_21_0\(3 downto 0) => \IP2Bus_Data[15]_i_21\(3 downto 0),
      \IP2Bus_Data[15]_i_22_0\(3 downto 0) => \IP2Bus_Data[15]_i_22\(3 downto 0),
      \IP2Bus_Data[15]_i_22_1\(3 downto 0) => \IP2Bus_Data[15]_i_22_0\(3 downto 0),
      \IP2Bus_Data[15]_i_24_0\(3 downto 0) => \IP2Bus_Data[15]_i_24\(3 downto 0),
      \IP2Bus_Data[15]_i_24_1\(3 downto 0) => \IP2Bus_Data[15]_i_24_0\(3 downto 0),
      \IP2Bus_Data[15]_i_25_0\(15 downto 0) => \IP2Bus_Data[15]_i_25\(15 downto 0),
      \IP2Bus_Data[15]_i_25_1\(3 downto 0) => \IP2Bus_Data[15]_i_25_0\(3 downto 0),
      \IP2Bus_Data[15]_i_26_0\(2 downto 0) => \IP2Bus_Data[15]_i_26\(2 downto 0),
      \IP2Bus_Data[15]_i_26_1\(3 downto 0) => \IP2Bus_Data[15]_i_26_0\(3 downto 0),
      \IP2Bus_Data[15]_i_26_2\ => \IP2Bus_Data[15]_i_26_1\,
      \IP2Bus_Data[15]_i_27_0\(15 downto 0) => \IP2Bus_Data[15]_i_27\(15 downto 0),
      \IP2Bus_Data[15]_i_27_1\(3 downto 0) => \IP2Bus_Data[15]_i_27_0\(3 downto 0),
      \IP2Bus_Data[15]_i_29_0\ => \IP2Bus_Data[15]_i_29\,
      \IP2Bus_Data[15]_i_29_1\ => \IP2Bus_Data[15]_i_29_0\,
      \IP2Bus_Data[15]_i_29_2\ => \IP2Bus_Data[15]_i_29_1\,
      \IP2Bus_Data[15]_i_2_0\(1 downto 0) => \IP2Bus_Data[15]_i_2\(1 downto 0),
      \IP2Bus_Data[15]_i_30_0\(1 downto 0) => \IP2Bus_Data[15]_i_30\(1 downto 0),
      \IP2Bus_Data[15]_i_33_0\ => \IP2Bus_Data[15]_i_33\,
      \IP2Bus_Data[15]_i_43_0\ => \IP2Bus_Data[15]_i_43\,
      \IP2Bus_Data[15]_i_45_0\(1 downto 0) => \IP2Bus_Data[15]_i_45\(1 downto 0),
      \IP2Bus_Data[15]_i_48_0\ => \IP2Bus_Data[15]_i_48\,
      \IP2Bus_Data[15]_i_59_0\(15 downto 0) => \IP2Bus_Data[15]_i_59\(15 downto 0),
      \IP2Bus_Data[15]_i_59_1\(3 downto 0) => \IP2Bus_Data[15]_i_59_0\(3 downto 0),
      \IP2Bus_Data[15]_i_5_0\(3 downto 0) => \IP2Bus_Data[15]_i_5\(3 downto 0),
      \IP2Bus_Data[15]_i_5_1\(15 downto 0) => \IP2Bus_Data[15]_i_5_0\(15 downto 0),
      \IP2Bus_Data[15]_i_5_2\(3 downto 0) => \IP2Bus_Data[15]_i_5_1\(3 downto 0),
      \IP2Bus_Data[15]_i_5_3\ => \IP2Bus_Data[15]_i_5_2\,
      \IP2Bus_Data[15]_i_60_0\(3 downto 0) => \IP2Bus_Data[15]_i_60\(3 downto 0),
      \IP2Bus_Data[15]_i_60_1\ => \IP2Bus_Data[15]_i_60_0\,
      \IP2Bus_Data[15]_i_63_0\(3 downto 0) => \IP2Bus_Data[15]_i_63\(3 downto 0),
      \IP2Bus_Data[15]_i_7_0\(3 downto 0) => \IP2Bus_Data[15]_i_7\(3 downto 0),
      \IP2Bus_Data[15]_i_9_0\(15 downto 0) => \IP2Bus_Data[15]_i_9\(15 downto 0),
      \IP2Bus_Data[16]_i_16_0\ => \IP2Bus_Data[16]_i_16\,
      \IP2Bus_Data[1]_i_10_0\(1 downto 0) => \IP2Bus_Data[1]_i_10\(1 downto 0),
      \IP2Bus_Data[1]_i_10_1\ => \IP2Bus_Data[1]_i_10_0\,
      \IP2Bus_Data[1]_i_14_0\ => \IP2Bus_Data[1]_i_14\,
      \IP2Bus_Data[1]_i_15_0\(1 downto 0) => \IP2Bus_Data[1]_i_15\(1 downto 0),
      \IP2Bus_Data[1]_i_15_1\ => \IP2Bus_Data[1]_i_15_0\,
      \IP2Bus_Data[1]_i_15_2\(1 downto 0) => \IP2Bus_Data[1]_i_15_1\(1 downto 0),
      \IP2Bus_Data[1]_i_18_0\(1 downto 0) => \IP2Bus_Data[1]_i_18\(1 downto 0),
      \IP2Bus_Data[1]_i_18_1\ => \IP2Bus_Data[1]_i_18_0\,
      \IP2Bus_Data[1]_i_29_0\(1 downto 0) => \IP2Bus_Data[1]_i_29\(1 downto 0),
      \IP2Bus_Data[1]_i_29_1\ => \IP2Bus_Data[1]_i_29_0\,
      \IP2Bus_Data[1]_i_2_0\ => \IP2Bus_Data[1]_i_2\,
      \IP2Bus_Data[1]_i_39_0\(1 downto 0) => \IP2Bus_Data[1]_i_39\(1 downto 0),
      \IP2Bus_Data[1]_i_3_0\ => \IP2Bus_Data[1]_i_3\,
      \IP2Bus_Data[1]_i_40_0\(1 downto 0) => \IP2Bus_Data[1]_i_40\(1 downto 0),
      \IP2Bus_Data[1]_i_40_1\ => \IP2Bus_Data[1]_i_40_0\,
      \IP2Bus_Data[1]_i_43_0\(1 downto 0) => \IP2Bus_Data[1]_i_43\(1 downto 0),
      \IP2Bus_Data[1]_i_4_0\(1 downto 0) => \IP2Bus_Data[1]_i_4\(1 downto 0),
      \IP2Bus_Data[1]_i_9_0\(1 downto 0) => \IP2Bus_Data[1]_i_9\(1 downto 0),
      \IP2Bus_Data[1]_i_9_1\ => \IP2Bus_Data[1]_i_9_0\,
      \IP2Bus_Data[2]_i_10_0\ => \IP2Bus_Data[2]_i_10\,
      \IP2Bus_Data[2]_i_12_0\(2 downto 0) => \IP2Bus_Data[2]_i_12\(2 downto 0),
      \IP2Bus_Data[2]_i_16_0\ => \IP2Bus_Data[2]_i_16\,
      \IP2Bus_Data[2]_i_16_1\(2 downto 0) => \IP2Bus_Data[2]_i_16_0\(2 downto 0),
      \IP2Bus_Data[2]_i_19_0\ => \IP2Bus_Data[2]_i_19\,
      \IP2Bus_Data[2]_i_19_1\(2 downto 0) => \IP2Bus_Data[2]_i_19_0\(2 downto 0),
      \IP2Bus_Data[2]_i_21_0\ => \IP2Bus_Data[2]_i_21\,
      \IP2Bus_Data[2]_i_21_1\(1 downto 0) => \IP2Bus_Data[2]_i_21_0\(1 downto 0),
      \IP2Bus_Data[2]_i_22_0\ => \IP2Bus_Data[2]_i_22\,
      \IP2Bus_Data[2]_i_28_0\(2 downto 0) => \IP2Bus_Data[2]_i_28\(2 downto 0),
      \IP2Bus_Data[2]_i_39_0\ => \IP2Bus_Data[2]_i_39\,
      \IP2Bus_Data[2]_i_3_0\ => \IP2Bus_Data[2]_i_3\,
      \IP2Bus_Data[2]_i_42_0\ => \IP2Bus_Data[2]_i_42\,
      \IP2Bus_Data[2]_i_46_0\ => \IP2Bus_Data[2]_i_46\,
      \IP2Bus_Data[2]_i_48_0\(2 downto 0) => \IP2Bus_Data[2]_i_48\(2 downto 0),
      \IP2Bus_Data[2]_i_49_0\(2 downto 0) => \IP2Bus_Data[2]_i_49\(2 downto 0),
      \IP2Bus_Data[2]_i_5_0\ => \IP2Bus_Data[2]_i_5\,
      \IP2Bus_Data[31]_i_28_0\ => \IP2Bus_Data[31]_i_28\,
      \IP2Bus_Data[31]_i_28_1\ => \IP2Bus_Data[31]_i_28_0\,
      \IP2Bus_Data[31]_i_3_0\(31 downto 0) => \IP2Bus_Data[31]_i_3\(31 downto 0),
      \IP2Bus_Data[31]_i_3_1\(31 downto 0) => \IP2Bus_Data[31]_i_3_0\(31 downto 0),
      \IP2Bus_Data[31]_i_3_2\(31 downto 0) => \IP2Bus_Data[31]_i_3_1\(31 downto 0),
      \IP2Bus_Data[31]_i_3_3\(31 downto 0) => \IP2Bus_Data[31]_i_3_2\(31 downto 0),
      \IP2Bus_Data[31]_i_3_4\ => \IP2Bus_Data[31]_i_3_3\,
      \IP2Bus_Data[31]_i_5_0\(31 downto 0) => \IP2Bus_Data[31]_i_5\(31 downto 0),
      \IP2Bus_Data[31]_i_5_1\(31 downto 0) => \IP2Bus_Data[31]_i_5_0\(31 downto 0),
      \IP2Bus_Data[31]_i_7_0\(31 downto 0) => \IP2Bus_Data[31]_i_7\(31 downto 0),
      \IP2Bus_Data[31]_i_7_1\(31 downto 0) => \IP2Bus_Data[31]_i_7_0\(31 downto 0),
      \IP2Bus_Data[31]_i_7_2\(31 downto 0) => \IP2Bus_Data[31]_i_7_1\(31 downto 0),
      \IP2Bus_Data[31]_i_7_3\(31 downto 0) => \IP2Bus_Data[31]_i_7_2\(31 downto 0),
      \IP2Bus_Data[3]_i_10_0\ => \IP2Bus_Data[3]_i_10\,
      \IP2Bus_Data[3]_i_14_0\ => \IP2Bus_Data[3]_i_14\,
      \IP2Bus_Data[3]_i_14_1\(3 downto 0) => \IP2Bus_Data[3]_i_14_0\(3 downto 0),
      \IP2Bus_Data[3]_i_16_0\ => \IP2Bus_Data[3]_i_16\,
      \IP2Bus_Data[3]_i_16_1\ => \IP2Bus_Data[3]_i_16_0\,
      \IP2Bus_Data[3]_i_23_0\(3 downto 0) => \IP2Bus_Data[3]_i_23\(3 downto 0),
      \IP2Bus_Data[3]_i_23_1\ => \IP2Bus_Data[3]_i_23_0\,
      \IP2Bus_Data[3]_i_24_0\ => \IP2Bus_Data[3]_i_24\,
      \IP2Bus_Data[3]_i_3_0\(3 downto 0) => \IP2Bus_Data[3]_i_3\(3 downto 0),
      \IP2Bus_Data[3]_i_40_0\ => \IP2Bus_Data[3]_i_40\,
      \IP2Bus_Data[3]_i_44_0\ => \IP2Bus_Data[3]_i_44\,
      \IP2Bus_Data[3]_i_57_0\ => \IP2Bus_Data[3]_i_57\,
      \IP2Bus_Data[3]_i_5_0\ => \IP2Bus_Data[3]_i_5\,
      \IP2Bus_Data[3]_i_5_1\(3 downto 0) => \IP2Bus_Data[3]_i_5_0\(3 downto 0),
      \IP2Bus_Data[3]_i_6_0\(3 downto 0) => \IP2Bus_Data[3]_i_6\(3 downto 0),
      \IP2Bus_Data[4]_i_18_0\ => \IP2Bus_Data[4]_i_18\,
      \IP2Bus_Data[4]_i_2_0\ => \IP2Bus_Data[4]_i_2\,
      \IP2Bus_Data[7]_i_3_0\(7 downto 0) => \IP2Bus_Data[7]_i_3\(7 downto 0),
      \IP2Bus_Data[7]_i_4_0\(7 downto 0) => \IP2Bus_Data[7]_i_4\(7 downto 0),
      \IP2Bus_Data[9]_i_30_0\ => \IP2Bus_Data[9]_i_30\,
      \IP2Bus_Data[9]_i_5_0\ => \IP2Bus_Data[9]_i_5\,
      \IP2Bus_Data_reg[0]\ => \IP2Bus_Data[15]_i_3_n_0\,
      \IP2Bus_Data_reg[0]_0\ => \IP2Bus_Data[11]_i_6_n_0\,
      \IP2Bus_Data_reg[10]\ => \IP2Bus_Data[10]_i_11_n_0\,
      \IP2Bus_Data_reg[13]\ => \IP2Bus_Data[13]_i_13_n_0\,
      \IP2Bus_Data_reg[14]\ => \IP2Bus_Data[14]_i_18_n_0\,
      \IP2Bus_Data_reg[15]\ => \IP2Bus_Data[31]_i_26_n_0\,
      \IP2Bus_Data_reg[15]_0\ => \IP2Bus_Data[31]_i_25_n_0\,
      \IP2Bus_Data_reg[15]_1\(15 downto 0) => \IP2Bus_Data_reg[15]\(15 downto 0),
      \IP2Bus_Data_reg[19]\ => \IP2Bus_Data[30]_i_3_n_0\,
      \IP2Bus_Data_reg[1]\ => \IP2Bus_Data[13]_i_12_n_0\,
      \IP2Bus_Data_reg[2]\ => \IP2Bus_Data[3]_i_4_n_0\,
      \IP2Bus_Data_reg[2]_0\ => \IP2Bus_Data[11]_i_12_n_0\,
      \IP2Bus_Data_reg[2]_1\ => \IP2Bus_Data[3]_i_25_n_0\,
      \IP2Bus_Data_reg[30]\ => \IP2Bus_Data[30]_i_6_n_0\,
      \IP2Bus_Data_reg[31]\ => \IP2Bus_Data[31]_i_6_n_0\,
      \IP2Bus_Data_reg[31]_0\(31 downto 0) => \IP2Bus_Data_reg[31]\(31 downto 0),
      \IP2Bus_Data_reg[31]_1\(31 downto 0) => \IP2Bus_Data_reg[31]_0\(31 downto 0),
      \IP2Bus_Data_reg[3]\ => \IP2Bus_Data[22]_i_3_n_0\,
      \IP2Bus_Data_reg[3]_0\ => \IP2Bus_Data[3]_i_13_n_0\,
      \IP2Bus_Data_reg[4]\ => \IP2Bus_Data[4]_i_12_n_0\,
      \IP2Bus_Data_reg[5]\ => \IP2Bus_Data_reg[5]\,
      \IP2Bus_Data_reg[6]\ => \IP2Bus_Data_reg[6]\,
      \IP2Bus_Data_reg[7]\ => \IP2Bus_Data_reg[7]\,
      \IP2Bus_Data_reg[8]\ => \IP2Bus_Data[13]_i_6_n_0\,
      \IP2Bus_Data_reg[8]_0\ => \IP2Bus_Data[8]_i_13_n_0\,
      \IP2Bus_Data_reg[9]\ => \IP2Bus_Data[9]_i_8_n_0\,
      IP2Bus_RdAck => IP2Bus_RdAck,
      Q(2 downto 0) => access_cs(2 downto 0),
      access_type_reg => access_type_reg,
      access_type_reg_0 => access_type_reg_0,
      access_type_reg_1 => access_type_reg_1,
      access_type_reg_2 => access_type_reg_2,
      access_type_reg_3 => access_type_reg_3,
      access_type_reg_4 => access_type_reg_4,
      adc00_disable_cal_freeze_input => adc00_disable_cal_freeze_input,
      adc00_disable_cal_freeze_input_reg => adc00_disable_cal_freeze_input_reg,
      adc00_irq_en => adc00_irq_en,
      adc00_irq_sync(2 downto 0) => adc00_irq_sync(2 downto 0),
      adc00_overvol_irq => adc00_overvol_irq,
      adc01_irq_en => adc01_irq_en,
      adc01_irq_sync(1 downto 0) => adc01_irq_sync(1 downto 0),
      adc01_overvol_irq => adc01_overvol_irq,
      adc02_irq_en => adc02_irq_en,
      adc02_irq_sync(2 downto 0) => adc02_irq_sync(2 downto 0),
      adc02_overvol_irq => adc02_overvol_irq,
      adc03_irq_en => adc03_irq_en,
      adc03_irq_sync(2 downto 0) => adc03_irq_sync(2 downto 0),
      adc03_overvol_irq => adc03_overvol_irq,
      adc0_cmn_irq_en => adc0_cmn_irq_en,
      adc0_common_stat(15 downto 0) => adc0_common_stat(15 downto 0),
      adc0_do_mon(15 downto 0) => adc0_do_mon(15 downto 0),
      adc0_done => adc0_done,
      adc0_drp_rdy => adc0_drp_rdy,
      adc0_powerup_state_irq => adc0_powerup_state_irq,
      adc0_reset => adc0_reset,
      adc0_restart => adc0_restart,
      \adc0_sample_rate_reg[31]\(31 downto 0) => \adc0_sample_rate_reg[31]\(31 downto 0),
      adc10_irq_en => adc10_irq_en,
      adc10_irq_sync(1 downto 0) => adc10_irq_sync(1 downto 0),
      adc10_overvol_irq => adc10_overvol_irq,
      adc11_irq_en => adc11_irq_en,
      adc11_irq_sync(2 downto 0) => adc11_irq_sync(2 downto 0),
      adc11_overvol_irq => adc11_overvol_irq,
      adc12_irq_en => adc12_irq_en,
      adc13_irq_en => adc13_irq_en,
      adc13_irq_sync(2 downto 0) => adc13_irq_sync(2 downto 0),
      adc13_overvol_irq => adc13_overvol_irq,
      adc1_cmn_irq_en => adc1_cmn_irq_en,
      adc1_common_stat(15 downto 0) => adc1_common_stat(15 downto 0),
      adc1_do_mon(15 downto 0) => adc1_do_mon(15 downto 0),
      adc1_reset => adc1_reset,
      adc1_restart => adc1_restart,
      adc20_irq_en => adc20_irq_en,
      adc20_irq_sync(2 downto 0) => adc20_irq_sync(2 downto 0),
      adc20_overvol_irq => adc20_overvol_irq,
      adc21_irq_en => adc21_irq_en,
      adc21_irq_sync(2 downto 0) => adc21_irq_sync(2 downto 0),
      adc21_overvol_irq => adc21_overvol_irq,
      adc22_irq_en => adc22_irq_en,
      adc23_irq_en => adc23_irq_en,
      adc23_irq_sync(2 downto 0) => adc23_irq_sync(2 downto 0),
      adc23_overvol_irq => adc23_overvol_irq,
      adc2_cmn_irq_en => adc2_cmn_irq_en,
      adc2_common_stat(15 downto 0) => adc2_common_stat(15 downto 0),
      adc2_do_mon(15 downto 0) => adc2_do_mon(15 downto 0),
      adc2_drp_we => adc2_drp_we,
      adc2_reset => adc2_reset,
      adc2_restart => adc2_restart,
      adc30_irq_en => adc30_irq_en,
      adc30_irq_sync(2 downto 0) => adc30_irq_sync(2 downto 0),
      adc30_overvol_irq => adc30_overvol_irq,
      adc31_irq_en => adc31_irq_en,
      adc31_irq_sync(2 downto 0) => adc31_irq_sync(2 downto 0),
      adc31_overvol_irq => adc31_overvol_irq,
      adc32_irq_en => adc32_irq_en,
      adc32_irq_sync(1 downto 0) => adc32_irq_sync(1 downto 0),
      adc32_overvol_irq => adc32_overvol_irq,
      adc33_irq_en => adc33_irq_en,
      adc33_irq_sync(2 downto 0) => adc33_irq_sync(2 downto 0),
      adc33_overvol_irq => adc33_overvol_irq,
      \adc3_cmn_en_reg[0]\ => \adc3_cmn_en_reg[0]\,
      adc3_cmn_irq_en => adc3_cmn_irq_en,
      adc3_cmn_irq_en_reg => adc3_cmn_irq_en_reg,
      adc3_common_stat(15 downto 0) => adc3_common_stat(15 downto 0),
      adc3_do_mon(14 downto 4) => adc3_do_mon(15 downto 5),
      adc3_do_mon(3 downto 0) => adc3_do_mon(3 downto 0),
      adc3_drp_we => adc3_drp_we,
      \adc3_fifo_disable_reg[0]\ => \adc3_fifo_disable_reg[0]\,
      \adc3_multi_band_reg[0]\ => \adc3_multi_band_reg[0]\,
      \adc3_ref_clk_freq_reg[0]\ => \adc3_ref_clk_freq_reg[0]\,
      adc3_reset => adc3_reset,
      adc3_reset_reg => adc3_reset_reg,
      adc3_restart => adc3_restart,
      adc3_restart_reg => adc3_restart_reg,
      \adc3_sample_rate_reg[0]\ => \adc3_sample_rate_reg[0]\,
      \adc3_sim_level_reg[0]\ => \adc3_sim_level_reg[0]\,
      \adc3_slice0_irq_en_reg[2]\ => \adc3_slice0_irq_en_reg[2]\,
      \adc3_slice1_irq_en_reg[2]\ => \adc3_slice1_irq_en_reg[2]\,
      \adc3_slice2_irq_en_reg[2]\ => \adc3_slice2_irq_en_reg[2]\,
      \adc3_slice3_irq_en_reg[2]\ => \adc3_slice3_irq_en_reg[2]\,
      \adc3_start_stage_reg[0]\ => \adc3_start_stage_reg[0]\,
      axi_RdAck_r_reg(14 downto 10) => Bus2IP_Addr(17 downto 13),
      axi_RdAck_r_reg(9 downto 0) => \^q\(9 downto 0),
      axi_RdAck_r_reg_0 => axi_RdAck_r_reg,
      axi_avalid_reg => axi_avalid_reg,
      axi_read_req_r => axi_read_req_r,
      axi_read_req_r_0 => axi_read_req_r_0,
      axi_read_req_r_reg => axi_read_req_r_reg,
      axi_read_req_r_reg_0 => axi_read_req_r_reg_0,
      axi_read_req_r_reg_1 => axi_read_req_r_reg_1,
      axi_read_req_r_reg_10 => \axi_read_req_r_i_2__7_n_0\,
      axi_read_req_r_reg_11 => axi_read_req_r_reg_10,
      axi_read_req_r_reg_12 => \axi_read_req_r_i_2__0_n_0\,
      axi_read_req_r_reg_13 => axi_read_req_r_i_3_n_0,
      axi_read_req_r_reg_14 => axi_read_req_r_reg_11,
      axi_read_req_r_reg_15 => \axi_read_req_r_i_2__8_n_0\,
      axi_read_req_r_reg_2 => axi_read_req_r_reg_2,
      axi_read_req_r_reg_3 => axi_read_req_r_reg_3,
      axi_read_req_r_reg_4 => axi_read_req_r_reg_4,
      axi_read_req_r_reg_5 => axi_read_req_r_reg_5,
      axi_read_req_r_reg_6 => axi_read_req_r_reg_6,
      axi_read_req_r_reg_7 => axi_read_req_r_reg_7,
      axi_read_req_r_reg_8 => axi_read_req_r_reg_8,
      axi_read_req_r_reg_9 => axi_read_req_r_reg_9,
      axi_read_req_tog => axi_read_req_tog,
      axi_read_req_tog_reg => axi_read_req_tog_i_3_n_0,
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg,
      axi_timeout_en_reg => dac0_irq_en_i_3_n_0,
      axi_timeout_en_reg_0 => axi_timeout_en_reg,
      bank0_write(1 downto 0) => bank0_write(1 downto 0),
      bank11_write(11 downto 0) => bank11_write(11 downto 0),
      bank13_write(11 downto 0) => bank13_write(11 downto 0),
      bank15_write(11 downto 0) => bank15_write(11 downto 0),
      bank1_write(10 downto 0) => bank1_write(10 downto 0),
      bank3_write(10 downto 0) => bank3_write(10 downto 0),
      bank9_write(12 downto 0) => bank9_write(12 downto 0),
      \bus2ip_addr_reg_reg[11]\ => \bus2ip_addr_reg_reg[11]_0\,
      \bus2ip_addr_reg_reg[11]_0\ => \bus2ip_addr_reg_reg[11]_1\,
      \bus2ip_addr_reg_reg[11]_1\ => \bus2ip_addr_reg_reg[11]_2\,
      \bus2ip_addr_reg_reg[13]\ => \bus2ip_addr_reg_reg[13]_0\,
      \bus2ip_addr_reg_reg[14]\ => \bus2ip_addr_reg_reg[14]_0\,
      \bus2ip_addr_reg_reg[14]_0\ => \bus2ip_addr_reg_reg[14]_1\,
      \bus2ip_addr_reg_reg[14]_1\ => \bus2ip_addr_reg_reg[14]_2\,
      \bus2ip_addr_reg_reg[14]_2\ => \bus2ip_addr_reg_reg[14]_3\,
      \bus2ip_addr_reg_reg[14]_3\ => \bus2ip_addr_reg_reg[14]_4\,
      \bus2ip_addr_reg_reg[14]_4\(0) => \bus2ip_addr_reg_reg[14]_5\(0),
      \bus2ip_addr_reg_reg[14]_5\ => \bus2ip_addr_reg_reg[14]_6\,
      \bus2ip_addr_reg_reg[14]_6\ => \bus2ip_addr_reg_reg[14]_7\,
      \bus2ip_addr_reg_reg[14]_7\ => \bus2ip_addr_reg_reg[14]_8\,
      \bus2ip_addr_reg_reg[14]_8\(1 downto 0) => \bus2ip_addr_reg_reg[14]_9\(1 downto 0),
      \bus2ip_addr_reg_reg[14]_9\(2 downto 0) => \bus2ip_addr_reg_reg[14]_10\(2 downto 0),
      \bus2ip_addr_reg_reg[15]\ => \bus2ip_addr_reg_reg[15]_0\,
      \bus2ip_addr_reg_reg[15]_0\ => \bus2ip_addr_reg_reg[15]_1\,
      \bus2ip_addr_reg_reg[15]_1\(4 downto 0) => \bus2ip_addr_reg_reg[15]_2\(4 downto 0),
      \bus2ip_addr_reg_reg[16]\ => \bus2ip_addr_reg_reg[16]_0\,
      \bus2ip_addr_reg_reg[16]_0\ => \bus2ip_addr_reg_reg[16]_1\,
      \bus2ip_addr_reg_reg[16]_1\ => \bus2ip_addr_reg_reg[16]_2\,
      \bus2ip_addr_reg_reg[16]_2\ => \bus2ip_addr_reg_reg[16]_3\,
      \bus2ip_addr_reg_reg[16]_3\ => \bus2ip_addr_reg_reg[16]_4\,
      \bus2ip_addr_reg_reg[16]_4\ => \bus2ip_addr_reg_reg[16]_5\,
      \bus2ip_addr_reg_reg[16]_5\ => \bus2ip_addr_reg_reg[16]_6\,
      \bus2ip_addr_reg_reg[16]_6\(0) => \bus2ip_addr_reg_reg[16]_7\(0),
      \bus2ip_addr_reg_reg[16]_7\ => \bus2ip_addr_reg_reg[16]_8\,
      \bus2ip_addr_reg_reg[16]_8\ => \bus2ip_addr_reg_reg[16]_9\,
      counter_en_reg => counter_en_reg,
      counter_en_reg_reg => I_DECODER_n_0,
      cs_ce_ld_enable_i => cs_ce_ld_enable_i,
      dac00_irq_en => dac00_irq_en,
      dac00_irq_sync(1 downto 0) => dac00_irq_sync(1 downto 0),
      dac01_irq_en => dac01_irq_en,
      dac01_irq_sync(1 downto 0) => dac01_irq_sync(1 downto 0),
      dac02_irq_en => dac02_irq_en,
      dac02_irq_sync(1 downto 0) => dac02_irq_sync(1 downto 0),
      dac03_irq_en => dac03_irq_en,
      dac03_irq_sync(1 downto 0) => dac03_irq_sync(1 downto 0),
      dac0_cmn_irq_en => dac0_cmn_irq_en,
      dac0_common_stat(15 downto 0) => dac0_common_stat(15 downto 0),
      dac0_do_mon(15 downto 0) => dac0_do_mon(15 downto 0),
      dac0_drp_rdy => dac0_drp_rdy,
      dac0_fifo_disable(0) => dac0_fifo_disable(0),
      dac0_powerup_state_irq => dac0_powerup_state_irq,
      dac0_reset => dac0_reset,
      dac0_restart => dac0_restart,
      dac10_irq_en => dac10_irq_en,
      dac10_irq_sync(1 downto 0) => dac10_irq_sync(1 downto 0),
      dac11_irq_en => dac11_irq_en,
      dac11_irq_sync(1 downto 0) => dac11_irq_sync(1 downto 0),
      dac12_irq_en => dac12_irq_en,
      dac12_irq_sync(1 downto 0) => dac12_irq_sync(1 downto 0),
      dac13_irq_en => dac13_irq_en,
      dac13_irq_sync(1 downto 0) => dac13_irq_sync(1 downto 0),
      dac1_cmn_irq_en => dac1_cmn_irq_en,
      dac1_common_stat(15 downto 0) => dac1_common_stat(15 downto 0),
      dac1_do_mon(13 downto 0) => dac1_do_mon(13 downto 0),
      dac1_drp_we => dac1_drp_we,
      \dac1_end_stage_reg[0]\ => \dac1_end_stage_reg[0]\,
      dac1_fifo_disable(0) => dac1_fifo_disable(0),
      dac1_reset => dac1_reset,
      dac1_restart => dac1_restart,
      \icount_out_reg[11]\ => \^data_phase_wdt.data_timeout_reg_0\,
      \icount_out_reg[11]_0\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_0\,
      \icount_out_reg[11]_1\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_5\,
      \icount_out_reg[12]\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\,
      irq_enables(6 downto 0) => irq_enables(6 downto 0),
      master_reset => master_reset,
      master_reset_reg(0) => E(0),
      master_reset_reg_0(0) => master_reset_reg(0),
      mem_data_adc0(3 downto 0) => mem_data_adc0(3 downto 0),
      p_44_in(7 downto 0) => p_44_in(7 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awready_i => s_axi_awready_i,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_wdata(0) => s_axi_wdata(0),
      \s_axi_wdata[0]_0\ => \s_axi_wdata[0]_0\,
      s_axi_wdata_0_sp_1 => s_axi_wdata_0_sn_1,
      s_axi_wready_i => s_axi_wready_i,
      s_axi_wready_reg_i_2_0 => s_axi_wready_reg_i_2,
      s_axi_wready_reg_i_2_1 => s_axi_wready_reg_i_2_0,
      s_axi_wready_reg_i_2_2 => s_axi_wready_reg_i_2_1,
      s_axi_wready_reg_i_2_3 => s_axi_wready_reg_i_2_2,
      s_axi_wvalid => s_axi_wvalid,
      signal_lost(0) => signal_lost(0),
      user_drp_drdy => user_drp_drdy
    );
axi_avalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECCECCFCECCECCE"
    )
        port map (
      I0 => axi_avalid_reg,
      I1 => cs_ce_ld_enable_i,
      I2 => access_cs(1),
      I3 => access_cs(0),
      I4 => access_cs(2),
      I5 => s_axi_awvalid,
      O => axi_avalid
    );
axi_avalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_avalid,
      Q => axi_avalid_reg,
      R => s_axi_rvalid_reg_reg_0
    );
\axi_read_req_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Bus2IP_Addr(15),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(17),
      O => \axi_read_req_r_i_2__0_n_0\
    );
\axi_read_req_r_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(15),
      O => \axi_read_req_r_i_2__7_n_0\
    );
\axi_read_req_r_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Bus2IP_Addr(15),
      I1 => Bus2IP_Addr(16),
      O => \axi_read_req_r_i_2__8_n_0\
    );
axi_read_req_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => Bus2IP_Addr(13),
      O => axi_read_req_r_i_3_n_0
    );
axi_read_req_tog_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      O => axi_read_req_tog_i_3_n_0
    );
axi_timeout_r2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_timeout_r,
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      O => axi_timeout_r20
    );
\bus2ip_addr_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(8),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(8),
      I4 => s_axi_araddr(8),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(10)
    );
\bus2ip_addr_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(9),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(9),
      I4 => s_axi_araddr(9),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(11)
    );
\bus2ip_addr_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(10),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(10),
      I4 => s_axi_araddr(10),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(12)
    );
\bus2ip_addr_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => Bus2IP_Addr(13),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(11),
      I4 => s_axi_araddr(11),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(13)
    );
\bus2ip_addr_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => Bus2IP_Addr(14),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(12),
      I4 => s_axi_araddr(12),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(14)
    );
\bus2ip_addr_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => Bus2IP_Addr(15),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(13),
      I4 => s_axi_araddr(13),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(15)
    );
\bus2ip_addr_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => Bus2IP_Addr(16),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(14),
      I4 => s_axi_araddr(14),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(16)
    );
\bus2ip_addr_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => Bus2IP_Addr(17),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(15),
      I4 => s_axi_araddr(15),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(17)
    );
\bus2ip_addr_reg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7E7E7F"
    )
        port map (
      I0 => access_cs(0),
      I1 => access_cs(1),
      I2 => access_cs(2),
      I3 => s_axi_awvalid,
      I4 => s_axi_arvalid,
      O => \bus2ip_addr_reg[17]_i_2_n_0\
    );
\bus2ip_addr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(0),
      I4 => s_axi_araddr(0),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(2)
    );
\bus2ip_addr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(1),
      I4 => s_axi_araddr(1),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(3)
    );
\bus2ip_addr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(2),
      I4 => s_axi_araddr(2),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(4)
    );
\bus2ip_addr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(3),
      I4 => s_axi_araddr(3),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(5)
    );
\bus2ip_addr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(4),
      I4 => s_axi_araddr(4),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(6)
    );
\bus2ip_addr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(5),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(5),
      I4 => s_axi_araddr(5),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(7)
    );
\bus2ip_addr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(6),
      I4 => s_axi_araddr(6),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(8)
    );
\bus2ip_addr_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(7),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(7),
      I4 => s_axi_araddr(7),
      I5 => I_DECODER_n_6,
      O => bus2ip_addr_i(9)
    );
\bus2ip_addr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(10),
      Q => \^q\(8),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(11),
      Q => \^q\(9),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(12),
      Q => \^q\(10),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(13),
      Q => Bus2IP_Addr(13),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(14),
      Q => Bus2IP_Addr(14),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(15),
      Q => Bus2IP_Addr(15),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(16),
      Q => Bus2IP_Addr(16),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(17),
      Q => Bus2IP_Addr(17),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(2),
      Q => \^q\(0),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(3),
      Q => \^q\(1),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(4),
      Q => \^q\(2),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(5),
      Q => \^q\(3),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(6),
      Q => \^q\(4),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(7),
      Q => \^q\(5),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(8),
      Q => \^q\(6),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(9),
      Q => \^q\(7),
      R => s_axi_rvalid_reg_reg_0
    );
bus2ip_rnw_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7E7F7F01000100"
    )
        port map (
      I0 => access_cs(1),
      I1 => access_cs(0),
      I2 => access_cs(2),
      I3 => s_axi_arvalid,
      I4 => s_axi_awvalid,
      I5 => bus2ip_rnw_reg_reg_n_0,
      O => bus2ip_rnw_i
    );
bus2ip_rnw_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i,
      Q => bus2ip_rnw_reg_reg_n_0,
      R => s_axi_rvalid_reg_reg_0
    );
counter_en_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I_DECODER_n_0,
      Q => counter_en_reg,
      R => s_axi_rvalid_reg_reg_0
    );
dac0_irq_en_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      O => dac0_irq_en_i_3_n_0
    );
s_axi_arready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000FC00A0000C"
    )
        port map (
      I0 => s_axi_bready,
      I1 => s_axi_arready_reg_i_2_n_0,
      I2 => access_cs(1),
      I3 => access_cs(0),
      I4 => access_cs(2),
      I5 => s_axi_rready,
      O => s_axi_arready_i
    );
s_axi_arready_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      O => s_axi_arready_reg_i_2_n_0
    );
s_axi_arready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_arready_i,
      Q => s_axi_arready,
      R => s_axi_rvalid_reg_reg_0
    );
s_axi_awready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_awready_i,
      Q => s_axi_awready,
      R => s_axi_rvalid_reg_reg_0
    );
s_axi_bvalid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF00C0"
    )
        port map (
      I0 => s_axi_bready,
      I1 => access_cs(2),
      I2 => access_cs(0),
      I3 => access_cs(1),
      I4 => \^s_axi_bvalid\,
      O => s_axi_bvalid_reg_i_1_n_0
    );
s_axi_bvalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_reg_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(0),
      O => s_axi_rdata_i1_in(0)
    );
\s_axi_rdata_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(10),
      O => s_axi_rdata_i1_in(10)
    );
\s_axi_rdata_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(11),
      O => s_axi_rdata_i1_in(11)
    );
\s_axi_rdata_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(12),
      O => s_axi_rdata_i1_in(12)
    );
\s_axi_rdata_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(13),
      O => s_axi_rdata_i1_in(13)
    );
\s_axi_rdata_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(14),
      O => s_axi_rdata_i1_in(14)
    );
\s_axi_rdata_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(15),
      O => s_axi_rdata_i1_in(15)
    );
\s_axi_rdata_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(16),
      O => s_axi_rdata_i1_in(16)
    );
\s_axi_rdata_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(17),
      O => s_axi_rdata_i1_in(17)
    );
\s_axi_rdata_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(18),
      O => s_axi_rdata_i1_in(18)
    );
\s_axi_rdata_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(19),
      O => s_axi_rdata_i1_in(19)
    );
\s_axi_rdata_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(1),
      O => s_axi_rdata_i1_in(1)
    );
\s_axi_rdata_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(20),
      O => s_axi_rdata_i1_in(20)
    );
\s_axi_rdata_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(21),
      O => s_axi_rdata_i1_in(21)
    );
\s_axi_rdata_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(22),
      O => s_axi_rdata_i1_in(22)
    );
\s_axi_rdata_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(23),
      O => s_axi_rdata_i1_in(23)
    );
\s_axi_rdata_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(24),
      O => s_axi_rdata_i1_in(24)
    );
\s_axi_rdata_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(25),
      O => s_axi_rdata_i1_in(25)
    );
\s_axi_rdata_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(26),
      O => s_axi_rdata_i1_in(26)
    );
\s_axi_rdata_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(27),
      O => s_axi_rdata_i1_in(27)
    );
\s_axi_rdata_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(28),
      O => s_axi_rdata_i1_in(28)
    );
\s_axi_rdata_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(29),
      O => s_axi_rdata_i1_in(29)
    );
\s_axi_rdata_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(2),
      O => s_axi_rdata_i1_in(2)
    );
\s_axi_rdata_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(30),
      O => s_axi_rdata_i1_in(30)
    );
\s_axi_rdata_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => access_cs(0),
      I1 => access_cs(2),
      I2 => s_axi_rready,
      I3 => access_cs(1),
      I4 => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_3\,
      O => s_axi_rdata_i
    );
\s_axi_rdata_reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(31),
      O => s_axi_rdata_i1_in(31)
    );
\s_axi_rdata_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(3),
      O => s_axi_rdata_i1_in(3)
    );
\s_axi_rdata_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(4),
      O => s_axi_rdata_i1_in(4)
    );
\s_axi_rdata_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(5),
      O => s_axi_rdata_i1_in(5)
    );
\s_axi_rdata_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(6),
      O => s_axi_rdata_i1_in(6)
    );
\s_axi_rdata_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(7),
      O => s_axi_rdata_i1_in(7)
    );
\s_axi_rdata_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(8),
      O => s_axi_rdata_i1_in(8)
    );
\s_axi_rdata_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(9),
      O => s_axi_rdata_i1_in(9)
    );
\s_axi_rdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(0),
      Q => s_axi_rdata(0),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(10),
      Q => s_axi_rdata(10),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(11),
      Q => s_axi_rdata(11),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(12),
      Q => s_axi_rdata(12),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(13),
      Q => s_axi_rdata(13),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(14),
      Q => s_axi_rdata(14),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(15),
      Q => s_axi_rdata(15),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(16),
      Q => s_axi_rdata(16),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(17),
      Q => s_axi_rdata(17),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(18),
      Q => s_axi_rdata(18),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(19),
      Q => s_axi_rdata(19),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(1),
      Q => s_axi_rdata(1),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(20),
      Q => s_axi_rdata(20),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(21),
      Q => s_axi_rdata(21),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(22),
      Q => s_axi_rdata(22),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(23),
      Q => s_axi_rdata(23),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(24),
      Q => s_axi_rdata(24),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(25),
      Q => s_axi_rdata(25),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(26),
      Q => s_axi_rdata(26),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(27),
      Q => s_axi_rdata(27),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(28),
      Q => s_axi_rdata(28),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(29),
      Q => s_axi_rdata(29),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(2),
      Q => s_axi_rdata(2),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(30),
      Q => s_axi_rdata(30),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(31),
      Q => s_axi_rdata(31),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(3),
      Q => s_axi_rdata(3),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(4),
      Q => s_axi_rdata(4),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(5),
      Q => s_axi_rdata(5),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(6),
      Q => s_axi_rdata(6),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(7),
      Q => s_axi_rdata(7),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(8),
      Q => s_axi_rdata(8),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(9),
      Q => s_axi_rdata(9),
      R => s_axi_rvalid_reg_reg_0
    );
s_axi_rvalid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => axi_RdAck,
      I1 => drp_RdAck_r,
      I2 => \^data_phase_wdt.data_timeout_reg_0\,
      I3 => access_cs(1),
      O => s_axi_rvalid_reg_i_1_n_0
    );
s_axi_rvalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rvalid_reg_i_1_n_0,
      Q => s_axi_rvalid,
      R => s_axi_rvalid_reg_reg_0
    );
s_axi_wready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wready_i,
      Q => s_axi_wready,
      R => s_axi_rvalid_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_tile_config is
  port (
    tc_req_adc0 : out STD_LOGIC;
    tc_req_adc1 : out STD_LOGIC;
    tc_req_adc2 : out STD_LOGIC;
    tc_req_adc3 : out STD_LOGIC;
    tc_req_dac0 : out STD_LOGIC;
    tc_req_dac1 : out STD_LOGIC;
    drp_wen : out STD_LOGIC;
    \data_reg[28]\ : out STD_LOGIC;
    \data_reg[27]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[28]_0\ : out STD_LOGIC;
    \data_reg[28]_1\ : out STD_LOGIC;
    \data_reg[28]_2\ : out STD_LOGIC;
    \data_reg[28]_3\ : out STD_LOGIC;
    \data_reg[28]_4\ : out STD_LOGIC;
    \data_reg[28]_5\ : out STD_LOGIC;
    \drp_addr_reg[10]\ : out STD_LOGIC;
    \drp_di_reg[0]\ : out STD_LOGIC;
    \drp_di_reg[1]\ : out STD_LOGIC;
    \drp_di_reg[2]\ : out STD_LOGIC;
    \drp_di_reg[3]\ : out STD_LOGIC;
    \drp_di_reg[4]\ : out STD_LOGIC;
    \drp_di_reg[5]\ : out STD_LOGIC;
    \drp_di_reg[6]\ : out STD_LOGIC;
    \drp_di_reg[7]\ : out STD_LOGIC;
    \drp_di_reg[8]\ : out STD_LOGIC;
    \drp_di_reg[9]\ : out STD_LOGIC;
    \drp_di_reg[10]\ : out STD_LOGIC;
    \drp_di_reg[11]\ : out STD_LOGIC;
    \drp_di_reg[12]\ : out STD_LOGIC;
    \drp_di_reg[13]\ : out STD_LOGIC;
    \drp_di_reg[14]\ : out STD_LOGIC;
    \drp_di_reg[15]\ : out STD_LOGIC;
    \data_reg[28]_6\ : out STD_LOGIC;
    \data_reg[28]_7\ : out STD_LOGIC;
    \data_reg[28]_8\ : out STD_LOGIC;
    \data_reg[28]_9\ : out STD_LOGIC;
    \data_reg[28]_10\ : out STD_LOGIC;
    \data_reg[28]_11\ : out STD_LOGIC;
    \data_reg[28]_12\ : out STD_LOGIC;
    \data_reg[28]_13\ : out STD_LOGIC;
    \data_reg[28]_14\ : out STD_LOGIC;
    \data_reg[28]_15\ : out STD_LOGIC;
    \data_reg[28]_16\ : out STD_LOGIC;
    \data_reg[28]_17\ : out STD_LOGIC;
    \data_reg[28]_18\ : out STD_LOGIC;
    \data_reg[28]_19\ : out STD_LOGIC;
    \data_reg[28]_20\ : out STD_LOGIC;
    \data_reg[28]_21\ : out STD_LOGIC;
    \data_reg[26]\ : out STD_LOGIC;
    \data_reg[26]_0\ : out STD_LOGIC;
    \data_reg[26]_1\ : out STD_LOGIC;
    \data_reg[26]_2\ : out STD_LOGIC;
    \data_reg[26]_3\ : out STD_LOGIC;
    \data_reg[26]_4\ : out STD_LOGIC;
    \data_reg[28]_22\ : out STD_LOGIC;
    adc0_restart_pending_reg : out STD_LOGIC;
    adc1_restart_pending_reg : out STD_LOGIC;
    adc2_restart_pending_reg : out STD_LOGIC;
    adc3_restart_pending_reg : out STD_LOGIC;
    dac0_restart_pending_reg : out STD_LOGIC;
    dac1_restart_pending_reg : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_2\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_3\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_4\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_5\ : out STD_LOGIC;
    \data_reg[16]\ : out STD_LOGIC;
    \data_reg[27]_0\ : out STD_LOGIC;
    \data_reg[17]\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]\ : out STD_LOGIC;
    \data_reg[19]\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \data_reg[21]\ : out STD_LOGIC;
    \data_reg[22]\ : out STD_LOGIC;
    \data_reg[24]\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \data_reg[0]\ : out STD_LOGIC;
    \data_reg[1]\ : out STD_LOGIC;
    \data_reg[2]\ : out STD_LOGIC;
    \data_reg[3]\ : out STD_LOGIC;
    \data_reg[4]\ : out STD_LOGIC;
    \data_reg[5]\ : out STD_LOGIC;
    \data_reg[6]\ : out STD_LOGIC;
    \data_reg[7]\ : out STD_LOGIC;
    \data_reg[8]\ : out STD_LOGIC;
    \data_reg[9]\ : out STD_LOGIC;
    \data_reg[10]\ : out STD_LOGIC;
    \data_reg[11]\ : out STD_LOGIC;
    \data_reg[12]\ : out STD_LOGIC;
    \data_reg[13]\ : out STD_LOGIC;
    \data_reg[14]\ : out STD_LOGIC;
    \data_reg[15]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    \data_reg[25]\ : out STD_LOGIC;
    \data_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    \data_reg[22]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[25]_0\ : out STD_LOGIC;
    \data_reg[28]_23\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[28]_24\ : out STD_LOGIC;
    \data_reg[25]_1\ : out STD_LOGIC;
    \data_reg[22]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc1_drpen_tc : out STD_LOGIC;
    dac1_drpen_tc : out STD_LOGIC;
    \data_reg[26]_5\ : out STD_LOGIC;
    \data_reg[26]_6\ : out STD_LOGIC;
    \data_reg[26]_7\ : out STD_LOGIC;
    \data_reg[26]_8\ : out STD_LOGIC;
    tile_config_done : out STD_LOGIC;
    adc0_drpen_tc : out STD_LOGIC;
    adc2_drpen_tc : out STD_LOGIC;
    adc3_drpen_tc : out STD_LOGIC;
    adc2_drpdi_tc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_drpaddr_tc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc3_drpdi_tc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_drpdi_tc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_tc_sm_state_reg[1]_0\ : out STD_LOGIC;
    dac1_restart_i_reg : out STD_LOGIC;
    dac0_restart_i_reg : out STD_LOGIC;
    adc3_restart_i_reg : out STD_LOGIC;
    adc2_restart_i_reg : out STD_LOGIC;
    adc1_restart_i_reg : out STD_LOGIC;
    adc0_restart_i_reg : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    tx0_u_dac : in STD_LOGIC;
    tx0_u_dac_0 : in STD_LOGIC;
    tx0_u_dac_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx0_u_dac_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tc_enable_reg[5]\ : in STD_LOGIC;
    \tc_enable_reg[3]\ : in STD_LOGIC;
    \tc_enable_reg[1]\ : in STD_LOGIC;
    \tc_enable_reg[2]\ : in STD_LOGIC;
    \tc_enable_reg[4]\ : in STD_LOGIC;
    \tc_enable_reg[0]\ : in STD_LOGIC;
    adc0_restart_pending : in STD_LOGIC;
    adc0_restart_pending_reg_0 : in STD_LOGIC;
    adc1_restart_pending : in STD_LOGIC;
    adc1_restart_pending_reg_0 : in STD_LOGIC;
    adc2_restart_pending : in STD_LOGIC;
    adc2_restart_pending_reg_0 : in STD_LOGIC;
    adc3_restart_pending : in STD_LOGIC;
    adc3_restart_pending_reg_0 : in STD_LOGIC;
    dac0_restart_pending : in STD_LOGIC;
    dac0_restart_pending_reg_0 : in STD_LOGIC;
    dac1_restart_pending : in STD_LOGIC;
    dac1_restart_pending_reg_0 : in STD_LOGIC;
    tc_enable_reg026_out : in STD_LOGIC;
    adc0_reset_i : in STD_LOGIC;
    tc_enable_reg023_out : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    tc_enable_reg020_out : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    tc_enable_reg017_out : in STD_LOGIC;
    p_5_in : in STD_LOGIC;
    tc_enable_reg014_out : in STD_LOGIC;
    dac0_reset_i : in STD_LOGIC;
    tc_enable_reg0 : in STD_LOGIC;
    p_8_in : in STD_LOGIC;
    reset_const_i : in STD_LOGIC;
    drp_req_dac0_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_restart_i_reg_0 : in STD_LOGIC;
    rx0_u_adc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx1_u_adc : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx1_u_adc_0 : in STD_LOGIC;
    rx1_u_adc_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx1_u_adc_2 : in STD_LOGIC;
    adc1_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx1_u_adc_3 : in STD_LOGIC;
    rx1_u_adc_4 : in STD_LOGIC;
    rx2_u_adc : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx2_u_adc_0 : in STD_LOGIC;
    rx2_u_adc_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx2_u_adc_2 : in STD_LOGIC;
    rx2_u_adc_3 : in STD_LOGIC;
    adc2_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx2_u_adc_4 : in STD_LOGIC;
    rx3_u_adc : in STD_LOGIC;
    rx3_u_adc_0 : in STD_LOGIC;
    adc3_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx3_u_adc_1 : in STD_LOGIC;
    tx1_u_dac : in STD_LOGIC;
    dac1_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx1_u_dac_0 : in STD_LOGIC;
    tx1_u_dac_1 : in STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_6\ : in STD_LOGIC;
    tc_gnt_adc3 : in STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_7\ : in STD_LOGIC;
    dac1_drprdy_tc : in STD_LOGIC;
    dac0_drprdy_tc : in STD_LOGIC;
    adc3_drprdy_tc : in STD_LOGIC;
    adc2_drprdy_tc : in STD_LOGIC;
    adc1_drprdy_tc : in STD_LOGIC;
    adc0_drprdy_tc : in STD_LOGIC;
    \FSM_sequential_por_sm_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_por_sm_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    por_sm_reset : in STD_LOGIC;
    dac0_restart_i_reg_0 : in STD_LOGIC;
    adc3_restart_i_reg_0 : in STD_LOGIC;
    adc2_restart_i_reg_0 : in STD_LOGIC;
    adc1_restart_i_reg_0 : in STD_LOGIC;
    adc0_restart_i_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_tile_config;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_tile_config is
  signal \FSM_sequential_tc_sm_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \data[0]_i_1_n_0\ : STD_LOGIC;
  signal \data[10]_i_1_n_0\ : STD_LOGIC;
  signal \data[11]_i_1_n_0\ : STD_LOGIC;
  signal \data[12]_i_1_n_0\ : STD_LOGIC;
  signal \data[13]_i_1_n_0\ : STD_LOGIC;
  signal \data[14]_i_1_n_0\ : STD_LOGIC;
  signal \data[15]_i_1_n_0\ : STD_LOGIC;
  signal \data[16]_i_1_n_0\ : STD_LOGIC;
  signal \data[17]_i_1_n_0\ : STD_LOGIC;
  signal \data[18]_i_1_n_0\ : STD_LOGIC;
  signal \data[19]_i_1_n_0\ : STD_LOGIC;
  signal \data[1]_i_1_n_0\ : STD_LOGIC;
  signal \data[20]_i_1_n_0\ : STD_LOGIC;
  signal \data[21]_i_1_n_0\ : STD_LOGIC;
  signal \data[22]_i_1_n_0\ : STD_LOGIC;
  signal \data[24]_i_1_n_0\ : STD_LOGIC;
  signal \data[25]_i_1_n_0\ : STD_LOGIC;
  signal \data[26]_i_1_n_0\ : STD_LOGIC;
  signal \data[27]_i_1_n_0\ : STD_LOGIC;
  signal \data[28]_i_1_n_0\ : STD_LOGIC;
  signal \data[2]_i_1_n_0\ : STD_LOGIC;
  signal \data[3]_i_1_n_0\ : STD_LOGIC;
  signal \data[4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6]_i_1_n_0\ : STD_LOGIC;
  signal \data[7]_i_1_n_0\ : STD_LOGIC;
  signal \data[8]_i_1_n_0\ : STD_LOGIC;
  signal \data[9]_i_1_n_0\ : STD_LOGIC;
  signal data_index : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \data_index[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_index[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[5]\ : STD_LOGIC;
  signal drp_den_i_1_n_0 : STD_LOGIC;
  signal drp_req_adc0_i_1_n_0 : STD_LOGIC;
  signal drp_req_adc0_i_2_n_0 : STD_LOGIC;
  signal drp_req_adc1_i_1_n_0 : STD_LOGIC;
  signal drp_req_adc2_i_1_n_0 : STD_LOGIC;
  signal drp_req_adc3_i_1_n_0 : STD_LOGIC;
  signal drp_req_dac0_i_1_n_0 : STD_LOGIC;
  signal drp_req_dac1_i_1_n_0 : STD_LOGIC;
  signal \^drp_wen\ : STD_LOGIC;
  signal ram_n_106 : STD_LOGIC;
  signal ram_n_97 : STD_LOGIC;
  signal reset_i : STD_LOGIC;
  signal tc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tc_sm_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^tile_config_done\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tc_sm_state[0]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \FSM_sequential_tc_sm_state[2]_i_6\ : label is "soft_lutpair503";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tc_sm_state_reg[0]\ : label is "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tc_sm_state_reg[1]\ : label is "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tc_sm_state_reg[2]\ : label is "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010";
  attribute SOFT_HLUTNM of \data[27]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \data_index[0]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \data_index[1]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \data_index[3]_i_2\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \data_index[4]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of drp_den_i_1 : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of drp_req_adc1_i_1 : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of drp_req_adc2_i_1 : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of drp_req_adc3_i_1 : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of drp_req_dac0_i_1 : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of drp_req_dac1_i_1 : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \status[3]_i_2\ : label is "soft_lutpair502";
begin
  drp_wen <= \^drp_wen\;
  tile_config_done <= \^tile_config_done\;
\FSM_sequential_por_sm_state[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAFFFF"
    )
        port map (
      I0 => \FSM_sequential_por_sm_state_reg[0]\,
      I1 => tc_sm_state(1),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(0),
      I4 => \tc_enable_reg[4]\,
      I5 => \FSM_sequential_por_sm_state_reg[0]_0\(0),
      O => \FSM_sequential_tc_sm_state_reg[1]_0\
    );
\FSM_sequential_tc_sm_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1514"
    )
        port map (
      I0 => tc_sm_state(0),
      I1 => tc_sm_state(1),
      I2 => tc_sm_state(2),
      I3 => \FSM_sequential_tc_sm_state[2]_i_7_n_0\,
      O => \tc_sm_state__0\(0)
    );
\FSM_sequential_tc_sm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reset_const_i,
      I1 => dac0_reset_i,
      I2 => drp_req_dac0_reg_0(0),
      I3 => dac1_restart_i_reg_0,
      O => reset_i
    );
\FSM_sequential_tc_sm_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555551555555555"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => \FSM_sequential_tc_sm_state[2]_i_7_n_0\,
      I2 => \FSM_sequential_tc_sm_state_reg[0]_6\,
      I3 => tc_gnt_adc3,
      I4 => \tc_enable_reg[3]\,
      I5 => \FSM_sequential_tc_sm_state_reg[0]_7\,
      O => \FSM_sequential_tc_sm_state[2]_i_4_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[5]\,
      O => \FSM_sequential_tc_sm_state[2]_i_6_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tc_enable_reg[5]\,
      I1 => \tc_enable_reg[4]\,
      I2 => \tc_enable_reg[1]\,
      I3 => \tc_enable_reg[0]\,
      I4 => \tc_enable_reg[3]\,
      I5 => \tc_enable_reg[2]\,
      O => \FSM_sequential_tc_sm_state[2]_i_7_n_0\
    );
\FSM_sequential_tc_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_106,
      D => \tc_sm_state__0\(0),
      Q => tc_sm_state(0),
      R => reset_i
    );
\FSM_sequential_tc_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_106,
      D => \tc_sm_state__0\(1),
      Q => tc_sm_state(1),
      R => reset_i
    );
\FSM_sequential_tc_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_106,
      D => \tc_sm_state__0\(2),
      Q => tc_sm_state(2),
      R => reset_i
    );
adc0_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => adc0_restart_i_reg_0,
      I1 => adc0_restart_pending,
      I2 => \^tile_config_done\,
      I3 => adc0_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => adc0_restart_i_reg
    );
adc0_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => adc0_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => adc0_restart_pending_reg_0,
      O => adc0_restart_pending_reg
    );
adc1_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => adc1_restart_i_reg_0,
      I1 => adc1_restart_pending,
      I2 => \^tile_config_done\,
      I3 => adc1_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => adc1_restart_i_reg
    );
adc1_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => adc1_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => adc1_restart_pending_reg_0,
      O => adc1_restart_pending_reg
    );
adc2_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => adc2_restart_i_reg_0,
      I1 => adc2_restart_pending,
      I2 => \^tile_config_done\,
      I3 => adc2_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => adc2_restart_i_reg
    );
adc2_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => adc2_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => adc2_restart_pending_reg_0,
      O => adc2_restart_pending_reg
    );
adc3_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => adc3_restart_i_reg_0,
      I1 => adc3_restart_pending,
      I2 => \^tile_config_done\,
      I3 => adc3_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => adc3_restart_i_reg
    );
adc3_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => adc3_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => adc3_restart_pending_reg_0,
      O => adc3_restart_pending_reg
    );
dac0_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => dac0_restart_i_reg_0,
      I1 => dac0_restart_pending,
      I2 => \^tile_config_done\,
      I3 => dac0_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => dac0_restart_i_reg
    );
dac0_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => dac0_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => dac0_restart_pending_reg_0,
      O => dac0_restart_pending_reg
    );
dac1_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => dac1_restart_i_reg_0,
      I1 => dac1_restart_pending,
      I2 => \^tile_config_done\,
      I3 => dac1_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => dac1_restart_i_reg
    );
dac1_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => dac1_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => dac1_restart_pending_reg_0,
      O => dac1_restart_pending_reg
    );
\data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014005200051A80"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[5]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => \data[0]_i_1_n_0\
    );
\data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C100000000000"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => \data_index_reg_n_0_[5]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \data_index_reg_n_0_[3]\,
      O => \data[10]_i_1_n_0\
    );
\data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A24111200080000"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => \data_index_reg_n_0_[5]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[0]\,
      O => \data[11]_i_1_n_0\
    );
\data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040008000090100"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[4]\,
      I3 => \data_index_reg_n_0_[5]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[1]\,
      O => \data[12]_i_1_n_0\
    );
\data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => \data_index_reg_n_0_[5]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[3]\,
      O => \data[13]_i_1_n_0\
    );
\data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080080000000110"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[5]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \data_index_reg_n_0_[0]\,
      O => \data[14]_i_1_n_0\
    );
\data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D02002010B00"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[5]\,
      I5 => \data_index_reg_n_0_[4]\,
      O => \data[15]_i_1_n_0\
    );
\data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005600444C4BE989"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[5]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[4]\,
      O => \data[16]_i_1_n_0\
    );
\data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008203840241"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[5]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[1]\,
      O => \data[17]_i_1_n_0\
    );
\data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000068020A012914"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[5]\,
      I5 => \data_index_reg_n_0_[4]\,
      O => \data[18]_i_1_n_0\
    );
\data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A1A820010170"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[5]\,
      I5 => \data_index_reg_n_0_[4]\,
      O => \data[19]_i_1_n_0\
    );
\data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070001A00010010"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[5]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => \data[1]_i_1_n_0\
    );
\data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003F4030333CC0"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \data_index_reg_n_0_[5]\,
      O => \data[20]_i_1_n_0\
    );
\data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00F87701ABFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[5]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[4]\,
      O => \data[21]_i_1_n_0\
    );
\data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A5008002A40A0"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[5]\,
      I5 => \data_index_reg_n_0_[1]\,
      O => \data[22]_i_1_n_0\
    );
\data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002001FFFF8155"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \data_index_reg_n_0_[5]\,
      O => \data[24]_i_1_n_0\
    );
\data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00A820010155"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[5]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[4]\,
      O => \data[25]_i_1_n_0\
    );
\data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C200000000000"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => \data_index_reg_n_0_[5]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \data_index_reg_n_0_[3]\,
      O => \data[26]_i_1_n_0\
    );
\data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[5]\,
      I2 => \data_index_reg_n_0_[4]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[3]\,
      O => \data[27]_i_1_n_0\
    );
\data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0007FFF0000"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[5]\,
      I5 => \data_index_reg_n_0_[4]\,
      O => \data[28]_i_1_n_0\
    );
\data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005100000400020"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[5]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => \data[2]_i_1_n_0\
    );
\data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101028B000022000"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[5]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \data_index_reg_n_0_[0]\,
      O => \data[3]_i_1_n_0\
    );
\data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010090800800000"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[5]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \data_index_reg_n_0_[0]\,
      O => \data[4]_i_1_n_0\
    );
\data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00050400004000B8"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[5]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => \data[5]_i_1_n_0\
    );
\data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540042810B80"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[5]\,
      I5 => \data_index_reg_n_0_[4]\,
      O => \data[6]_i_1_n_0\
    );
\data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0083004000200800"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[4]\,
      I3 => \data_index_reg_n_0_[5]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[0]\,
      O => \data[7]_i_1_n_0\
    );
\data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B02044200800080"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[5]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[0]\,
      O => \data[8]_i_1_n_0\
    );
\data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000108802010340"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[5]\,
      I5 => \data_index_reg_n_0_[4]\,
      O => \data[9]_i_1_n_0\
    );
\data_index[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index_reg_n_0_[0]\,
      O => data_index(0)
    );
\data_index[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707000"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[1]\,
      O => data_index(1)
    );
\data_index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070707070000000"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => data_index(2)
    );
\data_index[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888880000000"
    )
        port map (
      I0 => \data_index[3]_i_2_n_0\,
      I1 => tc_sm_state(0),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[3]\,
      O => data_index(3)
    );
\data_index[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tc_sm_state(2),
      I1 => tc_sm_state(1),
      O => \data_index[3]_i_2_n_0\
    );
\data_index[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707000"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index[5]_i_3_n_0\,
      I4 => \data_index_reg_n_0_[4]\,
      O => data_index(4)
    );
\data_index[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070707070000000"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index[5]_i_3_n_0\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \data_index_reg_n_0_[5]\,
      O => data_index(5)
    );
\data_index[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[2]\,
      O => \data_index[5]_i_3_n_0\
    );
\data_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_97,
      D => data_index(0),
      Q => \data_index_reg_n_0_[0]\,
      R => reset_i
    );
\data_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_97,
      D => data_index(1),
      Q => \data_index_reg_n_0_[1]\,
      R => reset_i
    );
\data_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_97,
      D => data_index(2),
      Q => \data_index_reg_n_0_[2]\,
      R => reset_i
    );
\data_index_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_97,
      D => data_index(3),
      Q => \data_index_reg_n_0_[3]\,
      R => reset_i
    );
\data_index_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_97,
      D => data_index(4),
      Q => \data_index_reg_n_0_[4]\,
      R => reset_i
    );
\data_index_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_97,
      D => data_index(5),
      Q => \data_index_reg_n_0_[5]\,
      R => reset_i
    );
drp_den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A38"
    )
        port map (
      I0 => \^drp_wen\,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => reset_i,
      O => drp_den_i_1_n_0
    );
drp_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_den_i_1_n_0,
      Q => \^drp_wen\,
      R => '0'
    );
drp_req_adc0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => tc_sm_state(0),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(1),
      O => drp_req_adc0_i_1_n_0
    );
drp_req_adc0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tc_enable_reg[0]\,
      I1 => tc_sm_state(2),
      O => drp_req_adc0_i_2_n_0
    );
drp_req_adc0_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_adc0_i_2_n_0,
      Q => tc_req_adc0,
      R => reset_i
    );
drp_req_adc1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tc_enable_reg[1]\,
      I1 => tc_sm_state(2),
      O => drp_req_adc1_i_1_n_0
    );
drp_req_adc1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_adc1_i_1_n_0,
      Q => tc_req_adc1,
      R => reset_i
    );
drp_req_adc2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tc_enable_reg[2]\,
      I1 => tc_sm_state(2),
      O => drp_req_adc2_i_1_n_0
    );
drp_req_adc2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_adc2_i_1_n_0,
      Q => tc_req_adc2,
      R => reset_i
    );
drp_req_adc3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tc_enable_reg[3]\,
      I1 => tc_sm_state(2),
      O => drp_req_adc3_i_1_n_0
    );
drp_req_adc3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_adc3_i_1_n_0,
      Q => tc_req_adc3,
      R => reset_i
    );
drp_req_dac0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tc_enable_reg[4]\,
      I1 => tc_sm_state(2),
      O => drp_req_dac0_i_1_n_0
    );
drp_req_dac0_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_dac0_i_1_n_0,
      Q => tc_req_dac0,
      R => reset_i
    );
drp_req_dac1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tc_enable_reg[5]\,
      I1 => tc_sm_state(2),
      O => drp_req_dac1_i_1_n_0
    );
drp_req_dac1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_dac1_i_1_n_0,
      Q => tc_req_dac1,
      R => reset_i
    );
ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_device_rom
     port map (
      D(1 downto 0) => \tc_sm_state__0\(2 downto 1),
      E(0) => ram_n_97,
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]_0\,
      \FSM_sequential_fsm_cs_reg[0]\ => \FSM_sequential_fsm_cs_reg[0]\,
      \FSM_sequential_fsm_cs_reg[0]_0\ => \FSM_sequential_fsm_cs_reg[0]_0\,
      \FSM_sequential_fsm_cs_reg[0]_1\ => \FSM_sequential_fsm_cs_reg[0]_1\,
      \FSM_sequential_tc_sm_state[2]_i_8_0\ => \tc_enable_reg[3]\,
      \FSM_sequential_tc_sm_state[2]_i_8_1\ => \tc_enable_reg[2]\,
      \FSM_sequential_tc_sm_state[2]_i_8_2\ => \tc_enable_reg[1]\,
      \FSM_sequential_tc_sm_state[2]_i_8_3\ => \tc_enable_reg[0]\,
      \FSM_sequential_tc_sm_state_reg[0]\(0) => ram_n_106,
      \FSM_sequential_tc_sm_state_reg[0]_0\ => \FSM_sequential_tc_sm_state[2]_i_4_n_0\,
      \FSM_sequential_tc_sm_state_reg[1]\ => \tc_enable_reg[5]\,
      \FSM_sequential_tc_sm_state_reg[1]_0\ => \tc_enable_reg[4]\,
      \FSM_sequential_tc_sm_state_reg[2]\ => \FSM_sequential_tc_sm_state[2]_i_7_n_0\,
      Q(0) => Q(0),
      adc0_drpen_tc => adc0_drpen_tc,
      adc0_drprdy_tc => adc0_drprdy_tc,
      adc1_drpaddr_por(0) => adc1_drpaddr_por(0),
      adc1_drpen_tc => adc1_drpen_tc,
      adc1_drprdy_tc => adc1_drprdy_tc,
      adc2_drpaddr_por(0) => adc2_drpaddr_por(0),
      adc2_drpdi_tc(15 downto 0) => adc2_drpdi_tc(15 downto 0),
      adc2_drpen_tc => adc2_drpen_tc,
      adc2_drprdy_tc => adc2_drprdy_tc,
      adc3_drpaddr_por(0) => adc3_drpaddr_por(0),
      adc3_drpaddr_tc(3 downto 0) => adc3_drpaddr_tc(3 downto 0),
      adc3_drpdi_tc(15 downto 0) => adc3_drpdi_tc(15 downto 0),
      adc3_drpen_tc => adc3_drpen_tc,
      adc3_drprdy_tc => adc3_drprdy_tc,
      dac0_drprdy_tc => dac0_drprdy_tc,
      dac1_drpaddr_por(0) => dac1_drpaddr_por(0),
      dac1_drpdi_tc(15 downto 0) => dac1_drpdi_tc(15 downto 0),
      dac1_drpen_tc => dac1_drpen_tc,
      dac1_drprdy_tc => dac1_drprdy_tc,
      \data_index_reg[0]\ => \FSM_sequential_tc_sm_state[2]_i_6_n_0\,
      \data_index_reg[0]_0\(2 downto 0) => tc_sm_state(2 downto 0),
      \data_reg[0]_0\ => \data_reg[0]\,
      \data_reg[10]_0\ => \data_reg[10]\,
      \data_reg[11]_0\ => \data_reg[11]\,
      \data_reg[12]_0\ => \data_reg[12]\,
      \data_reg[13]_0\ => \data_reg[13]\,
      \data_reg[14]_0\ => \data_reg[14]\,
      \data_reg[15]_0\ => \data_reg[15]\,
      \data_reg[16]_0\ => \data_reg[16]\,
      \data_reg[17]_0\ => \data_reg[17]\,
      \data_reg[19]_0\ => \data_reg[19]\,
      \data_reg[1]_0\ => \data_reg[1]\,
      \data_reg[21]_0\ => \data_reg[21]\,
      \data_reg[22]_0\ => \data_reg[22]\,
      \data_reg[22]_1\(3 downto 0) => \data_reg[22]_0\(3 downto 0),
      \data_reg[22]_2\(3 downto 0) => \data_reg[22]_1\(3 downto 0),
      \data_reg[22]_3\(3 downto 0) => \data_reg[22]_2\(3 downto 0),
      \data_reg[24]_0\ => \data_reg[24]\,
      \data_reg[25]_0\ => \data_reg[25]\,
      \data_reg[25]_1\ => \data_reg[25]_0\,
      \data_reg[25]_2\ => \data_reg[25]_1\,
      \data_reg[26]_0\ => \data_reg[26]\,
      \data_reg[26]_1\ => \data_reg[26]_0\,
      \data_reg[26]_2\ => \data_reg[26]_1\,
      \data_reg[26]_3\ => \data_reg[26]_2\,
      \data_reg[26]_4\ => \data_reg[26]_3\,
      \data_reg[26]_5\ => \data_reg[26]_4\,
      \data_reg[26]_6\ => \data_reg[26]_5\,
      \data_reg[26]_7\ => \data_reg[26]_6\,
      \data_reg[26]_8\ => \data_reg[26]_7\,
      \data_reg[26]_9\ => \data_reg[26]_8\,
      \data_reg[27]_0\ => \data_reg[27]\,
      \data_reg[27]_1\ => \data_reg[27]_0\,
      \data_reg[28]_0\ => \data_reg[28]\,
      \data_reg[28]_1\ => \data_reg[28]_0\,
      \data_reg[28]_10\ => \data_reg[28]_9\,
      \data_reg[28]_11\ => \data_reg[28]_10\,
      \data_reg[28]_12\ => \data_reg[28]_11\,
      \data_reg[28]_13\ => \data_reg[28]_12\,
      \data_reg[28]_14\ => \data_reg[28]_13\,
      \data_reg[28]_15\ => \data_reg[28]_14\,
      \data_reg[28]_16\ => \data_reg[28]_15\,
      \data_reg[28]_17\ => \data_reg[28]_16\,
      \data_reg[28]_18\ => \data_reg[28]_17\,
      \data_reg[28]_19\ => \data_reg[28]_18\,
      \data_reg[28]_2\ => \data_reg[28]_1\,
      \data_reg[28]_20\ => \data_reg[28]_19\,
      \data_reg[28]_21\ => \data_reg[28]_20\,
      \data_reg[28]_22\ => \data_reg[28]_21\,
      \data_reg[28]_23\ => \data_reg[28]_22\,
      \data_reg[28]_24\(3 downto 0) => \data_reg[28]_23\(3 downto 0),
      \data_reg[28]_25\ => \data_reg[28]_24\,
      \data_reg[28]_26\(27) => \data[28]_i_1_n_0\,
      \data_reg[28]_26\(26) => \data[27]_i_1_n_0\,
      \data_reg[28]_26\(25) => \data[26]_i_1_n_0\,
      \data_reg[28]_26\(24) => \data[25]_i_1_n_0\,
      \data_reg[28]_26\(23) => \data[24]_i_1_n_0\,
      \data_reg[28]_26\(22) => \data[22]_i_1_n_0\,
      \data_reg[28]_26\(21) => \data[21]_i_1_n_0\,
      \data_reg[28]_26\(20) => \data[20]_i_1_n_0\,
      \data_reg[28]_26\(19) => \data[19]_i_1_n_0\,
      \data_reg[28]_26\(18) => \data[18]_i_1_n_0\,
      \data_reg[28]_26\(17) => \data[17]_i_1_n_0\,
      \data_reg[28]_26\(16) => \data[16]_i_1_n_0\,
      \data_reg[28]_26\(15) => \data[15]_i_1_n_0\,
      \data_reg[28]_26\(14) => \data[14]_i_1_n_0\,
      \data_reg[28]_26\(13) => \data[13]_i_1_n_0\,
      \data_reg[28]_26\(12) => \data[12]_i_1_n_0\,
      \data_reg[28]_26\(11) => \data[11]_i_1_n_0\,
      \data_reg[28]_26\(10) => \data[10]_i_1_n_0\,
      \data_reg[28]_26\(9) => \data[9]_i_1_n_0\,
      \data_reg[28]_26\(8) => \data[8]_i_1_n_0\,
      \data_reg[28]_26\(7) => \data[7]_i_1_n_0\,
      \data_reg[28]_26\(6) => \data[6]_i_1_n_0\,
      \data_reg[28]_26\(5) => \data[5]_i_1_n_0\,
      \data_reg[28]_26\(4) => \data[4]_i_1_n_0\,
      \data_reg[28]_26\(3) => \data[3]_i_1_n_0\,
      \data_reg[28]_26\(2) => \data[2]_i_1_n_0\,
      \data_reg[28]_26\(1) => \data[1]_i_1_n_0\,
      \data_reg[28]_26\(0) => \data[0]_i_1_n_0\,
      \data_reg[28]_3\ => \data_reg[28]_2\,
      \data_reg[28]_4\ => \data_reg[28]_3\,
      \data_reg[28]_5\ => \data_reg[28]_4\,
      \data_reg[28]_6\ => \data_reg[28]_5\,
      \data_reg[28]_7\ => \data_reg[28]_6\,
      \data_reg[28]_8\ => \data_reg[28]_7\,
      \data_reg[28]_9\ => \data_reg[28]_8\,
      \data_reg[2]_0\ => \data_reg[2]\,
      \data_reg[3]_0\ => \data_reg[3]\,
      \data_reg[4]_0\ => \data_reg[4]\,
      \data_reg[5]_0\ => \data_reg[5]\,
      \data_reg[6]_0\ => \data_reg[6]\,
      \data_reg[7]_0\ => \data_reg[7]\,
      \data_reg[8]_0\ => \data_reg[8]\,
      \data_reg[9]_0\ => \data_reg[9]\,
      \drp_addr_reg[10]\ => \drp_addr_reg[10]\,
      \drp_di_reg[0]\ => \drp_di_reg[0]\,
      \drp_di_reg[10]\ => \drp_di_reg[10]\,
      \drp_di_reg[11]\ => \drp_di_reg[11]\,
      \drp_di_reg[12]\ => \drp_di_reg[12]\,
      \drp_di_reg[13]\ => \drp_di_reg[13]\,
      \drp_di_reg[14]\ => \drp_di_reg[14]\,
      \drp_di_reg[15]\ => \drp_di_reg[15]\,
      \drp_di_reg[1]\ => \drp_di_reg[1]\,
      \drp_di_reg[2]\ => \drp_di_reg[2]\,
      \drp_di_reg[3]\ => \drp_di_reg[3]\,
      \drp_di_reg[4]\ => \drp_di_reg[4]\,
      \drp_di_reg[5]\ => \drp_di_reg[5]\,
      \drp_di_reg[6]\ => \drp_di_reg[6]\,
      \drp_di_reg[7]\ => \drp_di_reg[7]\,
      \drp_di_reg[8]\ => \drp_di_reg[8]\,
      \drp_di_reg[9]\ => \drp_di_reg[9]\,
      rx0_u_adc(1 downto 0) => rx0_u_adc(1 downto 0),
      rx1_u_adc(0) => rx1_u_adc(0),
      rx1_u_adc_0 => rx1_u_adc_0,
      rx1_u_adc_1(0) => rx1_u_adc_1(0),
      rx1_u_adc_2 => rx1_u_adc_2,
      rx1_u_adc_3 => rx1_u_adc_3,
      rx1_u_adc_4 => rx1_u_adc_4,
      rx2_u_adc(0) => rx2_u_adc(0),
      rx2_u_adc_0 => rx2_u_adc_0,
      rx2_u_adc_1(0) => rx2_u_adc_1(0),
      rx2_u_adc_2 => rx2_u_adc_2,
      rx2_u_adc_3 => rx2_u_adc_3,
      rx2_u_adc_4 => rx2_u_adc_4,
      rx3_u_adc => \^drp_wen\,
      rx3_u_adc_0 => rx3_u_adc,
      rx3_u_adc_1 => rx3_u_adc_0,
      rx3_u_adc_2 => rx3_u_adc_1,
      s_axi_aclk => s_axi_aclk,
      tx0_u_dac => tx0_u_dac,
      tx0_u_dac_0 => tx0_u_dac_0,
      tx0_u_dac_1(8 downto 0) => tx0_u_dac_1(8 downto 0),
      tx0_u_dac_2(15 downto 0) => tx0_u_dac_2(15 downto 0),
      tx1_u_dac => tx1_u_dac,
      tx1_u_dac_0 => tx1_u_dac_0,
      tx1_u_dac_1 => tx1_u_dac_1
    );
\status[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => tc_sm_state(0),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(1),
      O => \^tile_config_done\
    );
\tc_enable[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg026_out,
      I1 => adc0_reset_i,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => \tc_enable_reg[0]\,
      O => \FSM_sequential_tc_sm_state_reg[0]_0\
    );
\tc_enable[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg023_out,
      I1 => p_3_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => \tc_enable_reg[1]\,
      O => \FSM_sequential_tc_sm_state_reg[0]_1\
    );
\tc_enable[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg020_out,
      I1 => p_4_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => \tc_enable_reg[2]\,
      O => \FSM_sequential_tc_sm_state_reg[0]_2\
    );
\tc_enable[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg017_out,
      I1 => p_5_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => \tc_enable_reg[3]\,
      O => \FSM_sequential_tc_sm_state_reg[0]_3\
    );
\tc_enable[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg014_out,
      I1 => dac0_reset_i,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => \tc_enable_reg[4]\,
      O => \FSM_sequential_tc_sm_state_reg[0]_4\
    );
\tc_enable[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg0,
      I1 => p_8_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => \tc_enable_reg[5]\,
      O => \FSM_sequential_tc_sm_state_reg[0]_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_axi_lite_ipif is
  port (
    axi_timeout : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bank4_write : out STD_LOGIC;
    bank4_read : out STD_LOGIC;
    dac1_drp_we : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bank2_read : out STD_LOGIC;
    bank2_write : out STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bank16_write : out STD_LOGIC;
    bank16_read : out STD_LOGIC;
    adc3_drp_we : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bank14_write : out STD_LOGIC;
    bank14_read : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bank10_read : out STD_LOGIC;
    bank10_write : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bank12_read : out STD_LOGIC;
    bank12_write : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC;
    adc2_drp_we : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_4\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_5\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_6\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_7\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_8\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_9\ : out STD_LOGIC;
    \adc0_sample_rate_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus2ip_addr_reg_reg[11]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bus2ip_addr_reg_reg[14]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bus2ip_addr_reg_reg[15]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bus2ip_addr_reg_reg[16]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bus2ip_addr_reg_reg[16]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[14]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    master_reset_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[16]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[13]\ : out STD_LOGIC;
    axi_timeout_r20 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_r_reg : out STD_LOGIC;
    axi_read_req_r_reg_0 : out STD_LOGIC;
    bank13_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc2_reset : out STD_LOGIC;
    adc2_restart : out STD_LOGIC;
    bank11_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc1_reset : out STD_LOGIC;
    adc1_restart : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bank15_write : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bank9_write : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bank3_write : out STD_LOGIC_VECTOR ( 10 downto 0 );
    bank1_write : out STD_LOGIC_VECTOR ( 10 downto 0 );
    bank0_write : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_restart : out STD_LOGIC;
    adc0_restart : out STD_LOGIC;
    dac1_restart : out STD_LOGIC;
    dac0_restart : out STD_LOGIC;
    master_reset : out STD_LOGIC;
    adc3_reset : out STD_LOGIC;
    adc0_reset : out STD_LOGIC;
    dac1_reset : out STD_LOGIC;
    dac0_reset : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_rvalid_reg_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_axi_rdata_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drp_RdAck_r : in STD_LOGIC;
    axi_RdAck : in STD_LOGIC;
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]_4\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC;
    access_type_reg : in STD_LOGIC;
    dac0_drp_rdy : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_5\ : in STD_LOGIC;
    access_type_reg_0 : in STD_LOGIC;
    user_drp_drdy : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_3\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_5\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]_6\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_6\ : in STD_LOGIC;
    adc0_drp_rdy : in STD_LOGIC;
    access_type_reg_1 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]_7\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_7\ : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    \FSM_sequential_access_cs[2]_i_7\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_8\ : in STD_LOGIC;
    access_type_reg_3 : in STD_LOGIC;
    s_axi_wready_reg_i_2 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_9\ : in STD_LOGIC;
    access_type_reg_4 : in STD_LOGIC;
    s_axi_wready_reg_i_2_0 : in STD_LOGIC;
    \IP2Bus_Data[2]_i_3\ : in STD_LOGIC;
    adc32_irq_en : in STD_LOGIC;
    adc33_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_5\ : in STD_LOGIC;
    \adc3_sim_level_reg[0]\ : in STD_LOGIC;
    axi_RdAck_r_reg : in STD_LOGIC;
    axi_read_req_r_reg_1 : in STD_LOGIC;
    adc30_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_13\ : in STD_LOGIC;
    adc31_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_15_0\ : in STD_LOGIC;
    adc2_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_cmn_irq_en : in STD_LOGIC;
    adc3_cmn_irq_en_reg : in STD_LOGIC;
    \IP2Bus_Data[15]_i_24\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc30_overvol_irq : in STD_LOGIC;
    \adc3_slice0_irq_en_reg[2]\ : in STD_LOGIC;
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc3_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[11]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_read_req_r_reg_2 : in STD_LOGIC;
    adc1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[11]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc20_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_18_0\ : in STD_LOGIC;
    adc21_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_14\ : in STD_LOGIC;
    adc23_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_16\ : in STD_LOGIC;
    adc22_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_25\ : in STD_LOGIC;
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_19\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_16\ : in STD_LOGIC;
    adc1_cmn_irq_en : in STD_LOGIC;
    adc11_irq_en : in STD_LOGIC;
    adc10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_29\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_40\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_40_0\ : in STD_LOGIC;
    adc12_irq_en : in STD_LOGIC;
    adc13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_16_0\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_5_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc00_overvol_irq : in STD_LOGIC;
    adc0_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[7]_i_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dac1_do_mon : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \IP2Bus_Data[9]_i_5\ : in STD_LOGIC;
    \IP2Bus_Data[10]_i_5\ : in STD_LOGIC;
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \adc3_slice1_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[3]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dac12_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_21\ : in STD_LOGIC;
    \IP2Bus_Data_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_24\ : in STD_LOGIC;
    dac10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_20\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac11_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_9_0\ : in STD_LOGIC;
    dac1_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[11]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dac1_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[31]_i_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_read_req_r_reg_3 : in STD_LOGIC;
    axi_read_req_r_reg_4 : in STD_LOGIC;
    \IP2Bus_Data[16]_i_16\ : in STD_LOGIC;
    \IP2Bus_Data[12]_i_25\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac00_irq_en : in STD_LOGIC;
    dac01_irq_en : in STD_LOGIC;
    dac02_irq_en : in STD_LOGIC;
    \IP2Bus_Data[11]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dac0_cmn_irq_en : in STD_LOGIC;
    dac03_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_22\ : in STD_LOGIC;
    \IP2Bus_Data[7]_i_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[1]_i_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_10_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_22\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_57\ : in STD_LOGIC;
    dac0_powerup_state_irq : in STD_LOGIC;
    irq_enables : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \IP2Bus_Data[31]_i_3_3\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_2\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_2\ : in STD_LOGIC;
    \IP2Bus_Data_reg[5]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[6]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[7]\ : in STD_LOGIC;
    axi_timeout_en_reg : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_7\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_7_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \adc3_multi_band_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_12\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[31]_i_7_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_7_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    adc2_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_59\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[2]_i_16_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[2]_i_19_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[2]_i_28\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_9\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc3_cmn_en_reg[0]\ : in STD_LOGIC;
    \adc3_fifo_disable_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_48\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[2]_i_49\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac0_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_29\ : in STD_LOGIC;
    \IP2Bus_Data[9]_i_30\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_29_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_23\ : in STD_LOGIC;
    adc3_restart_reg : in STD_LOGIC;
    \adc3_start_stage_reg[0]\ : in STD_LOGIC;
    adc3_reset_reg : in STD_LOGIC;
    \IP2Bus_Data[0]_i_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[3]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_4\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_4_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_10\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_28\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_11\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_32\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_data_adc0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_16\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_21\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_21_0\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_21_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[3]_i_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_23_0\ : in STD_LOGIC;
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_63\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_overvol_irq : in STD_LOGIC;
    axi_read_req_r_reg_5 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_48\ : in STD_LOGIC;
    adc20_overvol_irq : in STD_LOGIC;
    adc10_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_26\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc01_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[15]_i_5_2\ : in STD_LOGIC;
    dac10_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_29_1\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_43\ : in STD_LOGIC;
    axi_read_req_r_reg_6 : in STD_LOGIC;
    axi_read_req_r_reg_7 : in STD_LOGIC;
    adc3_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_25\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[1]_i_15_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_22_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc3_slice2_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_39\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc1_common_stat : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_27\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[1]_i_29\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_29_0\ : in STD_LOGIC;
    adc00_disable_cal_freeze_input : in STD_LOGIC;
    \IP2Bus_Data[4]_i_18\ : in STD_LOGIC;
    axi_read_req_r_reg_8 : in STD_LOGIC;
    \IP2Bus_Data[12]_i_25_0\ : in STD_LOGIC;
    adc00_disable_cal_freeze_input_reg : in STD_LOGIC;
    \IP2Bus_Data[12]_i_25_1\ : in STD_LOGIC;
    dac1_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_12\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[0]_i_28_0\ : in STD_LOGIC;
    \IP2Bus_Data[11]_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_32_0\ : in STD_LOGIC;
    axi_read_req_r_reg_9 : in STD_LOGIC;
    \IP2Bus_Data[0]_i_16_0\ : in STD_LOGIC;
    adc0_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_23_0\ : in STD_LOGIC;
    \dac1_end_stage_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_28\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_25_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_overvol_irq : in STD_LOGIC;
    adc33_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \adc3_slice3_irq_en_reg[2]\ : in STD_LOGIC;
    axi_read_req_r_reg_10 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_59_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_overvol_irq : in STD_LOGIC;
    adc13_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_27_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc03_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_11_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_30\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_45\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_12_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac03_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc23_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac00_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_24_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[14]_i_34\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_60\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc21_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_60_0\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_39\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_39\ : in STD_LOGIC;
    adc21_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_40\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_44\ : in STD_LOGIC;
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_26_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_46\ : in STD_LOGIC;
    adc11_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_26_1\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_43\ : in STD_LOGIC;
    dac12_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac01_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc31_overvol_irq : in STD_LOGIC;
    adc01_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac11_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_11_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    signal_lost : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[1]_i_43\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[0]_i_6\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_6_0\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_3\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_5\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_18\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_timeout_r : in STD_LOGIC;
    \IP2Bus_Data[31]_i_28_0\ : in STD_LOGIC;
    axi_read_req_r : in STD_LOGIC;
    axi_read_req_tog : in STD_LOGIC;
    \IP2Bus_Data[0]_i_17\ : in STD_LOGIC;
    adc00_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_14\ : in STD_LOGIC;
    adc01_irq_en : in STD_LOGIC;
    adc0_powerup_state_irq : in STD_LOGIC;
    adc0_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_10\ : in STD_LOGIC;
    adc03_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_10\ : in STD_LOGIC;
    adc02_irq_en : in STD_LOGIC;
    axi_read_req_r_0 : in STD_LOGIC;
    axi_read_req_tog_reg : in STD_LOGIC;
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_overvol_irq : in STD_LOGIC;
    \adc3_sample_rate_reg[0]\ : in STD_LOGIC;
    \adc3_ref_clk_freq_reg[0]\ : in STD_LOGIC;
    axi_read_req_r_reg_11 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_33\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_42\ : in STD_LOGIC;
    s_axi_wready_reg_i_2_1 : in STD_LOGIC;
    s_axi_wready_reg_i_2_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_axi_lite_ipif;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_axi_lite_ipif is
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
begin
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
I_SLAVE_ATTACHMENT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_slave_attachment
     port map (
      D(1 downto 0) => D(1 downto 0),
      \DATA_PHASE_WDT.data_timeout_reg_0\ => axi_timeout,
      E(0) => E(0),
      \FSM_onehot_state_reg[0]\(1 downto 0) => \FSM_onehot_state_reg[0]\(1 downto 0),
      \FSM_onehot_state_reg[0]_0\(1 downto 0) => \FSM_onehot_state_reg[0]_0\(1 downto 0),
      \FSM_onehot_state_reg[0]_1\(1 downto 0) => \FSM_onehot_state_reg[0]_1\(1 downto 0),
      \FSM_onehot_state_reg[0]_2\(1 downto 0) => \FSM_onehot_state_reg[0]_2\(1 downto 0),
      \FSM_onehot_state_reg[0]_3\(1 downto 0) => \FSM_onehot_state_reg[0]_3\(1 downto 0),
      \FSM_onehot_state_reg[0]_4\ => \FSM_onehot_state_reg[0]_4\,
      \FSM_onehot_state_reg[0]_5\ => \FSM_onehot_state_reg[0]_5\,
      \FSM_onehot_state_reg[0]_6\ => \FSM_onehot_state_reg[0]_6\,
      \FSM_onehot_state_reg[0]_7\ => \FSM_onehot_state_reg[0]_7\,
      \FSM_onehot_state_reg[0]_8\ => \FSM_onehot_state_reg[0]_8\,
      \FSM_onehot_state_reg[0]_9\ => \FSM_onehot_state_reg[0]_9\,
      \FSM_onehot_state_reg[1]\(1 downto 0) => \FSM_onehot_state_reg[1]\(1 downto 0),
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]_0\,
      \FSM_onehot_state_reg[1]_1\ => \FSM_onehot_state_reg[1]_1\,
      \FSM_onehot_state_reg[1]_2\(1 downto 0) => \FSM_onehot_state_reg[1]_2\(1 downto 0),
      \FSM_onehot_state_reg[1]_3\ => \FSM_onehot_state_reg[1]_3\,
      \FSM_onehot_state_reg[1]_4\(1 downto 0) => \FSM_onehot_state_reg[1]_4\(1 downto 0),
      \FSM_onehot_state_reg[1]_5\ => \FSM_onehot_state_reg[1]_5\,
      \FSM_onehot_state_reg[1]_6\ => \FSM_onehot_state_reg[1]_6\,
      \FSM_onehot_state_reg[1]_7\ => \FSM_onehot_state_reg[1]_7\,
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]\,
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_0\,
      \FSM_onehot_state_reg[3]_1\ => \FSM_onehot_state_reg[3]_1\,
      \FSM_onehot_state_reg[4]\ => \FSM_onehot_state_reg[4]\,
      \FSM_onehot_state_reg[4]_0\ => \FSM_onehot_state_reg[4]_0\,
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_1\,
      \FSM_onehot_state_reg[4]_2\ => \FSM_onehot_state_reg[4]_2\,
      \FSM_onehot_state_reg[4]_3\(1 downto 0) => \FSM_onehot_state_reg[4]_3\(1 downto 0),
      \FSM_onehot_state_reg[4]_4\ => \FSM_onehot_state_reg[4]_4\,
      \FSM_onehot_state_reg[4]_5\ => \FSM_onehot_state_reg[4]_5\,
      \FSM_onehot_state_reg[4]_6\ => \FSM_onehot_state_reg[4]_6\,
      \FSM_onehot_state_reg[4]_7\ => \FSM_onehot_state_reg[4]_7\,
      \FSM_onehot_state_reg[4]_8\ => \FSM_onehot_state_reg[4]_8\,
      \FSM_onehot_state_reg[4]_9\ => \FSM_onehot_state_reg[4]_9\,
      \FSM_sequential_access_cs[2]_i_7\ => \FSM_sequential_access_cs[2]_i_7\,
      \FSM_sequential_fsm_cs_reg[1]\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[1]_0\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]_0\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[2]\(3 downto 0) => \FSM_sequential_fsm_cs_reg[2]\(3 downto 0),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ => bank4_read,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ => bank16_read,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\(0),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ => \bus2ip_addr_reg_reg[11]_0\(3),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\(1) => \bus2ip_addr_reg_reg[11]_0\(2),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\(0) => \bus2ip_addr_reg_reg[11]_0\(0),
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ => bank4_write,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ => bank16_write,
      \IP2Bus_Data[0]_i_10\ => \IP2Bus_Data[0]_i_10\,
      \IP2Bus_Data[0]_i_11\ => \IP2Bus_Data[0]_i_11\,
      \IP2Bus_Data[0]_i_13\ => \IP2Bus_Data[0]_i_13\,
      \IP2Bus_Data[0]_i_14\(1 downto 0) => \IP2Bus_Data[0]_i_14\(1 downto 0),
      \IP2Bus_Data[0]_i_16\ => \IP2Bus_Data[0]_i_16\,
      \IP2Bus_Data[0]_i_16_0\ => \IP2Bus_Data[0]_i_16_0\,
      \IP2Bus_Data[0]_i_17\ => \IP2Bus_Data[0]_i_17\,
      \IP2Bus_Data[0]_i_18\ => \IP2Bus_Data[0]_i_18\,
      \IP2Bus_Data[0]_i_2\ => \IP2Bus_Data[0]_i_2\,
      \IP2Bus_Data[0]_i_20\ => \IP2Bus_Data[0]_i_20\,
      \IP2Bus_Data[0]_i_21\ => \IP2Bus_Data[0]_i_21\,
      \IP2Bus_Data[0]_i_21_0\ => \IP2Bus_Data[0]_i_21_0\,
      \IP2Bus_Data[0]_i_22\ => \IP2Bus_Data[0]_i_22\,
      \IP2Bus_Data[0]_i_23\ => \IP2Bus_Data[0]_i_23\,
      \IP2Bus_Data[0]_i_23_0\ => \IP2Bus_Data[0]_i_23_0\,
      \IP2Bus_Data[0]_i_25\ => \IP2Bus_Data[0]_i_25\,
      \IP2Bus_Data[0]_i_28\(1 downto 0) => \IP2Bus_Data[0]_i_28\(1 downto 0),
      \IP2Bus_Data[0]_i_28_0\ => \IP2Bus_Data[0]_i_28_0\,
      \IP2Bus_Data[0]_i_29\ => \IP2Bus_Data[0]_i_29\,
      \IP2Bus_Data[0]_i_32\(1 downto 0) => \IP2Bus_Data[0]_i_32\(1 downto 0),
      \IP2Bus_Data[0]_i_32_0\ => \IP2Bus_Data[0]_i_32_0\,
      \IP2Bus_Data[0]_i_4\ => \IP2Bus_Data[0]_i_4\,
      \IP2Bus_Data[0]_i_4_0\ => \IP2Bus_Data[0]_i_4_0\,
      \IP2Bus_Data[0]_i_6\ => \IP2Bus_Data[0]_i_6\,
      \IP2Bus_Data[0]_i_6_0\ => \IP2Bus_Data[0]_i_6_0\,
      \IP2Bus_Data[10]_i_5\ => \IP2Bus_Data[10]_i_5\,
      \IP2Bus_Data[11]_i_14\(3 downto 0) => \IP2Bus_Data[11]_i_14\(3 downto 0),
      \IP2Bus_Data[11]_i_3\(3 downto 0) => \IP2Bus_Data[11]_i_3\(3 downto 0),
      \IP2Bus_Data[11]_i_4\(3 downto 0) => \IP2Bus_Data[11]_i_4\(3 downto 0),
      \IP2Bus_Data[11]_i_5\(3 downto 0) => \IP2Bus_Data[11]_i_5\(3 downto 0),
      \IP2Bus_Data[11]_i_5_0\(3 downto 0) => \IP2Bus_Data[11]_i_5_0\(3 downto 0),
      \IP2Bus_Data[12]_i_25\ => \IP2Bus_Data[12]_i_25\,
      \IP2Bus_Data[12]_i_25_0\ => \IP2Bus_Data[12]_i_25_0\,
      \IP2Bus_Data[12]_i_25_1\ => \IP2Bus_Data[12]_i_25_1\,
      \IP2Bus_Data[14]_i_34\ => \IP2Bus_Data[14]_i_34\,
      \IP2Bus_Data[14]_i_39\ => \IP2Bus_Data[14]_i_39\,
      \IP2Bus_Data[14]_i_43\ => \IP2Bus_Data[14]_i_43\,
      \IP2Bus_Data[15]_i_11\(1 downto 0) => \IP2Bus_Data[15]_i_11\(1 downto 0),
      \IP2Bus_Data[15]_i_11_0\(1 downto 0) => \IP2Bus_Data[15]_i_11_0\(1 downto 0),
      \IP2Bus_Data[15]_i_11_1\(1 downto 0) => \IP2Bus_Data[15]_i_11_1\(1 downto 0),
      \IP2Bus_Data[15]_i_12\(15 downto 0) => \IP2Bus_Data[15]_i_12\(15 downto 0),
      \IP2Bus_Data[15]_i_12_0\(1 downto 0) => \IP2Bus_Data[15]_i_12_0\(1 downto 0),
      \IP2Bus_Data[15]_i_13\(1 downto 0) => \IP2Bus_Data[15]_i_13\(1 downto 0),
      \IP2Bus_Data[15]_i_17\(3 downto 0) => \IP2Bus_Data[15]_i_17\(3 downto 0),
      \IP2Bus_Data[15]_i_2\(1 downto 0) => \IP2Bus_Data[15]_i_2\(1 downto 0),
      \IP2Bus_Data[15]_i_21\(3 downto 0) => \IP2Bus_Data[15]_i_21\(3 downto 0),
      \IP2Bus_Data[15]_i_22\(3 downto 0) => \IP2Bus_Data[15]_i_22\(3 downto 0),
      \IP2Bus_Data[15]_i_22_0\(3 downto 0) => \IP2Bus_Data[15]_i_22_0\(3 downto 0),
      \IP2Bus_Data[15]_i_24\(3 downto 0) => \IP2Bus_Data[15]_i_24\(3 downto 0),
      \IP2Bus_Data[15]_i_24_0\(3 downto 0) => \IP2Bus_Data[15]_i_24_0\(3 downto 0),
      \IP2Bus_Data[15]_i_25\(15 downto 0) => \IP2Bus_Data[15]_i_25\(15 downto 0),
      \IP2Bus_Data[15]_i_25_0\(3 downto 0) => \IP2Bus_Data[15]_i_25_0\(3 downto 0),
      \IP2Bus_Data[15]_i_26\(2 downto 0) => \IP2Bus_Data[15]_i_26\(2 downto 0),
      \IP2Bus_Data[15]_i_26_0\(3 downto 0) => \IP2Bus_Data[15]_i_26_0\(3 downto 0),
      \IP2Bus_Data[15]_i_26_1\ => \IP2Bus_Data[15]_i_26_1\,
      \IP2Bus_Data[15]_i_27\(15 downto 0) => \IP2Bus_Data[15]_i_27\(15 downto 0),
      \IP2Bus_Data[15]_i_27_0\(3 downto 0) => \IP2Bus_Data[15]_i_27_0\(3 downto 0),
      \IP2Bus_Data[15]_i_29\ => \IP2Bus_Data[15]_i_29\,
      \IP2Bus_Data[15]_i_29_0\ => \IP2Bus_Data[15]_i_29_0\,
      \IP2Bus_Data[15]_i_29_1\ => \IP2Bus_Data[15]_i_29_1\,
      \IP2Bus_Data[15]_i_30\(1 downto 0) => \IP2Bus_Data[15]_i_30\(1 downto 0),
      \IP2Bus_Data[15]_i_33\ => \IP2Bus_Data[15]_i_33\,
      \IP2Bus_Data[15]_i_43\ => \IP2Bus_Data[15]_i_43\,
      \IP2Bus_Data[15]_i_45\(1 downto 0) => \IP2Bus_Data[15]_i_45\(1 downto 0),
      \IP2Bus_Data[15]_i_48\ => \IP2Bus_Data[15]_i_48\,
      \IP2Bus_Data[15]_i_5\(3 downto 0) => \IP2Bus_Data[15]_i_5\(3 downto 0),
      \IP2Bus_Data[15]_i_59\(15 downto 0) => \IP2Bus_Data[15]_i_59\(15 downto 0),
      \IP2Bus_Data[15]_i_59_0\(3 downto 0) => \IP2Bus_Data[15]_i_59_0\(3 downto 0),
      \IP2Bus_Data[15]_i_5_0\(15 downto 0) => \IP2Bus_Data[15]_i_5_0\(15 downto 0),
      \IP2Bus_Data[15]_i_5_1\(3 downto 0) => \IP2Bus_Data[15]_i_5_1\(3 downto 0),
      \IP2Bus_Data[15]_i_5_2\ => \IP2Bus_Data[15]_i_5_2\,
      \IP2Bus_Data[15]_i_60\(3 downto 0) => \IP2Bus_Data[15]_i_60\(3 downto 0),
      \IP2Bus_Data[15]_i_60_0\ => \IP2Bus_Data[15]_i_60_0\,
      \IP2Bus_Data[15]_i_63\(3 downto 0) => \IP2Bus_Data[15]_i_63\(3 downto 0),
      \IP2Bus_Data[15]_i_7\(3 downto 0) => \IP2Bus_Data[15]_i_7\(3 downto 0),
      \IP2Bus_Data[15]_i_9\(15 downto 0) => \IP2Bus_Data[15]_i_9\(15 downto 0),
      \IP2Bus_Data[16]_i_16\ => \IP2Bus_Data[16]_i_16\,
      \IP2Bus_Data[1]_i_10\(1 downto 0) => \IP2Bus_Data[1]_i_10\(1 downto 0),
      \IP2Bus_Data[1]_i_10_0\ => \IP2Bus_Data[1]_i_10_0\,
      \IP2Bus_Data[1]_i_14\ => \IP2Bus_Data[1]_i_14\,
      \IP2Bus_Data[1]_i_15\(1 downto 0) => \IP2Bus_Data[1]_i_15\(1 downto 0),
      \IP2Bus_Data[1]_i_15_0\ => \IP2Bus_Data[1]_i_15_0\,
      \IP2Bus_Data[1]_i_15_1\(1 downto 0) => \IP2Bus_Data[1]_i_15_1\(1 downto 0),
      \IP2Bus_Data[1]_i_18\(1 downto 0) => \IP2Bus_Data[1]_i_18\(1 downto 0),
      \IP2Bus_Data[1]_i_18_0\ => \IP2Bus_Data[1]_i_18_0\,
      \IP2Bus_Data[1]_i_2\ => \IP2Bus_Data[1]_i_2\,
      \IP2Bus_Data[1]_i_29\(1 downto 0) => \IP2Bus_Data[1]_i_29\(1 downto 0),
      \IP2Bus_Data[1]_i_29_0\ => \IP2Bus_Data[1]_i_29_0\,
      \IP2Bus_Data[1]_i_3\ => \IP2Bus_Data[1]_i_3\,
      \IP2Bus_Data[1]_i_39\(1 downto 0) => \IP2Bus_Data[1]_i_39\(1 downto 0),
      \IP2Bus_Data[1]_i_4\(1 downto 0) => \IP2Bus_Data[1]_i_4\(1 downto 0),
      \IP2Bus_Data[1]_i_40\(1 downto 0) => \IP2Bus_Data[1]_i_40\(1 downto 0),
      \IP2Bus_Data[1]_i_40_0\ => \IP2Bus_Data[1]_i_40_0\,
      \IP2Bus_Data[1]_i_43\(1 downto 0) => \IP2Bus_Data[1]_i_43\(1 downto 0),
      \IP2Bus_Data[1]_i_9\(1 downto 0) => \IP2Bus_Data[1]_i_9\(1 downto 0),
      \IP2Bus_Data[1]_i_9_0\ => \IP2Bus_Data[1]_i_9_0\,
      \IP2Bus_Data[2]_i_10\ => \IP2Bus_Data[2]_i_10\,
      \IP2Bus_Data[2]_i_12\(2 downto 0) => \IP2Bus_Data[2]_i_12\(2 downto 0),
      \IP2Bus_Data[2]_i_16\ => \IP2Bus_Data[2]_i_16\,
      \IP2Bus_Data[2]_i_16_0\(2 downto 0) => \IP2Bus_Data[2]_i_16_0\(2 downto 0),
      \IP2Bus_Data[2]_i_19\ => \IP2Bus_Data[2]_i_19\,
      \IP2Bus_Data[2]_i_19_0\(2 downto 0) => \IP2Bus_Data[2]_i_19_0\(2 downto 0),
      \IP2Bus_Data[2]_i_21\ => \IP2Bus_Data[2]_i_21\,
      \IP2Bus_Data[2]_i_21_0\(1 downto 0) => \IP2Bus_Data[2]_i_21_0\(1 downto 0),
      \IP2Bus_Data[2]_i_22\ => \IP2Bus_Data[2]_i_22\,
      \IP2Bus_Data[2]_i_28\(2 downto 0) => \IP2Bus_Data[2]_i_28\(2 downto 0),
      \IP2Bus_Data[2]_i_3\ => \IP2Bus_Data[2]_i_3\,
      \IP2Bus_Data[2]_i_39\ => \IP2Bus_Data[2]_i_39\,
      \IP2Bus_Data[2]_i_42\ => \IP2Bus_Data[2]_i_42\,
      \IP2Bus_Data[2]_i_46\ => \IP2Bus_Data[2]_i_46\,
      \IP2Bus_Data[2]_i_48\(2 downto 0) => \IP2Bus_Data[2]_i_48\(2 downto 0),
      \IP2Bus_Data[2]_i_49\(2 downto 0) => \IP2Bus_Data[2]_i_49\(2 downto 0),
      \IP2Bus_Data[2]_i_5\ => \IP2Bus_Data[2]_i_5\,
      \IP2Bus_Data[31]_i_28\ => \IP2Bus_Data[31]_i_28\,
      \IP2Bus_Data[31]_i_28_0\ => \IP2Bus_Data[31]_i_28_0\,
      \IP2Bus_Data[31]_i_3\(31 downto 0) => \IP2Bus_Data[31]_i_3\(31 downto 0),
      \IP2Bus_Data[31]_i_3_0\(31 downto 0) => \IP2Bus_Data[31]_i_3_0\(31 downto 0),
      \IP2Bus_Data[31]_i_3_1\(31 downto 0) => \IP2Bus_Data[31]_i_3_1\(31 downto 0),
      \IP2Bus_Data[31]_i_3_2\(31 downto 0) => \IP2Bus_Data[31]_i_3_2\(31 downto 0),
      \IP2Bus_Data[31]_i_3_3\ => \IP2Bus_Data[31]_i_3_3\,
      \IP2Bus_Data[31]_i_5\(31 downto 0) => \IP2Bus_Data[31]_i_5\(31 downto 0),
      \IP2Bus_Data[31]_i_5_0\(31 downto 0) => \IP2Bus_Data[31]_i_5_0\(31 downto 0),
      \IP2Bus_Data[31]_i_7\(31 downto 0) => \IP2Bus_Data[31]_i_7\(31 downto 0),
      \IP2Bus_Data[31]_i_7_0\(31 downto 0) => \IP2Bus_Data[31]_i_7_0\(31 downto 0),
      \IP2Bus_Data[31]_i_7_1\(31 downto 0) => \IP2Bus_Data[31]_i_7_1\(31 downto 0),
      \IP2Bus_Data[31]_i_7_2\(31 downto 0) => \IP2Bus_Data[31]_i_7_2\(31 downto 0),
      \IP2Bus_Data[3]_i_10\ => \IP2Bus_Data[3]_i_10\,
      \IP2Bus_Data[3]_i_14\ => \IP2Bus_Data[3]_i_14\,
      \IP2Bus_Data[3]_i_14_0\(3 downto 0) => \IP2Bus_Data[3]_i_14_0\(3 downto 0),
      \IP2Bus_Data[3]_i_16\ => \IP2Bus_Data[3]_i_16\,
      \IP2Bus_Data[3]_i_16_0\ => \IP2Bus_Data[3]_i_16_0\,
      \IP2Bus_Data[3]_i_23\(3 downto 0) => \IP2Bus_Data[3]_i_23\(3 downto 0),
      \IP2Bus_Data[3]_i_23_0\ => \IP2Bus_Data[3]_i_23_0\,
      \IP2Bus_Data[3]_i_24\ => \IP2Bus_Data[3]_i_24\,
      \IP2Bus_Data[3]_i_3\(3 downto 0) => \IP2Bus_Data[3]_i_3\(3 downto 0),
      \IP2Bus_Data[3]_i_40\ => \IP2Bus_Data[3]_i_40\,
      \IP2Bus_Data[3]_i_44\ => \IP2Bus_Data[3]_i_44\,
      \IP2Bus_Data[3]_i_5\ => \IP2Bus_Data[3]_i_5\,
      \IP2Bus_Data[3]_i_57\ => \IP2Bus_Data[3]_i_57\,
      \IP2Bus_Data[3]_i_5_0\(3 downto 0) => \IP2Bus_Data[3]_i_5_0\(3 downto 0),
      \IP2Bus_Data[3]_i_6\(3 downto 0) => \IP2Bus_Data[3]_i_6\(3 downto 0),
      \IP2Bus_Data[4]_i_18\ => \IP2Bus_Data[4]_i_18\,
      \IP2Bus_Data[4]_i_2\ => \IP2Bus_Data[4]_i_2\,
      \IP2Bus_Data[7]_i_3\(7 downto 0) => \IP2Bus_Data[7]_i_3\(7 downto 0),
      \IP2Bus_Data[7]_i_4\(7 downto 0) => \IP2Bus_Data[7]_i_4\(7 downto 0),
      \IP2Bus_Data[9]_i_30\ => \IP2Bus_Data[9]_i_30\,
      \IP2Bus_Data[9]_i_5\ => \IP2Bus_Data[9]_i_5\,
      \IP2Bus_Data_reg[15]\(15 downto 0) => \IP2Bus_Data_reg[15]\(15 downto 0),
      \IP2Bus_Data_reg[31]\(31 downto 0) => \IP2Bus_Data_reg[31]\(31 downto 0),
      \IP2Bus_Data_reg[31]_0\(31 downto 0) => \IP2Bus_Data_reg[31]_0\(31 downto 0),
      \IP2Bus_Data_reg[5]\ => \IP2Bus_Data_reg[5]\,
      \IP2Bus_Data_reg[6]\ => \IP2Bus_Data_reg[6]\,
      \IP2Bus_Data_reg[7]\ => \IP2Bus_Data_reg[7]\,
      Q(10 downto 0) => Q(10 downto 0),
      SR(0) => SR(0),
      access_type_reg => access_type_reg,
      access_type_reg_0 => access_type_reg_0,
      access_type_reg_1 => access_type_reg_1,
      access_type_reg_2 => access_type_reg_2,
      access_type_reg_3 => access_type_reg_3,
      access_type_reg_4 => access_type_reg_4,
      adc00_disable_cal_freeze_input => adc00_disable_cal_freeze_input,
      adc00_disable_cal_freeze_input_reg => adc00_disable_cal_freeze_input_reg,
      adc00_irq_en => adc00_irq_en,
      adc00_irq_sync(2 downto 0) => adc00_irq_sync(2 downto 0),
      adc00_overvol_irq => adc00_overvol_irq,
      adc01_irq_en => adc01_irq_en,
      adc01_irq_sync(1 downto 0) => adc01_irq_sync(1 downto 0),
      adc01_overvol_irq => adc01_overvol_irq,
      adc02_irq_en => adc02_irq_en,
      adc02_irq_sync(2 downto 0) => adc02_irq_sync(2 downto 0),
      adc02_overvol_irq => adc02_overvol_irq,
      adc03_irq_en => adc03_irq_en,
      adc03_irq_sync(2 downto 0) => adc03_irq_sync(2 downto 0),
      adc03_overvol_irq => adc03_overvol_irq,
      adc0_cmn_irq_en => adc0_cmn_irq_en,
      adc0_common_stat(15 downto 0) => adc0_common_stat(15 downto 0),
      adc0_do_mon(15 downto 0) => adc0_do_mon(15 downto 0),
      adc0_done => adc0_done,
      adc0_drp_rdy => adc0_drp_rdy,
      adc0_powerup_state_irq => adc0_powerup_state_irq,
      adc0_reset => adc0_reset,
      adc0_restart => adc0_restart,
      \adc0_sample_rate_reg[31]\(31 downto 0) => \adc0_sample_rate_reg[31]\(31 downto 0),
      adc10_irq_en => adc10_irq_en,
      adc10_irq_sync(1 downto 0) => adc10_irq_sync(1 downto 0),
      adc10_overvol_irq => adc10_overvol_irq,
      adc11_irq_en => adc11_irq_en,
      adc11_irq_sync(2 downto 0) => adc11_irq_sync(2 downto 0),
      adc11_overvol_irq => adc11_overvol_irq,
      adc12_irq_en => adc12_irq_en,
      adc13_irq_en => adc13_irq_en,
      adc13_irq_sync(2 downto 0) => adc13_irq_sync(2 downto 0),
      adc13_overvol_irq => adc13_overvol_irq,
      adc1_cmn_irq_en => adc1_cmn_irq_en,
      adc1_common_stat(15 downto 0) => adc1_common_stat(15 downto 0),
      adc1_do_mon(15 downto 0) => adc1_do_mon(15 downto 0),
      adc1_reset => adc1_reset,
      adc1_restart => adc1_restart,
      adc20_irq_en => adc20_irq_en,
      adc20_irq_sync(2 downto 0) => adc20_irq_sync(2 downto 0),
      adc20_overvol_irq => adc20_overvol_irq,
      adc21_irq_en => adc21_irq_en,
      adc21_irq_sync(2 downto 0) => adc21_irq_sync(2 downto 0),
      adc21_overvol_irq => adc21_overvol_irq,
      adc22_irq_en => adc22_irq_en,
      adc23_irq_en => adc23_irq_en,
      adc23_irq_sync(2 downto 0) => adc23_irq_sync(2 downto 0),
      adc23_overvol_irq => adc23_overvol_irq,
      adc2_cmn_irq_en => adc2_cmn_irq_en,
      adc2_common_stat(15 downto 0) => adc2_common_stat(15 downto 0),
      adc2_do_mon(15 downto 0) => adc2_do_mon(15 downto 0),
      adc2_drp_we => adc2_drp_we,
      adc2_reset => adc2_reset,
      adc2_restart => adc2_restart,
      adc30_irq_en => adc30_irq_en,
      adc30_irq_sync(2 downto 0) => adc30_irq_sync(2 downto 0),
      adc30_overvol_irq => adc30_overvol_irq,
      adc31_irq_en => adc31_irq_en,
      adc31_irq_sync(2 downto 0) => adc31_irq_sync(2 downto 0),
      adc31_overvol_irq => adc31_overvol_irq,
      adc32_irq_en => adc32_irq_en,
      adc32_irq_sync(1 downto 0) => adc32_irq_sync(1 downto 0),
      adc32_overvol_irq => adc32_overvol_irq,
      adc33_irq_en => adc33_irq_en,
      adc33_irq_sync(2 downto 0) => adc33_irq_sync(2 downto 0),
      adc33_overvol_irq => adc33_overvol_irq,
      \adc3_cmn_en_reg[0]\ => \adc3_cmn_en_reg[0]\,
      adc3_cmn_irq_en => adc3_cmn_irq_en,
      adc3_cmn_irq_en_reg => adc3_cmn_irq_en_reg,
      adc3_common_stat(15 downto 0) => adc3_common_stat(15 downto 0),
      adc3_do_mon(15 downto 0) => adc3_do_mon(15 downto 0),
      adc3_drp_we => adc3_drp_we,
      \adc3_fifo_disable_reg[0]\ => \adc3_fifo_disable_reg[0]\,
      \adc3_multi_band_reg[0]\ => \adc3_multi_band_reg[0]\,
      \adc3_ref_clk_freq_reg[0]\ => \adc3_ref_clk_freq_reg[0]\,
      adc3_reset => adc3_reset,
      adc3_reset_reg => adc3_reset_reg,
      adc3_restart => adc3_restart,
      adc3_restart_reg => adc3_restart_reg,
      \adc3_sample_rate_reg[0]\ => \adc3_sample_rate_reg[0]\,
      \adc3_sim_level_reg[0]\ => \adc3_sim_level_reg[0]\,
      \adc3_slice0_irq_en_reg[2]\ => \adc3_slice0_irq_en_reg[2]\,
      \adc3_slice1_irq_en_reg[2]\ => \adc3_slice1_irq_en_reg[2]\,
      \adc3_slice2_irq_en_reg[2]\ => \adc3_slice2_irq_en_reg[2]\,
      \adc3_slice3_irq_en_reg[2]\ => \adc3_slice3_irq_en_reg[2]\,
      \adc3_start_stage_reg[0]\ => \adc3_start_stage_reg[0]\,
      axi_RdAck => axi_RdAck,
      axi_RdAck_r_reg => axi_RdAck_r_reg,
      axi_read_req_r => axi_read_req_r,
      axi_read_req_r_0 => axi_read_req_r_0,
      axi_read_req_r_reg => axi_read_req_r_reg,
      axi_read_req_r_reg_0 => axi_read_req_r_reg_0,
      axi_read_req_r_reg_1 => axi_read_req_r_reg_1,
      axi_read_req_r_reg_10 => axi_read_req_r_reg_10,
      axi_read_req_r_reg_11 => axi_read_req_r_reg_11,
      axi_read_req_r_reg_2 => axi_read_req_r_reg_2,
      axi_read_req_r_reg_3 => axi_read_req_r_reg_3,
      axi_read_req_r_reg_4 => axi_read_req_r_reg_4,
      axi_read_req_r_reg_5 => axi_read_req_r_reg_5,
      axi_read_req_r_reg_6 => axi_read_req_r_reg_6,
      axi_read_req_r_reg_7 => axi_read_req_r_reg_7,
      axi_read_req_r_reg_8 => axi_read_req_r_reg_8,
      axi_read_req_r_reg_9 => axi_read_req_r_reg_9,
      axi_read_req_tog => axi_read_req_tog,
      axi_read_req_tog_reg => axi_read_req_tog_reg,
      axi_timeout_en_reg => axi_timeout_en_reg,
      axi_timeout_r => axi_timeout_r,
      axi_timeout_r20 => axi_timeout_r20,
      bank0_write(1 downto 0) => bank0_write(1 downto 0),
      bank11_write(11 downto 0) => bank11_write(11 downto 0),
      bank13_write(11 downto 0) => bank13_write(11 downto 0),
      bank15_write(11 downto 0) => bank15_write(11 downto 0),
      bank1_write(10 downto 0) => bank1_write(10 downto 0),
      bank3_write(10 downto 0) => bank3_write(10 downto 0),
      bank9_write(12 downto 0) => bank9_write(12 downto 0),
      \bus2ip_addr_reg_reg[11]_0\ => \bus2ip_addr_reg_reg[11]\,
      \bus2ip_addr_reg_reg[11]_1\ => \bus2ip_addr_reg_reg[11]_0\(1),
      \bus2ip_addr_reg_reg[11]_2\ => \bus2ip_addr_reg_reg[11]_0\(4),
      \bus2ip_addr_reg_reg[13]_0\ => \bus2ip_addr_reg_reg[13]\,
      \bus2ip_addr_reg_reg[14]_0\ => bank14_write,
      \bus2ip_addr_reg_reg[14]_1\ => bank14_read,
      \bus2ip_addr_reg_reg[14]_10\(2) => \bus2ip_addr_reg_reg[16]\(4),
      \bus2ip_addr_reg_reg[14]_10\(1 downto 0) => \bus2ip_addr_reg_reg[16]\(1 downto 0),
      \bus2ip_addr_reg_reg[14]_2\ => bank12_read,
      \bus2ip_addr_reg_reg[14]_3\ => bank12_write,
      \bus2ip_addr_reg_reg[14]_4\ => \bus2ip_addr_reg_reg[14]\(1),
      \bus2ip_addr_reg_reg[14]_5\(0) => \bus2ip_addr_reg_reg[14]_0\(1),
      \bus2ip_addr_reg_reg[14]_6\ => \bus2ip_addr_reg_reg[14]_1\,
      \bus2ip_addr_reg_reg[14]_7\ => \bus2ip_addr_reg_reg[14]\(3),
      \bus2ip_addr_reg_reg[14]_8\ => \bus2ip_addr_reg_reg[14]\(2),
      \bus2ip_addr_reg_reg[14]_9\(1) => \bus2ip_addr_reg_reg[14]\(4),
      \bus2ip_addr_reg_reg[14]_9\(0) => \bus2ip_addr_reg_reg[14]\(0),
      \bus2ip_addr_reg_reg[15]_0\ => \bus2ip_addr_reg_reg[15]\,
      \bus2ip_addr_reg_reg[15]_1\ => \bus2ip_addr_reg_reg[15]_0\,
      \bus2ip_addr_reg_reg[15]_2\(4 downto 0) => \bus2ip_addr_reg_reg[15]_1\(4 downto 0),
      \bus2ip_addr_reg_reg[16]_0\ => bank2_read,
      \bus2ip_addr_reg_reg[16]_1\ => bank2_write,
      \bus2ip_addr_reg_reg[16]_10\(0) => \bus2ip_addr_reg_reg[16]_2\(0),
      \bus2ip_addr_reg_reg[16]_2\ => bank10_read,
      \bus2ip_addr_reg_reg[16]_3\ => bank10_write,
      \bus2ip_addr_reg_reg[16]_4\ => \bus2ip_addr_reg_reg[16]\(2),
      \bus2ip_addr_reg_reg[16]_5\ => \bus2ip_addr_reg_reg[16]_0\,
      \bus2ip_addr_reg_reg[16]_6\ => \bus2ip_addr_reg_reg[16]\(3),
      \bus2ip_addr_reg_reg[16]_7\(0) => \bus2ip_addr_reg_reg[16]_1\(0),
      \bus2ip_addr_reg_reg[16]_8\ => \bus2ip_addr_reg_reg[14]_0\(0),
      \bus2ip_addr_reg_reg[16]_9\ => \bus2ip_addr_reg_reg[16]\(5),
      dac00_irq_en => dac00_irq_en,
      dac00_irq_sync(1 downto 0) => dac00_irq_sync(1 downto 0),
      dac01_irq_en => dac01_irq_en,
      dac01_irq_sync(1 downto 0) => dac01_irq_sync(1 downto 0),
      dac02_irq_en => dac02_irq_en,
      dac02_irq_sync(1 downto 0) => dac02_irq_sync(1 downto 0),
      dac03_irq_en => dac03_irq_en,
      dac03_irq_sync(1 downto 0) => dac03_irq_sync(1 downto 0),
      dac0_cmn_irq_en => dac0_cmn_irq_en,
      dac0_common_stat(15 downto 0) => dac0_common_stat(15 downto 0),
      dac0_do_mon(15 downto 0) => dac0_do_mon(15 downto 0),
      dac0_drp_rdy => dac0_drp_rdy,
      dac0_fifo_disable(0) => dac0_fifo_disable(0),
      dac0_powerup_state_irq => dac0_powerup_state_irq,
      dac0_reset => dac0_reset,
      dac0_restart => dac0_restart,
      dac10_irq_en => dac10_irq_en,
      dac10_irq_sync(1 downto 0) => dac10_irq_sync(1 downto 0),
      dac11_irq_en => dac11_irq_en,
      dac11_irq_sync(1 downto 0) => dac11_irq_sync(1 downto 0),
      dac12_irq_en => dac12_irq_en,
      dac12_irq_sync(1 downto 0) => dac12_irq_sync(1 downto 0),
      dac13_irq_en => dac13_irq_en,
      dac13_irq_sync(1 downto 0) => dac13_irq_sync(1 downto 0),
      dac1_cmn_irq_en => dac1_cmn_irq_en,
      dac1_common_stat(15 downto 0) => dac1_common_stat(15 downto 0),
      dac1_do_mon(13 downto 0) => dac1_do_mon(13 downto 0),
      dac1_drp_we => dac1_drp_we,
      \dac1_end_stage_reg[0]\ => \dac1_end_stage_reg[0]\,
      dac1_fifo_disable(0) => dac1_fifo_disable(0),
      dac1_reset => dac1_reset,
      dac1_restart => dac1_restart,
      drp_RdAck_r => drp_RdAck_r,
      irq_enables(6 downto 0) => irq_enables(6 downto 0),
      master_reset => master_reset,
      master_reset_reg(0) => master_reset_reg(0),
      mem_data_adc0(3 downto 0) => mem_data_adc0(3 downto 0),
      p_44_in(7 downto 0) => p_44_in(7 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      \s_axi_rdata_reg_reg[31]_0\(31 downto 0) => \s_axi_rdata_reg_reg[31]\(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_rvalid_reg_reg_0 => s_axi_rvalid_reg_reg,
      s_axi_wdata(0) => s_axi_wdata(0),
      \s_axi_wdata[0]_0\ => \s_axi_wdata[0]_0\,
      s_axi_wdata_0_sp_1 => s_axi_wdata_0_sn_1,
      s_axi_wready => s_axi_wready,
      s_axi_wready_reg_i_2 => s_axi_wready_reg_i_2,
      s_axi_wready_reg_i_2_0 => s_axi_wready_reg_i_2_0,
      s_axi_wready_reg_i_2_1 => s_axi_wready_reg_i_2_1,
      s_axi_wready_reg_i_2_2 => s_axi_wready_reg_i_2_2,
      s_axi_wvalid => s_axi_wvalid,
      signal_lost(0) => signal_lost(0),
      user_drp_drdy => user_drp_drdy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_top is
  port (
    user_drp_drdy_reg : out STD_LOGIC;
    adc0_done_reg_0 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    dummy_read_den_reg : out STD_LOGIC;
    DADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \mem_data_dac0_reg[31]_0\ : out STD_LOGIC;
    adc0_powerup_state_interrupt : out STD_LOGIC;
    \mem_data_adc0_reg[32]_0\ : out STD_LOGIC;
    \mem_data_adc0_reg[30]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_por_sm_state_reg[1]\ : out STD_LOGIC;
    \mem_data_adc0_reg[31]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    user_drp_drdy_reg_0 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    access_type_reg : out STD_LOGIC;
    user_drp_drdy_reg_1 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_2 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_3 : out STD_LOGIC;
    access_type_reg_0 : out STD_LOGIC;
    sm_reset_pulse0 : out STD_LOGIC;
    sm_reset_pulse0_0 : out STD_LOGIC;
    done_reg : out STD_LOGIC;
    adc0_sm_reset_i : out STD_LOGIC;
    adc0_done_i : out STD_LOGIC;
    dac0_sm_reset_i : out STD_LOGIC;
    dac0_done_i : out STD_LOGIC;
    access_type_reg_1 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_6\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_2\ : out STD_LOGIC;
    \adc0_bg_cal_off_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_7\ : out STD_LOGIC;
    adc0_drpen_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_8\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_9\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_10\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    \drpdi_por_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \drp_addr_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_11\ : out STD_LOGIC;
    drpwe_por_reg_0 : out STD_LOGIC;
    \drp_addr_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_12\ : out STD_LOGIC;
    drpwe_por_reg_1 : out STD_LOGIC;
    \drp_addr_reg[10]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \drpdi_por_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_13\ : out STD_LOGIC;
    drpwe_por_reg_2 : out STD_LOGIC;
    \drp_addr_reg[10]_2\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \drpdi_por_reg[15]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    done_reg_0 : out STD_LOGIC;
    \status_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    done_reg_1 : out STD_LOGIC;
    \status_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    done_reg_2 : out STD_LOGIC;
    cleared_r_reg : out STD_LOGIC;
    \FSM_sequential_por_sm_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_por_sm_state_reg[2]_0\ : out STD_LOGIC;
    cleared_r_reg_0 : out STD_LOGIC;
    \status_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    done_reg_3 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bank2_write : in STD_LOGIC;
    dummy_read_req_reg : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC;
    tx1_u_dac : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx1_u_dac_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    user_drp_drdy_reg_4 : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    powerup_state_r_reg : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC;
    drp_RdAck_r_reg : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[2]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[2]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_start_val_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    user_drp_drdy_reg_5 : in STD_LOGIC;
    \por_timer_count_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_count_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_start_val_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    \por_timer_count_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    power_ok_r_reg : in STD_LOGIC;
    sm_reset_r : in STD_LOGIC;
    power_ok_r_reg_0 : in STD_LOGIC;
    sm_reset_r_1 : in STD_LOGIC;
    \tc_enable_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[2]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    por_sm_reset : in STD_LOGIC;
    \adc0_start_stage_r_reg[0]_0\ : in STD_LOGIC;
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    adc1_restart_pending_reg_0 : in STD_LOGIC;
    adc2_restart_pending_reg_0 : in STD_LOGIC;
    adc3_restart_pending_reg_0 : in STD_LOGIC;
    \dac0_end_stage_r_reg[0]_0\ : in STD_LOGIC;
    dac1_restart_pending_reg_0 : in STD_LOGIC;
    \dac0_start_stage_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac0_end_stage_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc0_done_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_done_i_reg_0 : in STD_LOGIC;
    dac0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    wait_event_reg : in STD_LOGIC;
    drp_RdAck_r_reg_1 : in STD_LOGIC;
    drp_RdAck_r_reg_2 : in STD_LOGIC;
    drp_RdAck_r_reg_3 : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bank10_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_14\ : in STD_LOGIC;
    adc1_drp_we : in STD_LOGIC;
    bank12_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_2\ : in STD_LOGIC;
    por_drp_drdy_reg : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_3\ : in STD_LOGIC;
    adc2_drp_we : in STD_LOGIC;
    bank14_write : in STD_LOGIC;
    por_drp_drdy_reg_0 : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_4\ : in STD_LOGIC;
    adc3_drp_we : in STD_LOGIC;
    bank16_write : in STD_LOGIC;
    por_drp_drdy_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]_5\ : in STD_LOGIC;
    dac1_drp_we : in STD_LOGIC;
    bank4_write : in STD_LOGIC;
    por_drp_drdy_reg_2 : in STD_LOGIC;
    adc0_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    signal_lost : in STD_LOGIC_VECTOR ( 0 to 0 );
    clocks_ok_r_reg : in STD_LOGIC;
    \por_timer_start_val_reg[19]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    done_reg_4 : in STD_LOGIC;
    \rdata_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    done_reg_5 : in STD_LOGIC;
    \rdata_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    done_reg_6 : in STD_LOGIC;
    clocks_ok_r_reg_0 : in STD_LOGIC;
    \rdata_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    done_reg_7 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_top is
  signal \/i__n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_2\ : STD_LOGIC;
  signal adc0_bg_cal_en_written : STD_LOGIC;
  signal adc0_bgt_reset_i : STD_LOGIC;
  signal adc0_cal_done : STD_LOGIC;
  signal adc0_cal_start : STD_LOGIC;
  signal adc0_done_i_0 : STD_LOGIC;
  signal \^adc0_done_reg_0\ : STD_LOGIC;
  signal adc0_drpaddr_const : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal adc0_drpaddr_por : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal adc0_drpdi_const : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_drpen_const : STD_LOGIC;
  signal adc0_drpen_por : STD_LOGIC;
  signal adc0_drpen_tc : STD_LOGIC;
  signal adc0_drprdy_const : STD_LOGIC;
  signal adc0_drprdy_por : STD_LOGIC;
  signal adc0_drprdy_tc : STD_LOGIC;
  signal adc0_drpwe_por : STD_LOGIC;
  signal adc0_end_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc0_operation : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal adc0_por_gnt : STD_LOGIC;
  signal adc0_por_req : STD_LOGIC;
  signal adc0_reset_i : STD_LOGIC;
  signal adc0_restart_i_reg_n_0 : STD_LOGIC;
  signal adc0_restart_pending : STD_LOGIC;
  signal adc0_signal_lost_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc0_sm_reset_i_0 : STD_LOGIC;
  signal adc0_start_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc1_drpaddr_por : STD_LOGIC_VECTOR ( 10 to 10 );
  signal adc1_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc1_drpen_por : STD_LOGIC;
  signal adc1_drpen_tc : STD_LOGIC;
  signal adc1_drprdy_por : STD_LOGIC;
  signal adc1_drprdy_tc : STD_LOGIC;
  signal adc1_drpwe_por : STD_LOGIC;
  signal adc1_por_gnt : STD_LOGIC;
  signal adc1_por_req : STD_LOGIC;
  signal adc1_restart_i_reg_n_0 : STD_LOGIC;
  signal adc1_restart_pending : STD_LOGIC;
  signal adc2_drpaddr_por : STD_LOGIC_VECTOR ( 10 to 10 );
  signal adc2_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc2_drpdi_tc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc2_drpen_por : STD_LOGIC;
  signal adc2_drpen_tc : STD_LOGIC;
  signal adc2_drprdy_por : STD_LOGIC;
  signal adc2_drprdy_tc : STD_LOGIC;
  signal adc2_drpwe_por : STD_LOGIC;
  signal adc2_por_gnt : STD_LOGIC;
  signal adc2_por_req : STD_LOGIC;
  signal adc2_restart_i_reg_n_0 : STD_LOGIC;
  signal adc2_restart_pending : STD_LOGIC;
  signal adc3_drpaddr_por : STD_LOGIC_VECTOR ( 10 to 10 );
  signal adc3_drpaddr_tc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal adc3_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc3_drpdi_tc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc3_drpen_por : STD_LOGIC;
  signal adc3_drpen_tc : STD_LOGIC;
  signal adc3_drprdy_por : STD_LOGIC;
  signal adc3_drprdy_tc : STD_LOGIC;
  signal adc3_drpwe_por : STD_LOGIC;
  signal adc3_por_gnt : STD_LOGIC;
  signal adc3_por_req : STD_LOGIC;
  signal adc3_restart_i_reg_n_0 : STD_LOGIC;
  signal adc3_restart_pending : STD_LOGIC;
  signal adc_bgt_gnt : STD_LOGIC;
  signal adc_bgt_req : STD_LOGIC;
  signal adc_drp_addr_bgt : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal adc_drp_den_bgt : STD_LOGIC;
  signal adc_drp_di_bgt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_drp_rdy_bgt : STD_LOGIC;
  signal adc_drp_wen_bgt : STD_LOGIC;
  signal bgt_fsm_adc_n_0 : STD_LOGIC;
  signal bgt_fsm_adc_n_10 : STD_LOGIC;
  signal bgt_fsm_adc_n_11 : STD_LOGIC;
  signal bgt_fsm_adc_n_12 : STD_LOGIC;
  signal bgt_fsm_adc_n_9 : STD_LOGIC;
  signal bgt_fsm_dac_n_0 : STD_LOGIC;
  signal bgt_fsm_dac_n_10 : STD_LOGIC;
  signal bgt_fsm_dac_n_11 : STD_LOGIC;
  signal bgt_fsm_dac_n_12 : STD_LOGIC;
  signal bgt_fsm_dac_n_13 : STD_LOGIC;
  signal bgt_fsm_dac_n_14 : STD_LOGIC;
  signal bgt_fsm_dac_n_15 : STD_LOGIC;
  signal bgt_fsm_dac_n_2 : STD_LOGIC;
  signal bgt_fsm_dac_n_9 : STD_LOGIC;
  signal bgt_sm_start_adc : STD_LOGIC;
  signal bgt_sm_start_dac : STD_LOGIC;
  signal const_gnt_adc0 : STD_LOGIC;
  signal const_req_adc0 : STD_LOGIC;
  signal const_sm_state_adc0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac0_bgt_reset_i : STD_LOGIC;
  signal dac0_drpaddr_por : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal dac0_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac0_drpen_por : STD_LOGIC;
  signal dac0_drprdy_por : STD_LOGIC;
  signal dac0_drprdy_tc : STD_LOGIC;
  signal dac0_drpwe_por : STD_LOGIC;
  signal dac0_end_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dac0_por_gnt : STD_LOGIC;
  signal dac0_por_req : STD_LOGIC;
  signal dac0_reset_i : STD_LOGIC;
  signal dac0_restart_i_reg_n_0 : STD_LOGIC;
  signal dac0_restart_pending : STD_LOGIC;
  signal dac0_sm_reset_i_1 : STD_LOGIC;
  signal dac0_start_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dac1_drpaddr_por : STD_LOGIC_VECTOR ( 10 to 10 );
  signal dac1_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac1_drpdi_tc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac1_drpen_por : STD_LOGIC;
  signal dac1_drpen_tc : STD_LOGIC;
  signal dac1_drprdy_por : STD_LOGIC;
  signal dac1_drprdy_tc : STD_LOGIC;
  signal dac1_drpwe_por : STD_LOGIC;
  signal dac1_por_gnt : STD_LOGIC;
  signal dac1_por_req : STD_LOGIC;
  signal dac1_restart_i_reg_n_0 : STD_LOGIC;
  signal dac1_restart_pending : STD_LOGIC;
  signal dac_bgt_gnt : STD_LOGIC;
  signal dac_bgt_req : STD_LOGIC;
  signal dac_drp_addr_bgt : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal dac_drp_den_bgt : STD_LOGIC;
  signal dac_drp_di_bgt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac_drp_rdy_bgt : STD_LOGIC;
  signal dac_drp_wen_bgt : STD_LOGIC;
  signal data_stop_adc0 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal drp_arbiter_adc0_n_14 : STD_LOGIC;
  signal drp_arbiter_adc0_n_44 : STD_LOGIC;
  signal drp_arbiter_adc1_n_12 : STD_LOGIC;
  signal drp_arbiter_adc1_n_36 : STD_LOGIC;
  signal drp_arbiter_adc1_n_37 : STD_LOGIC;
  signal drp_arbiter_adc1_n_38 : STD_LOGIC;
  signal drp_arbiter_adc1_n_39 : STD_LOGIC;
  signal drp_arbiter_adc1_n_5 : STD_LOGIC;
  signal drp_arbiter_adc2_n_35 : STD_LOGIC;
  signal drp_arbiter_adc2_n_36 : STD_LOGIC;
  signal drp_arbiter_adc2_n_37 : STD_LOGIC;
  signal drp_arbiter_adc2_n_38 : STD_LOGIC;
  signal drp_arbiter_adc2_n_7 : STD_LOGIC;
  signal drp_arbiter_adc2_n_9 : STD_LOGIC;
  signal drp_arbiter_adc3_n_32 : STD_LOGIC;
  signal drp_arbiter_adc3_n_33 : STD_LOGIC;
  signal drp_arbiter_adc3_n_34 : STD_LOGIC;
  signal drp_arbiter_adc3_n_35 : STD_LOGIC;
  signal drp_arbiter_dac0_n_38 : STD_LOGIC;
  signal drp_arbiter_dac0_n_39 : STD_LOGIC;
  signal drp_arbiter_dac0_n_41 : STD_LOGIC;
  signal drp_arbiter_dac0_n_43 : STD_LOGIC;
  signal drp_arbiter_dac0_n_8 : STD_LOGIC;
  signal drp_arbiter_dac1_n_17 : STD_LOGIC;
  signal drp_arbiter_dac1_n_18 : STD_LOGIC;
  signal drp_arbiter_dac1_n_35 : STD_LOGIC;
  signal drp_arbiter_dac1_n_36 : STD_LOGIC;
  signal drp_wen : STD_LOGIC;
  signal drpdi_por_i0_in : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal fsm_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fsm_cs_0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal fsm_cs_1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal instr_adc0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal instr_dac0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_addr[5]_i_6_n_0\ : STD_LOGIC;
  signal mem_addr_adc0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mem_addr_dac0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mem_data_adc0 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \mem_data_adc0[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[11]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[16]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[17]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[18]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[19]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[21]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[22]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[24]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[25]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[26]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[27]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[28]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[29]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[30]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[31]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[32]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[6]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[7]_i_2_n_0\ : STD_LOGIC;
  signal \mem_data_adc0[8]_i_1_n_0\ : STD_LOGIC;
  signal \^mem_data_adc0_reg[30]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mem_data_adc0_reg[31]_0\ : STD_LOGIC;
  signal \^mem_data_adc0_reg[32]_0\ : STD_LOGIC;
  signal mem_data_dac0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \mem_data_dac0[10]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[11]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[22]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[30]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[32]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[5]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[6]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[8]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[9]_i_1_n_0\ : STD_LOGIC;
  signal mu_adc0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal por_fsm_adc0_n_11 : STD_LOGIC;
  signal por_fsm_adc0_n_19 : STD_LOGIC;
  signal por_fsm_adc0_n_20 : STD_LOGIC;
  signal por_fsm_adc0_n_21 : STD_LOGIC;
  signal por_fsm_adc0_n_22 : STD_LOGIC;
  signal por_fsm_adc0_n_26 : STD_LOGIC;
  signal por_fsm_adc0_n_27 : STD_LOGIC;
  signal por_fsm_adc0_n_40 : STD_LOGIC;
  signal por_fsm_adc0_n_41 : STD_LOGIC;
  signal por_fsm_adc0_n_42 : STD_LOGIC;
  signal por_fsm_adc0_n_43 : STD_LOGIC;
  signal por_fsm_adc0_n_44 : STD_LOGIC;
  signal por_fsm_adc0_n_45 : STD_LOGIC;
  signal por_fsm_adc0_n_46 : STD_LOGIC;
  signal por_fsm_adc0_n_47 : STD_LOGIC;
  signal por_fsm_adc0_n_48 : STD_LOGIC;
  signal por_fsm_dac0_n_10 : STD_LOGIC;
  signal por_fsm_dac0_n_18 : STD_LOGIC;
  signal por_fsm_dac0_n_19 : STD_LOGIC;
  signal por_fsm_dac0_n_20 : STD_LOGIC;
  signal por_fsm_dac0_n_21 : STD_LOGIC;
  signal por_fsm_dac0_n_23 : STD_LOGIC;
  signal por_fsm_dac0_n_24 : STD_LOGIC;
  signal por_fsm_dac0_n_27 : STD_LOGIC;
  signal por_fsm_dac0_n_9 : STD_LOGIC;
  signal por_fsm_disabled_adc1_n_5 : STD_LOGIC;
  signal por_fsm_disabled_adc2_n_5 : STD_LOGIC;
  signal por_fsm_disabled_adc3_n_5 : STD_LOGIC;
  signal por_fsm_disabled_dac1_n_5 : STD_LOGIC;
  signal \por_sm_state__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal reset_const_i : STD_LOGIC;
  signal signal_high_adc0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal slice_enables_adc0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tc_enable_reg0 : STD_LOGIC;
  signal tc_enable_reg014_out : STD_LOGIC;
  signal tc_enable_reg017_out : STD_LOGIC;
  signal tc_enable_reg020_out : STD_LOGIC;
  signal tc_enable_reg023_out : STD_LOGIC;
  signal tc_enable_reg026_out : STD_LOGIC;
  signal tc_enable_reg1 : STD_LOGIC;
  signal tc_enable_reg112_in : STD_LOGIC;
  signal tc_enable_reg115_in : STD_LOGIC;
  signal tc_enable_reg118_in : STD_LOGIC;
  signal tc_enable_reg121_in : STD_LOGIC;
  signal tc_enable_reg124_in : STD_LOGIC;
  signal \tc_enable_reg_n_0_[0]\ : STD_LOGIC;
  signal \tc_enable_reg_n_0_[1]\ : STD_LOGIC;
  signal \tc_enable_reg_n_0_[2]\ : STD_LOGIC;
  signal \tc_enable_reg_n_0_[3]\ : STD_LOGIC;
  signal \tc_enable_reg_n_0_[4]\ : STD_LOGIC;
  signal \tc_enable_reg_n_0_[5]\ : STD_LOGIC;
  signal tc_gnt_adc1 : STD_LOGIC;
  signal tc_gnt_adc2 : STD_LOGIC;
  signal tc_gnt_adc3 : STD_LOGIC;
  signal tc_gnt_dac1 : STD_LOGIC;
  signal tc_req_adc0 : STD_LOGIC;
  signal tc_req_adc1 : STD_LOGIC;
  signal tc_req_adc2 : STD_LOGIC;
  signal tc_req_adc3 : STD_LOGIC;
  signal tc_req_dac0 : STD_LOGIC;
  signal tc_req_dac1 : STD_LOGIC;
  signal tile_config_done : STD_LOGIC;
  signal tile_config_n_10 : STD_LOGIC;
  signal tile_config_n_100 : STD_LOGIC;
  signal tile_config_n_105 : STD_LOGIC;
  signal tile_config_n_11 : STD_LOGIC;
  signal tile_config_n_110 : STD_LOGIC;
  signal tile_config_n_111 : STD_LOGIC;
  signal tile_config_n_118 : STD_LOGIC;
  signal tile_config_n_119 : STD_LOGIC;
  signal tile_config_n_12 : STD_LOGIC;
  signal tile_config_n_120 : STD_LOGIC;
  signal tile_config_n_121 : STD_LOGIC;
  signal tile_config_n_13 : STD_LOGIC;
  signal tile_config_n_14 : STD_LOGIC;
  signal tile_config_n_15 : STD_LOGIC;
  signal tile_config_n_16 : STD_LOGIC;
  signal tile_config_n_17 : STD_LOGIC;
  signal tile_config_n_178 : STD_LOGIC;
  signal tile_config_n_179 : STD_LOGIC;
  signal tile_config_n_18 : STD_LOGIC;
  signal tile_config_n_180 : STD_LOGIC;
  signal tile_config_n_181 : STD_LOGIC;
  signal tile_config_n_182 : STD_LOGIC;
  signal tile_config_n_183 : STD_LOGIC;
  signal tile_config_n_184 : STD_LOGIC;
  signal tile_config_n_19 : STD_LOGIC;
  signal tile_config_n_20 : STD_LOGIC;
  signal tile_config_n_21 : STD_LOGIC;
  signal tile_config_n_22 : STD_LOGIC;
  signal tile_config_n_23 : STD_LOGIC;
  signal tile_config_n_24 : STD_LOGIC;
  signal tile_config_n_25 : STD_LOGIC;
  signal tile_config_n_26 : STD_LOGIC;
  signal tile_config_n_27 : STD_LOGIC;
  signal tile_config_n_28 : STD_LOGIC;
  signal tile_config_n_29 : STD_LOGIC;
  signal tile_config_n_30 : STD_LOGIC;
  signal tile_config_n_31 : STD_LOGIC;
  signal tile_config_n_32 : STD_LOGIC;
  signal tile_config_n_33 : STD_LOGIC;
  signal tile_config_n_34 : STD_LOGIC;
  signal tile_config_n_35 : STD_LOGIC;
  signal tile_config_n_36 : STD_LOGIC;
  signal tile_config_n_37 : STD_LOGIC;
  signal tile_config_n_38 : STD_LOGIC;
  signal tile_config_n_39 : STD_LOGIC;
  signal tile_config_n_40 : STD_LOGIC;
  signal tile_config_n_41 : STD_LOGIC;
  signal tile_config_n_42 : STD_LOGIC;
  signal tile_config_n_43 : STD_LOGIC;
  signal tile_config_n_44 : STD_LOGIC;
  signal tile_config_n_45 : STD_LOGIC;
  signal tile_config_n_46 : STD_LOGIC;
  signal tile_config_n_47 : STD_LOGIC;
  signal tile_config_n_48 : STD_LOGIC;
  signal tile_config_n_49 : STD_LOGIC;
  signal tile_config_n_50 : STD_LOGIC;
  signal tile_config_n_51 : STD_LOGIC;
  signal tile_config_n_52 : STD_LOGIC;
  signal tile_config_n_53 : STD_LOGIC;
  signal tile_config_n_54 : STD_LOGIC;
  signal tile_config_n_55 : STD_LOGIC;
  signal tile_config_n_56 : STD_LOGIC;
  signal tile_config_n_57 : STD_LOGIC;
  signal tile_config_n_58 : STD_LOGIC;
  signal tile_config_n_59 : STD_LOGIC;
  signal tile_config_n_60 : STD_LOGIC;
  signal tile_config_n_61 : STD_LOGIC;
  signal tile_config_n_62 : STD_LOGIC;
  signal tile_config_n_63 : STD_LOGIC;
  signal tile_config_n_64 : STD_LOGIC;
  signal tile_config_n_65 : STD_LOGIC;
  signal tile_config_n_66 : STD_LOGIC;
  signal tile_config_n_67 : STD_LOGIC;
  signal tile_config_n_68 : STD_LOGIC;
  signal tile_config_n_69 : STD_LOGIC;
  signal tile_config_n_7 : STD_LOGIC;
  signal tile_config_n_70 : STD_LOGIC;
  signal tile_config_n_71 : STD_LOGIC;
  signal tile_config_n_72 : STD_LOGIC;
  signal tile_config_n_73 : STD_LOGIC;
  signal tile_config_n_74 : STD_LOGIC;
  signal tile_config_n_75 : STD_LOGIC;
  signal tile_config_n_76 : STD_LOGIC;
  signal tile_config_n_77 : STD_LOGIC;
  signal tile_config_n_78 : STD_LOGIC;
  signal tile_config_n_79 : STD_LOGIC;
  signal tile_config_n_8 : STD_LOGIC;
  signal tile_config_n_80 : STD_LOGIC;
  signal tile_config_n_81 : STD_LOGIC;
  signal tile_config_n_82 : STD_LOGIC;
  signal tile_config_n_83 : STD_LOGIC;
  signal tile_config_n_84 : STD_LOGIC;
  signal tile_config_n_85 : STD_LOGIC;
  signal tile_config_n_86 : STD_LOGIC;
  signal tile_config_n_87 : STD_LOGIC;
  signal tile_config_n_88 : STD_LOGIC;
  signal tile_config_n_89 : STD_LOGIC;
  signal tile_config_n_90 : STD_LOGIC;
  signal tile_config_n_91 : STD_LOGIC;
  signal tile_config_n_92 : STD_LOGIC;
  signal tile_config_n_93 : STD_LOGIC;
  signal tile_config_n_94 : STD_LOGIC;
  signal tile_config_n_95 : STD_LOGIC;
  signal tile_index : STD_LOGIC_VECTOR ( 2 to 2 );
  signal trim_code_adc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trim_code_dac : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^user_drp_drdy_reg_1\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_addr[5]_i_6\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \mem_data_adc0[0]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \mem_data_adc0[30]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \mem_data_dac0[10]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \mem_data_dac0[11]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \mem_data_dac0[12]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \mem_data_dac0[16]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \mem_data_dac0[1]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \mem_data_dac0[22]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \mem_data_dac0[2]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \mem_data_dac0[30]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \mem_data_dac0[32]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \mem_data_dac0[3]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \mem_data_dac0[4]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \mem_data_dac0[5]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \mem_data_dac0[6]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \mem_data_dac0[8]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \mem_data_dac0[9]_i_1\ : label is "soft_lutpair511";
begin
  \FSM_sequential_fsm_cs_reg[0]_0\ <= \^fsm_sequential_fsm_cs_reg[0]_0\;
  \FSM_sequential_fsm_cs_reg[0]_2\ <= \^fsm_sequential_fsm_cs_reg[0]_2\;
  adc0_done_reg_0 <= \^adc0_done_reg_0\;
  \mem_data_adc0_reg[30]_0\(1 downto 0) <= \^mem_data_adc0_reg[30]_0\(1 downto 0);
  \mem_data_adc0_reg[31]_0\ <= \^mem_data_adc0_reg[31]_0\;
  \mem_data_adc0_reg[32]_0\ <= \^mem_data_adc0_reg[32]_0\;
  user_drp_drdy_reg_1 <= \^user_drp_drdy_reg_1\;
  user_drp_drdy_reg_3 <= \^user_drp_drdy_reg_3\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0000"
    )
        port map (
      I0 => adc0_end_stage_r(3),
      I1 => adc0_end_stage_r(2),
      I2 => adc0_end_stage_r(1),
      I3 => adc0_bg_cal_en_written,
      I4 => adc0_done_i_0,
      O => \/i__n_0\
    );
adc0_done_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
        port map (
      I0 => p_44_in(3),
      I1 => p_44_in(1),
      I2 => p_44_in(2),
      I3 => adc0_done_i_reg(0),
      I4 => \^adc0_done_reg_0\,
      I5 => adc0_done_i_reg_0,
      O => adc0_done_i
    );
adc0_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \/i__n_0\,
      Q => \^adc0_done_reg_0\,
      R => '0'
    );
\adc0_end_stage_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => p_44_in(0),
      Q => adc0_end_stage_r(0),
      S => p_0_in
    );
\adc0_end_stage_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => p_44_in(1),
      Q => adc0_end_stage_r(1),
      S => p_0_in
    );
\adc0_end_stage_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => p_44_in(2),
      Q => adc0_end_stage_r(2),
      S => p_0_in
    );
\adc0_end_stage_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => p_44_in(3),
      Q => adc0_end_stage_r(3),
      S => p_0_in
    );
adc0_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_184,
      Q => adc0_restart_i_reg_n_0,
      R => '0'
    );
adc0_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_56,
      Q => adc0_restart_pending,
      R => por_sm_reset
    );
\adc0_start_stage_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => p_44_in(4),
      Q => adc0_start_stage_r(0),
      R => p_0_in
    );
\adc0_start_stage_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => p_44_in(5),
      Q => adc0_start_stage_r(1),
      R => p_0_in
    );
\adc0_start_stage_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => p_44_in(6),
      Q => adc0_start_stage_r(2),
      R => p_0_in
    );
\adc0_start_stage_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \adc0_start_stage_r_reg[0]_0\,
      D => p_44_in(7),
      Q => adc0_start_stage_r(3),
      R => p_0_in
    );
adc1_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_183,
      Q => adc1_restart_i_reg_n_0,
      R => '0'
    );
adc1_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_57,
      Q => adc1_restart_pending,
      R => por_sm_reset
    );
adc2_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_182,
      Q => adc2_restart_i_reg_n_0,
      R => '0'
    );
adc2_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_58,
      Q => adc2_restart_pending,
      R => por_sm_reset
    );
adc3_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_181,
      Q => adc3_restart_i_reg_n_0,
      R => '0'
    );
adc3_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_59,
      Q => adc3_restart_pending,
      R => por_sm_reset
    );
bgt_fsm_adc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_bgt_fsm
     port map (
      D(1) => drpdi_por_i0_in(10),
      D(0) => drpdi_por_i0_in(8),
      Q(1 downto 0) => mem_data_adc0(25 downto 24),
      adc0_bgt_reset_i => adc0_bgt_reset_i,
      adc0_reset_i => adc0_reset_i,
      adc0_sm_reset_i_0 => adc0_sm_reset_i_0,
      adc_bgt_req => adc_bgt_req,
      adc_drp_rdy_bgt => adc_drp_rdy_bgt,
      bgt_drp_arb_gnt => adc_bgt_gnt,
      bgt_sm_start_adc => bgt_sm_start_adc,
      drp_addr(2) => adc_drp_addr_bgt(10),
      drp_addr(1 downto 0) => adc_drp_addr_bgt(6 downto 5),
      drp_den => adc_drp_den_bgt,
      drp_di(15 downto 0) => adc_drp_di_bgt(15 downto 0),
      drp_wen => adc_drp_wen_bgt,
      \drpdi_por_i_reg[10]\ => por_fsm_adc0_n_44,
      \drpdi_por_i_reg[5]\ => por_fsm_adc0_n_45,
      \drpdi_por_i_reg[5]_0\ => por_fsm_adc0_n_42,
      \drpdi_por_i_reg[6]\ => por_fsm_adc0_n_47,
      \drpdi_por_i_reg[8]\ => por_fsm_adc0_n_43,
      \drpdi_por_i_reg[8]_0\ => por_fsm_adc0_n_41,
      \drpdi_por_i_reg[9]\ => por_fsm_adc0_n_48,
      \drpdi_por_i_reg[9]_0\ => por_fsm_adc0_n_46,
      \mem_data_adc0_reg[25]\ => bgt_fsm_adc_n_0,
      p_44_in(1 downto 0) => p_44_in(7 downto 6),
      \rdata_ctrl_reg[15]_0\(7 downto 1) => \rdata_reg[15]\(15 downto 9),
      \rdata_ctrl_reg[15]_0\(0) => \rdata_reg[15]\(0),
      s_axi_aclk => s_axi_aclk,
      \timer_125ns_count_reg[0]_0\ => power_ok_r_reg,
      trim_code(5 downto 0) => trim_code_adc(5 downto 0),
      \trim_code_reg[3]_0\ => bgt_fsm_adc_n_11,
      \trim_code_reg[4]_0\ => bgt_fsm_adc_n_9,
      \trim_code_reg[5]_0\ => bgt_fsm_adc_n_10,
      \trim_code_reg[5]_1\ => bgt_fsm_adc_n_12,
      wait_event_i_2 => clocks_ok_r_reg,
      wait_event_i_2_0 => por_fsm_adc0_n_40
    );
bgt_fsm_dac: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_bgt_fsm_1
     port map (
      D(7 downto 1) => D(15 downto 9),
      D(0) => D(0),
      Q(0) => por_fsm_dac0_n_21,
      bgt_sm_start_dac => bgt_sm_start_dac,
      dac0_bgt_reset_i => dac0_bgt_reset_i,
      dac0_por_req => dac0_por_req,
      dac0_reset_i => dac0_reset_i,
      dac0_sm_reset_i_1 => dac0_sm_reset_i_1,
      dac_bgt_gnt => dac_bgt_gnt,
      dac_bgt_req => dac_bgt_req,
      dac_drp_rdy_bgt => dac_drp_rdy_bgt,
      done_reg_0 => bgt_fsm_dac_n_11,
      drp_addr(2) => dac_drp_addr_bgt(10),
      drp_addr(1 downto 0) => dac_drp_addr_bgt(6 downto 5),
      drp_den => dac_drp_den_bgt,
      drp_di(15 downto 0) => dac_drp_di_bgt(15 downto 0),
      drp_req_reg_0 => bgt_fsm_dac_n_0,
      drp_wen => dac_drp_wen_bgt,
      \drpdi_por_i_reg[14]\ => por_fsm_dac0_n_24,
      \drpdi_por_i_reg[9]\ => por_fsm_dac0_n_23,
      \drpdi_por_i_reg[9]_0\ => por_fsm_dac0_n_9,
      \drpdi_por_i_reg[9]_1\ => por_fsm_dac0_n_10,
      mem_data_dac0(5 downto 3) => mem_data_dac0(26 downto 24),
      mem_data_dac0(2) => mem_data_dac0(19),
      mem_data_dac0(1 downto 0) => mem_data_dac0(17 downto 16),
      \mem_data_dac0_reg[17]\ => bgt_fsm_dac_n_9,
      s_axi_aclk => s_axi_aclk,
      \timer_125ns_count_reg[0]_0\ => power_ok_r_reg_0,
      \timer_125ns_count_reg[0]_1\(1 downto 0) => \dac0_start_stage_r_reg[3]_0\(3 downto 2),
      trim_code(5 downto 0) => trim_code_dac(5 downto 0),
      \trim_code_reg[0]_0\ => bgt_fsm_dac_n_2,
      \trim_code_reg[0]_1\ => bgt_fsm_dac_n_13,
      \trim_code_reg[1]_0\ => bgt_fsm_dac_n_12,
      \trim_code_reg[3]_0\ => bgt_fsm_dac_n_14,
      \trim_code_reg[4]_0\ => bgt_fsm_dac_n_15,
      \trim_code_reg[5]_0\ => bgt_fsm_dac_n_10,
      wait_event_reg => clocks_ok_r_reg_0
    );
constants_config: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_constants_config
     port map (
      D(3 downto 0) => slice_enables_adc0(3 downto 0),
      Q(0) => const_sm_state_adc0(0),
      \adc0_bg_cal_off_reg[0]_0\ => \adc0_bg_cal_off_reg[0]\,
      adc0_cal_done => adc0_cal_done,
      adc0_cal_start => adc0_cal_start,
      adc0_done_reg_0 => adc2_restart_i_reg_n_0,
      adc0_done_reg_1 => adc1_restart_i_reg_n_0,
      adc0_done_reg_2 => adc3_restart_i_reg_n_0,
      adc0_done_reg_3(0) => p_0_in,
      \adc0_drpaddr_reg[10]_0\(9 downto 7) => adc0_drpaddr_const(10 downto 8),
      \adc0_drpaddr_reg[10]_0\(6 downto 0) => adc0_drpaddr_const(6 downto 0),
      \adc0_drpdi_reg[10]_0\(0) => \por_timer_start_val_reg[8]\(0),
      \adc0_drpdi_reg[15]_0\(14) => adc0_drpdi_const(15),
      \adc0_drpdi_reg[15]_0\(13 downto 0) => adc0_drpdi_const(13 downto 0),
      adc0_drpen_const => adc0_drpen_const,
      adc0_drprdy_const => adc0_drprdy_const,
      adc0_reset_i => adc0_reset_i,
      adc0_signal_lost_out(0) => adc0_signal_lost_out(0),
      adc0_sm_reset_i_0 => adc0_sm_reset_i_0,
      const_config_drp_arb_gnt => const_gnt_adc0,
      const_req_adc0 => const_req_adc0,
      \data_index_adc0_reg[5]_0\(1 downto 0) => adc0_operation(5 downto 4),
      \data_stop_adc0_reg[4]_0\(3 downto 2) => data_stop_adc0(4 downto 3),
      \data_stop_adc0_reg[4]_0\(1) => por_fsm_adc0_n_26,
      \data_stop_adc0_reg[4]_0\(0) => por_fsm_adc0_n_27,
      \mu_adc0_reg[3]_0\(2 downto 0) => mu_adc0(3 downto 1),
      reset_const_i => reset_const_i,
      s_axi_aclk => s_axi_aclk,
      signal_high_adc0(0) => signal_high_adc0(0)
    );
\dac0_end_stage_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => \dac0_end_stage_r_reg[3]_0\(0),
      Q => dac0_end_stage_r(0),
      S => p_0_in
    );
\dac0_end_stage_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => \dac0_end_stage_r_reg[3]_0\(1),
      Q => dac0_end_stage_r(1),
      S => p_0_in
    );
\dac0_end_stage_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => \dac0_end_stage_r_reg[3]_0\(2),
      Q => dac0_end_stage_r(2),
      S => p_0_in
    );
\dac0_end_stage_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => \dac0_end_stage_r_reg[3]_0\(3),
      Q => dac0_end_stage_r(3),
      S => p_0_in
    );
dac0_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_180,
      Q => dac0_restart_i_reg_n_0,
      R => '0'
    );
dac0_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_60,
      Q => dac0_restart_pending,
      R => por_sm_reset
    );
\dac0_start_stage_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => \dac0_start_stage_r_reg[3]_0\(0),
      Q => dac0_start_stage_r(0),
      R => p_0_in
    );
\dac0_start_stage_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => \dac0_start_stage_r_reg[3]_0\(1),
      Q => dac0_start_stage_r(1),
      R => p_0_in
    );
\dac0_start_stage_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => \dac0_start_stage_r_reg[3]_0\(2),
      Q => dac0_start_stage_r(2),
      R => p_0_in
    );
\dac0_start_stage_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => \dac0_start_stage_r_reg[3]_0\(3),
      Q => dac0_start_stage_r(3),
      R => p_0_in
    );
dac1_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_179,
      Q => dac1_restart_i_reg_n_0,
      R => '0'
    );
dac1_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_61,
      Q => dac1_restart_pending,
      R => por_sm_reset
    );
drp_arbiter_adc0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_adc
     port map (
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]\,
      \FSM_onehot_state_reg[4]\(3 downto 0) => \FSM_onehot_state_reg[4]\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[2]_0\ => \FSM_sequential_fsm_cs_reg[2]_6\,
      \FSM_sequential_fsm_cs_reg[2]_1\(1 downto 0) => \FSM_sequential_fsm_cs_reg[2]_1\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[2]_2\ => \FSM_sequential_fsm_cs_reg[2]_2\,
      \FSM_sequential_fsm_cs_reg[2]_3\ => \FSM_sequential_fsm_cs_reg[2]_7\,
      \FSM_sequential_fsm_cs_reg[2]_4\(10 downto 0) => \FSM_sequential_fsm_cs_reg[2]_8\(10 downto 0),
      \FSM_sequential_fsm_cs_reg[2]_5\(15 downto 0) => \FSM_sequential_fsm_cs_reg[2]_9\(15 downto 0),
      \FSM_sequential_fsm_cs_reg[2]_6\ => \FSM_sequential_fsm_cs_reg[2]_14\,
      \FSM_sequential_tc_sm_state[2]_i_4\ => \tc_enable_reg_n_0_[0]\,
      \FSM_sequential_tc_sm_state[2]_i_4_0\ => \tc_enable_reg_n_0_[2]\,
      \FSM_sequential_tc_sm_state[2]_i_4_1\ => \tc_enable_reg_n_0_[1]\,
      \FSM_sequential_tc_sm_state[2]_i_4_2\ => tc_gnt_adc1,
      Q(1 downto 0) => fsm_cs(1 downto 0),
      adc0_drpen_const => adc0_drpen_const,
      adc0_drpen_por => adc0_drpen_por,
      adc0_drpen_reg => adc0_drpen_reg,
      adc0_drpen_tc => adc0_drpen_tc,
      adc0_drprdy_const => adc0_drprdy_const,
      adc0_drprdy_por => adc0_drprdy_por,
      adc0_drprdy_tc => adc0_drprdy_tc,
      adc0_drpwe_por => adc0_drpwe_por,
      adc0_por_gnt => adc0_por_gnt,
      adc0_por_req => adc0_por_req,
      adc0_reset_i => adc0_reset_i,
      adc_bgt_req => adc_bgt_req,
      adc_drp_rdy_bgt => adc_drp_rdy_bgt,
      bank10_write => bank10_write,
      bgt_drp_arb_gnt => adc_bgt_gnt,
      const_config_drp_arb_gnt => const_gnt_adc0,
      const_req_adc0 => const_req_adc0,
      drp_RdAck_r_reg => \^fsm_sequential_fsm_cs_reg[0]_0\,
      drp_RdAck_r_reg_0 => drp_RdAck_r_reg,
      drp_addr(2) => adc_drp_addr_bgt(10),
      drp_addr(1 downto 0) => adc_drp_addr_bgt(6 downto 5),
      drp_den => adc_drp_den_bgt,
      drp_di(15 downto 0) => adc_drp_di_bgt(15 downto 0),
      drp_wen => adc_drp_wen_bgt,
      dummy_read_req_reg_0 => drp_arbiter_adc1_n_5,
      dummy_read_req_reg_1 => drp_arbiter_dac0_n_39,
      rx0_u_adc => tile_config_n_68,
      rx0_u_adc_0(9 downto 7) => adc0_drpaddr_const(10 downto 8),
      rx0_u_adc_0(6 downto 0) => adc0_drpaddr_const(6 downto 0),
      rx0_u_adc_1 => tile_config_n_70,
      rx0_u_adc_10 => tile_config_n_77,
      rx0_u_adc_11 => tile_config_n_78,
      rx0_u_adc_12(14) => adc0_drpdi_const(15),
      rx0_u_adc_12(13 downto 0) => adc0_drpdi_const(13 downto 0),
      rx0_u_adc_13 => tile_config_n_79,
      rx0_u_adc_14 => tile_config_n_80,
      rx0_u_adc_15 => tile_config_n_81,
      rx0_u_adc_16 => tile_config_n_82,
      rx0_u_adc_17 => tile_config_n_83,
      rx0_u_adc_18 => tile_config_n_84,
      rx0_u_adc_19 => tile_config_n_85,
      rx0_u_adc_2(8 downto 6) => adc0_drpaddr_por(10 downto 8),
      rx0_u_adc_2(5 downto 4) => adc0_drpaddr_por(6 downto 5),
      rx0_u_adc_2(3 downto 0) => adc0_drpaddr_por(3 downto 0),
      rx0_u_adc_20 => tile_config_n_86,
      rx0_u_adc_21 => tile_config_n_87,
      rx0_u_adc_22 => tile_config_n_88,
      rx0_u_adc_23 => tile_config_n_89,
      rx0_u_adc_24 => tile_config_n_90,
      rx0_u_adc_25 => tile_config_n_91,
      rx0_u_adc_26 => tile_config_n_92,
      rx0_u_adc_27 => tile_config_n_93,
      rx0_u_adc_28(15 downto 0) => adc0_drpdi_por(15 downto 0),
      rx0_u_adc_29(15 downto 0) => tx1_u_dac_0(15 downto 0),
      rx0_u_adc_3(10 downto 0) => tx1_u_dac(10 downto 0),
      rx0_u_adc_4 => tile_config_n_71,
      rx0_u_adc_5 => tile_config_n_72,
      rx0_u_adc_6 => tile_config_n_73,
      rx0_u_adc_7 => tile_config_n_74,
      rx0_u_adc_8 => tile_config_n_75,
      rx0_u_adc_9 => tile_config_n_76,
      s_axi_aclk => s_axi_aclk,
      tc_req_adc0 => tc_req_adc0,
      tile_config_drp_arb_gnt => tc_gnt_adc2,
      tile_config_drp_arb_gnt_reg_0 => drp_arbiter_adc0_n_44,
      user_drp_drdy => \^user_drp_drdy_reg_1\,
      user_drp_drdy_reg_0 => user_drp_drdy_reg_0,
      user_drp_drdy_reg_1 => drp_arbiter_adc0_n_14,
      user_drp_drdy_reg_2 => user_drp_drdy_reg_5
    );
drp_arbiter_adc1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter
     port map (
      E(0) => drp_arbiter_adc1_n_39,
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]_1\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[0]_0\ => \^fsm_sequential_fsm_cs_reg[0]_0\,
      \FSM_sequential_fsm_cs_reg[0]_1\ => drp_arbiter_adc1_n_36,
      \FSM_sequential_fsm_cs_reg[1]_0\ => drp_arbiter_adc1_n_12,
      \FSM_sequential_fsm_cs_reg[1]_1\ => \FSM_sequential_fsm_cs_reg[1]_2\,
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => \FSM_sequential_fsm_cs_reg[2]_3\(0),
      \FSM_sequential_fsm_cs_reg[2]_1\ => \FSM_sequential_fsm_cs_reg[2]_10\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => drp_arbiter_adc1_n_37,
      \FSM_sequential_fsm_cs_reg[2]_3\ => drp_arbiter_adc1_n_38,
      Q(0) => fsm_cs_0(2),
      access_type_reg => access_type_reg,
      adc1_drp_we => adc1_drp_we,
      adc1_drpaddr_por(0) => adc1_drpaddr_por(10),
      adc1_drpen_por => adc1_drpen_por,
      adc1_drpen_tc => adc1_drpen_tc,
      adc1_drprdy_por => adc1_drprdy_por,
      adc1_drprdy_tc => adc1_drprdy_tc,
      adc1_drpwe_por => adc1_drpwe_por,
      adc1_por_gnt => adc1_por_gnt,
      adc1_por_req => adc1_por_req,
      bank12_write => bank12_write,
      \drp_addr_reg[10]\(6 downto 3) => \drp_addr_reg[10]\(10 downto 7),
      \drp_addr_reg[10]\(2) => \drp_addr_reg[10]\(5),
      \drp_addr_reg[10]\(1) => \drp_addr_reg[10]\(2),
      \drp_addr_reg[10]\(0) => \drp_addr_reg[10]\(0),
      \drp_addr_reg[2]\ => drp_arbiter_adc1_n_5,
      \drpdi_por_reg[15]\(15 downto 0) => \drpdi_por_reg[15]\(15 downto 0),
      drpwe_por_reg => drpwe_por_reg,
      dummy_read_req_reg_0 => drp_arbiter_dac0_n_39,
      p_3_in => p_3_in,
      por_drp_drdy_reg_0 => por_drp_drdy_reg,
      \rdata_reg[0]\(0) => por_fsm_disabled_adc1_n_5,
      rx1_u_adc(9 downto 1) => tx1_u_dac(10 downto 2),
      rx1_u_adc(0) => tx1_u_dac(0),
      rx1_u_adc_0 => tile_config_n_94,
      rx1_u_adc_1(15 downto 0) => adc1_drpdi_por(15 downto 0),
      rx1_u_adc_10 => tile_config_n_40,
      rx1_u_adc_11 => tile_config_n_41,
      rx1_u_adc_12 => tile_config_n_42,
      rx1_u_adc_13 => tile_config_n_43,
      rx1_u_adc_14 => tile_config_n_44,
      rx1_u_adc_15 => tile_config_n_45,
      rx1_u_adc_16 => tile_config_n_46,
      rx1_u_adc_17 => tile_config_n_47,
      rx1_u_adc_18 => tile_config_n_48,
      rx1_u_adc_19 => tile_config_n_95,
      rx1_u_adc_2(15 downto 0) => tx1_u_dac_0(15 downto 0),
      rx1_u_adc_20 => tile_config_n_69,
      rx1_u_adc_21 => tile_config_n_118,
      rx1_u_adc_22 => tile_config_n_119,
      rx1_u_adc_23 => tile_config_n_120,
      rx1_u_adc_24 => tile_config_n_121,
      rx1_u_adc_3 => tile_config_n_33,
      rx1_u_adc_4 => tile_config_n_34,
      rx1_u_adc_5 => tile_config_n_35,
      rx1_u_adc_6 => tile_config_n_36,
      rx1_u_adc_7 => tile_config_n_37,
      rx1_u_adc_8 => tile_config_n_38,
      rx1_u_adc_9 => tile_config_n_39,
      s_axi_aclk => s_axi_aclk,
      s_axi_wready_reg_i_4 => drp_RdAck_r_reg,
      tc_req_adc1 => tc_req_adc1,
      tile_config_drp_arb_gnt_reg_0 => tc_gnt_adc1,
      user_drp_drdy => \^user_drp_drdy_reg_1\,
      user_drp_drdy_reg_0(0) => p_0_in,
      user_drp_drdy_reg_1 => adc1_restart_i_reg_n_0
    );
drp_arbiter_adc2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_2
     port map (
      E(0) => drp_arbiter_adc2_n_38,
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]_2\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[0]_0\ => \FSM_sequential_fsm_cs_reg[0]_1\,
      \FSM_sequential_fsm_cs_reg[0]_1\ => drp_arbiter_adc2_n_35,
      \FSM_sequential_fsm_cs_reg[1]_0\ => drp_arbiter_adc2_n_9,
      \FSM_sequential_fsm_cs_reg[1]_1\ => \FSM_sequential_fsm_cs_reg[1]_3\,
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => \FSM_sequential_fsm_cs_reg[2]_4\(0),
      \FSM_sequential_fsm_cs_reg[2]_1\ => \FSM_sequential_fsm_cs_reg[2]_11\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => drp_arbiter_adc2_n_36,
      \FSM_sequential_fsm_cs_reg[2]_3\ => drp_arbiter_adc2_n_37,
      Q(0) => fsm_cs_1(2),
      adc2_drp_we => adc2_drp_we,
      adc2_drpaddr_por(0) => adc2_drpaddr_por(10),
      adc2_drpdi_tc(15 downto 0) => adc2_drpdi_tc(15 downto 0),
      adc2_drpen_por => adc2_drpen_por,
      adc2_drpen_tc => adc2_drpen_tc,
      adc2_drprdy_por => adc2_drprdy_por,
      adc2_drprdy_tc => adc2_drprdy_tc,
      adc2_drpwe_por => adc2_drpwe_por,
      adc2_por_gnt => adc2_por_gnt,
      adc2_por_req => adc2_por_req,
      bank14_write => bank14_write,
      drp_RdAck_r_reg => drp_RdAck_r_reg_2,
      drp_RdAck_r_reg_0 => \^fsm_sequential_fsm_cs_reg[0]_2\,
      drp_RdAck_r_reg_1 => \^user_drp_drdy_reg_3\,
      drp_RdAck_r_reg_2 => drp_RdAck_r_reg_3,
      \drp_addr_reg[10]\(6 downto 3) => \drp_addr_reg[10]_0\(10 downto 7),
      \drp_addr_reg[10]\(2) => \drp_addr_reg[10]_0\(5),
      \drp_addr_reg[10]\(1) => \drp_addr_reg[10]_0\(2),
      \drp_addr_reg[10]\(0) => \drp_addr_reg[10]_0\(0),
      \drpdi_por_reg[15]\(15 downto 0) => \drpdi_por_reg[15]_0\(15 downto 0),
      drpwe_por_reg => drpwe_por_reg_0,
      dummy_read_req_reg_0 => drp_arbiter_adc1_n_5,
      dummy_read_req_reg_1 => drp_arbiter_dac0_n_39,
      p_4_in => p_4_in,
      por_drp_drdy_reg_0 => por_drp_drdy_reg_0,
      \rdata_reg[0]\(0) => por_fsm_disabled_adc2_n_5,
      rx2_u_adc => tile_config_n_100,
      rx2_u_adc_0(6 downto 3) => tx1_u_dac(10 downto 7),
      rx2_u_adc_0(2) => tx1_u_dac(5),
      rx2_u_adc_0(1) => tx1_u_dac(2),
      rx2_u_adc_0(0) => tx1_u_dac(0),
      rx2_u_adc_1 => tile_config_n_49,
      rx2_u_adc_2 => tile_config_n_50,
      rx2_u_adc_3 => tile_config_n_51,
      rx2_u_adc_4 => tile_config_n_52,
      rx2_u_adc_5 => tile_config_n_105,
      rx2_u_adc_6(15 downto 0) => adc2_drpdi_por(15 downto 0),
      rx2_u_adc_7(15 downto 0) => tx1_u_dac_0(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      tc_req_adc2 => tc_req_adc2,
      tile_config_drp_arb_gnt => tc_gnt_adc2,
      user_drp_drdy_reg_0 => user_drp_drdy_reg_2,
      user_drp_drdy_reg_1 => drp_arbiter_adc2_n_7,
      user_drp_drdy_reg_2(0) => p_0_in,
      user_drp_drdy_reg_3 => adc2_restart_i_reg_n_0
    );
drp_arbiter_adc3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_3
     port map (
      E(0) => drp_arbiter_adc3_n_35,
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]_3\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[0]_0\ => \^fsm_sequential_fsm_cs_reg[0]_2\,
      \FSM_sequential_fsm_cs_reg[0]_1\ => drp_arbiter_adc3_n_32,
      \FSM_sequential_fsm_cs_reg[1]_0\ => \FSM_sequential_fsm_cs_reg[1]_4\,
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => \FSM_sequential_fsm_cs_reg[2]_5\(0),
      \FSM_sequential_fsm_cs_reg[2]_1\ => \FSM_sequential_fsm_cs_reg[2]_12\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => drp_arbiter_adc3_n_33,
      \FSM_sequential_fsm_cs_reg[2]_3\ => drp_arbiter_adc3_n_34,
      Q(15 downto 0) => adc3_drpdi_por(15 downto 0),
      adc3_drp_we => adc3_drp_we,
      adc3_drpaddr_por(0) => adc3_drpaddr_por(10),
      adc3_drpaddr_tc(3) => adc3_drpaddr_tc(8),
      adc3_drpaddr_tc(2) => adc3_drpaddr_tc(5),
      adc3_drpaddr_tc(1) => adc3_drpaddr_tc(2),
      adc3_drpaddr_tc(0) => adc3_drpaddr_tc(0),
      adc3_drpdi_tc(15 downto 0) => adc3_drpdi_tc(15 downto 0),
      adc3_drpen_por => adc3_drpen_por,
      adc3_drpen_tc => adc3_drpen_tc,
      adc3_drprdy_por => adc3_drprdy_por,
      adc3_drprdy_tc => adc3_drprdy_tc,
      adc3_drpwe_por => adc3_drpwe_por,
      adc3_por_gnt => adc3_por_gnt,
      adc3_por_req => adc3_por_req,
      bank16_write => bank16_write,
      \drp_addr_reg[10]\(6 downto 3) => \drp_addr_reg[10]_1\(10 downto 7),
      \drp_addr_reg[10]\(2) => \drp_addr_reg[10]_1\(5),
      \drp_addr_reg[10]\(1) => \drp_addr_reg[10]_1\(2),
      \drp_addr_reg[10]\(0) => \drp_addr_reg[10]_1\(0),
      \drpdi_por_reg[15]\(15 downto 0) => \drpdi_por_reg[15]_1\(15 downto 0),
      drpwe_por_reg => drpwe_por_reg_1,
      dummy_read_req_reg_0 => drp_arbiter_adc1_n_5,
      dummy_read_req_reg_1 => drp_arbiter_dac0_n_39,
      p_5_in => p_5_in,
      por_drp_drdy_reg_0 => por_drp_drdy_reg_1,
      \rdata_reg[0]\(0) => por_fsm_disabled_adc3_n_5,
      rx3_u_adc(6 downto 3) => tx1_u_dac(10 downto 7),
      rx3_u_adc(2) => tx1_u_dac(5),
      rx3_u_adc(1) => tx1_u_dac(2),
      rx3_u_adc(0) => tx1_u_dac(0),
      rx3_u_adc_0 => tile_config_n_110,
      rx3_u_adc_1(15 downto 0) => tx1_u_dac_0(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      tc_gnt_adc3 => tc_gnt_adc3,
      tc_req_adc3 => tc_req_adc3,
      user_drp_drdy_reg_0 => \^user_drp_drdy_reg_3\,
      user_drp_drdy_reg_1(0) => p_0_in,
      user_drp_drdy_reg_2 => adc3_restart_i_reg_n_0
    );
drp_arbiter_dac0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_4
     port map (
      DADDR(10 downto 0) => DADDR(10 downto 0),
      DI(15 downto 0) => DI(15 downto 0),
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[0]_0\ => drp_arbiter_dac0_n_38,
      \FSM_sequential_fsm_cs_reg[1]_0\ => \FSM_sequential_fsm_cs_reg[1]\,
      \FSM_sequential_fsm_cs_reg[1]_1\ => \FSM_sequential_fsm_cs_reg[1]_0\,
      \FSM_sequential_fsm_cs_reg[1]_2\ => bgt_fsm_dac_n_0,
      \FSM_sequential_fsm_cs_reg[1]_3\ => \FSM_sequential_fsm_cs_reg[1]_1\,
      \FSM_sequential_fsm_cs_reg[2]_0\ => drp_arbiter_dac0_n_8,
      \FSM_sequential_fsm_cs_reg[2]_1\(0) => \FSM_sequential_fsm_cs_reg[2]\(0),
      \FSM_sequential_tc_sm_state[2]_i_4\ => \tc_enable_reg_n_0_[4]\,
      \FSM_sequential_tc_sm_state[2]_i_4_0\ => \tc_enable_reg_n_0_[5]\,
      Q(0) => Q(0),
      access_type_reg => drp_arbiter_dac0_n_41,
      access_type_reg_0 => access_type_reg_0,
      bank2_write => bank2_write,
      dac0_drpen_por => dac0_drpen_por,
      dac0_drprdy_por => dac0_drprdy_por,
      dac0_drprdy_tc => dac0_drprdy_tc,
      dac0_drpwe_por => dac0_drpwe_por,
      dac0_por_gnt => dac0_por_gnt,
      dac0_por_req => dac0_por_req,
      dac0_reset_i => dac0_reset_i,
      dac_bgt_gnt => dac_bgt_gnt,
      dac_bgt_req => dac_bgt_req,
      dac_drp_rdy_bgt => dac_drp_rdy_bgt,
      drp_RdAck_r_reg => drp_RdAck_r_reg_0,
      drp_addr(2) => dac_drp_addr_bgt(10),
      drp_addr(1 downto 0) => dac_drp_addr_bgt(6 downto 5),
      \drp_addr_reg[0]\ => drp_arbiter_dac0_n_39,
      drp_den => dac_drp_den_bgt,
      drp_di(15 downto 0) => dac_drp_di_bgt(15 downto 0),
      drp_wen => dac_drp_wen_bgt,
      drp_wen_0 => drp_wen,
      dummy_read_den_reg_0 => dummy_read_den_reg,
      dummy_read_req_reg_0 => dummy_read_req_reg,
      s_axi_aclk => s_axi_aclk,
      tc_req_dac0 => tc_req_dac0,
      tile_config_drp_arb_gnt => tc_gnt_dac1,
      tile_config_drp_arb_gnt_reg_0 => drp_arbiter_dac0_n_43,
      tx0_u_dac => tile_config_n_7,
      tx0_u_dac_0(8 downto 6) => dac0_drpaddr_por(10 downto 8),
      tx0_u_dac_0(5 downto 4) => dac0_drpaddr_por(6 downto 5),
      tx0_u_dac_0(3 downto 0) => dac0_drpaddr_por(3 downto 0),
      tx0_u_dac_1 => tile_config_n_10,
      tx0_u_dac_10 => tile_config_n_16,
      tx0_u_dac_11 => tile_config_n_17,
      tx0_u_dac_12(15 downto 0) => dac0_drpdi_por(15 downto 0),
      tx0_u_dac_13 => tile_config_n_18,
      tx0_u_dac_14 => tile_config_n_19,
      tx0_u_dac_15 => tile_config_n_20,
      tx0_u_dac_16 => tile_config_n_21,
      tx0_u_dac_17 => tile_config_n_22,
      tx0_u_dac_18 => tile_config_n_23,
      tx0_u_dac_19 => tile_config_n_24,
      tx0_u_dac_2(6 downto 3) => tx1_u_dac(7 downto 4),
      tx0_u_dac_2(2 downto 0) => tx1_u_dac(2 downto 0),
      tx0_u_dac_20 => tile_config_n_25,
      tx0_u_dac_21 => tile_config_n_26,
      tx0_u_dac_22 => tile_config_n_27,
      tx0_u_dac_23 => tile_config_n_28,
      tx0_u_dac_24 => tile_config_n_29,
      tx0_u_dac_25 => tile_config_n_30,
      tx0_u_dac_26 => tile_config_n_31,
      tx0_u_dac_27 => tile_config_n_32,
      tx0_u_dac_28 => tile_config_n_8,
      tx0_u_dac_29(0) => tile_index(2),
      tx0_u_dac_3 => tile_config_n_53,
      tx0_u_dac_4 => tile_config_n_11,
      tx0_u_dac_5 => tile_config_n_54,
      tx0_u_dac_6 => tile_config_n_12,
      tx0_u_dac_7 => tile_config_n_13,
      tx0_u_dac_8 => tile_config_n_14,
      tx0_u_dac_9 => tile_config_n_15,
      user_drp_drdy_reg_0 => user_drp_drdy_reg,
      user_drp_drdy_reg_1 => user_drp_drdy_reg_4
    );
drp_arbiter_dac1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_arbiter_5
     port map (
      E(0) => drp_arbiter_dac1_n_36,
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]_0\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[0]_0\ => \FSM_sequential_fsm_cs_reg[0]\,
      \FSM_sequential_fsm_cs_reg[0]_1\ => drp_arbiter_dac1_n_17,
      \FSM_sequential_fsm_cs_reg[1]_0\ => \FSM_sequential_fsm_cs_reg[1]_5\,
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => \FSM_sequential_fsm_cs_reg[2]_0\(0),
      \FSM_sequential_fsm_cs_reg[2]_1\ => \FSM_sequential_fsm_cs_reg[2]_13\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => drp_arbiter_dac1_n_18,
      \FSM_sequential_fsm_cs_reg[2]_3\ => drp_arbiter_dac1_n_35,
      Q(15 downto 0) => dac1_drpdi_por(15 downto 0),
      access_type_reg => access_type_reg_1,
      bank4_write => bank4_write,
      dac1_drp_we => dac1_drp_we,
      dac1_drpaddr_por(0) => dac1_drpaddr_por(10),
      dac1_drpdi_tc(15 downto 0) => dac1_drpdi_tc(15 downto 0),
      dac1_drpen_por => dac1_drpen_por,
      dac1_drpen_tc => dac1_drpen_tc,
      dac1_drprdy_por => dac1_drprdy_por,
      dac1_drprdy_tc => dac1_drprdy_tc,
      dac1_drpwe_por => dac1_drpwe_por,
      dac1_por_gnt => dac1_por_gnt,
      dac1_por_req => dac1_por_req,
      drp_RdAck_r_reg => drp_RdAck_r_reg_1,
      drp_RdAck_r_reg_0 => drp_arbiter_dac0_n_41,
      drp_RdAck_r_reg_1 => drp_arbiter_adc2_n_7,
      drp_RdAck_r_reg_2 => drp_arbiter_adc0_n_14,
      \drp_addr_reg[10]\(6 downto 3) => \drp_addr_reg[10]_2\(10 downto 7),
      \drp_addr_reg[10]\(2) => \drp_addr_reg[10]_2\(5),
      \drp_addr_reg[10]\(1) => \drp_addr_reg[10]_2\(2),
      \drp_addr_reg[10]\(0) => \drp_addr_reg[10]_2\(0),
      \drpdi_por_reg[15]\(15 downto 0) => \drpdi_por_reg[15]_2\(15 downto 0),
      drpwe_por_reg => drpwe_por_reg_2,
      dummy_read_req_reg_0 => drp_arbiter_adc1_n_5,
      dummy_read_req_reg_1 => drp_arbiter_dac0_n_39,
      p_8_in => p_8_in,
      por_drp_drdy_reg_0 => por_drp_drdy_reg_2,
      \rdata_reg[0]\(0) => por_fsm_disabled_dac1_n_5,
      s_axi_aclk => s_axi_aclk,
      tc_req_dac1 => tc_req_dac1,
      tile_config_drp_arb_gnt => tc_gnt_dac1,
      tx1_u_dac(6 downto 3) => tx1_u_dac(10 downto 7),
      tx1_u_dac(2) => tx1_u_dac(5),
      tx1_u_dac(1) => tx1_u_dac(2),
      tx1_u_dac(0) => tx1_u_dac(0),
      tx1_u_dac_0 => tile_config_n_111,
      tx1_u_dac_1 => tile_config_n_55,
      tx1_u_dac_2 => tile_config_n_118,
      tx1_u_dac_3 => tile_config_n_119,
      tx1_u_dac_4 => tile_config_n_120,
      tx1_u_dac_5 => tile_config_n_121,
      tx1_u_dac_6(15 downto 0) => tx1_u_dac_0(15 downto 0),
      user_drp_drdy => user_drp_drdy,
      user_drp_drdy_reg_0(0) => p_0_in,
      user_drp_drdy_reg_1 => dac1_restart_i_reg_n_0
    );
\mem_addr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mem_addr_dac0(3),
      I1 => mem_addr_dac0(0),
      I2 => mem_addr_dac0(1),
      I3 => mem_addr_dac0(2),
      O => \mem_addr[5]_i_6_n_0\
    );
\mem_data_adc0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => mem_addr_adc0(3),
      I1 => mem_addr_adc0(6),
      I2 => \mem_data_adc0[0]_i_2_n_0\,
      O => instr_adc0(0)
    );
\mem_data_adc0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF128A008AC0FA05"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(0),
      I2 => mem_addr_adc0(4),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(2),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[0]_i_2_n_0\
    );
\mem_data_adc0[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(4),
      O => \mem_data_adc0[11]_i_1_n_0\
    );
\mem_data_adc0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000006"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(3),
      O => \mem_data_adc0[12]_i_1_n_0\
    );
\mem_data_adc0[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060FFFF00600000"
    )
        port map (
      I0 => mem_addr_adc0(1),
      I1 => mem_addr_adc0(0),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[16]_i_2_n_0\,
      O => instr_adc0(16)
    );
\mem_data_adc0[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2224331021212404"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[16]_i_2_n_0\
    );
\mem_data_adc0[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140000"
    )
        port map (
      I0 => mem_addr_adc0(1),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[17]_i_2_n_0\,
      O => instr_adc0(17)
    );
\mem_data_adc0[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C84080788080"
    )
        port map (
      I0 => mem_addr_adc0(2),
      I1 => mem_addr_adc0(5),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(3),
      I5 => mem_addr_adc0(4),
      O => \mem_data_adc0[17]_i_2_n_0\
    );
\mem_data_adc0[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFF007F0000"
    )
        port map (
      I0 => mem_addr_adc0(0),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[18]_i_2_n_0\,
      O => instr_adc0(18)
    );
\mem_data_adc0[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B024612033292C26"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[18]_i_2_n_0\
    );
\mem_data_adc0[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035FFFF00350000"
    )
        port map (
      I0 => mem_addr_adc0(1),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[19]_i_2_n_0\,
      O => instr_adc0(19)
    );
\mem_data_adc0[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008AB00000"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(1),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(3),
      I5 => mem_addr_adc0(4),
      O => \mem_data_adc0[19]_i_2_n_0\
    );
\mem_data_adc0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B7FFFF00B70000"
    )
        port map (
      I0 => mem_addr_adc0(0),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[1]_i_2_n_0\,
      O => instr_adc0(1)
    );
\mem_data_adc0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B324A300A2E0CC11"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(2),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[1]_i_2_n_0\
    );
\mem_data_adc0[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A1457305F011426"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[21]_i_1_n_0\
    );
\mem_data_adc0[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060FFFF00600000"
    )
        port map (
      I0 => mem_addr_adc0(1),
      I1 => mem_addr_adc0(0),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[22]_i_2_n_0\,
      O => instr_adc0(22)
    );
\mem_data_adc0[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58045C1818080800"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[22]_i_2_n_0\
    );
\mem_data_adc0[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3732FFFF37320000"
    )
        port map (
      I0 => mem_addr_adc0(3),
      I1 => mem_addr_adc0(0),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[24]_i_2_n_0\,
      O => instr_adc0(24)
    );
\mem_data_adc0[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70AE7711205553EE"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[24]_i_2_n_0\
    );
\mem_data_adc0[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40AAFFFF40AA0000"
    )
        port map (
      I0 => mem_addr_adc0(3),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[25]_i_2_n_0\,
      O => instr_adc0(25)
    );
\mem_data_adc0[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00018505D904B086"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(2),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[25]_i_2_n_0\
    );
\mem_data_adc0[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40AAFFFF40AA0000"
    )
        port map (
      I0 => mem_addr_adc0(3),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[26]_i_2_n_0\,
      O => instr_adc0(26)
    );
\mem_data_adc0[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0084D9B00101048E"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[26]_i_2_n_0\
    );
\mem_data_adc0[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45BFFFFF45BF0000"
    )
        port map (
      I0 => mem_addr_adc0(3),
      I1 => mem_addr_adc0(1),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[27]_i_2_n_0\,
      O => instr_adc0(27)
    );
\mem_data_adc0[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"858880818185D599"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[27]_i_2_n_0\
    );
\mem_data_adc0[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF15FFFFAF150000"
    )
        port map (
      I0 => mem_addr_adc0(3),
      I1 => mem_addr_adc0(1),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[28]_i_2_n_0\,
      O => instr_adc0(28)
    );
\mem_data_adc0[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000111"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(3),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(2),
      I5 => mem_addr_adc0(4),
      O => \mem_data_adc0[28]_i_2_n_0\
    );
\mem_data_adc0[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE40FFFFEE400000"
    )
        port map (
      I0 => mem_addr_adc0(3),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[29]_i_2_n_0\,
      O => instr_adc0(29)
    );
\mem_data_adc0[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"014000550151405D"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[29]_i_2_n_0\
    );
\mem_data_adc0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0037FFFF00370000"
    )
        port map (
      I0 => mem_addr_adc0(0),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[2]_i_2_n_0\,
      O => instr_adc0(2)
    );
\mem_data_adc0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F101A000A405005"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(0),
      I2 => mem_addr_adc0(4),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(2),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[2]_i_2_n_0\
    );
\mem_data_adc0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_addr_adc0(3),
      I1 => mem_addr_adc0(6),
      I2 => \mem_data_adc0[30]_i_2_n_0\,
      O => instr_adc0(30)
    );
\mem_data_adc0[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"632763326336233A"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[30]_i_2_n_0\
    );
\mem_data_adc0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"989898989C8C8C84"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(0),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(2),
      O => \mem_data_adc0[31]_i_1_n_0\
    );
\mem_data_adc0[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(4),
      O => \mem_data_adc0[32]_i_1_n_0\
    );
\mem_data_adc0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0037FFFF00370000"
    )
        port map (
      I0 => mem_addr_adc0(0),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(1),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[3]_i_2_n_0\,
      O => instr_adc0(3)
    );
\mem_data_adc0[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F100A000A405005"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(0),
      I2 => mem_addr_adc0(4),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(2),
      I5 => mem_addr_adc0(1),
      O => \mem_data_adc0[3]_i_2_n_0\
    );
\mem_data_adc0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B5FFFF00B50000"
    )
        port map (
      I0 => mem_addr_adc0(1),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[4]_i_2_n_0\,
      O => instr_adc0(4)
    );
\mem_data_adc0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31200C0034502000"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[4]_i_2_n_0\
    );
\mem_data_adc0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B5FFFF00B50000"
    )
        port map (
      I0 => mem_addr_adc0(1),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[5]_i_2_n_0\,
      O => instr_adc0(5)
    );
\mem_data_adc0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08880A28AD300000"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(0),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(3),
      I5 => mem_addr_adc0(4),
      O => \mem_data_adc0[5]_i_2_n_0\
    );
\mem_data_adc0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035FFFF00350000"
    )
        port map (
      I0 => mem_addr_adc0(1),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[6]_i_2_n_0\,
      O => instr_adc0(6)
    );
\mem_data_adc0[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7120000070002480"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(4),
      I2 => mem_addr_adc0(3),
      I3 => mem_addr_adc0(2),
      I4 => mem_addr_adc0(1),
      I5 => mem_addr_adc0(0),
      O => \mem_data_adc0[6]_i_2_n_0\
    );
\mem_data_adc0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035FFFF00350000"
    )
        port map (
      I0 => mem_addr_adc0(1),
      I1 => mem_addr_adc0(2),
      I2 => mem_addr_adc0(0),
      I3 => mem_addr_adc0(3),
      I4 => mem_addr_adc0(6),
      I5 => \mem_data_adc0[7]_i_2_n_0\,
      O => instr_adc0(7)
    );
\mem_data_adc0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880000098008080"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(3),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(4),
      O => \mem_data_adc0[7]_i_2_n_0\
    );
\mem_data_adc0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000010000000"
    )
        port map (
      I0 => mem_addr_adc0(5),
      I1 => mem_addr_adc0(3),
      I2 => mem_addr_adc0(2),
      I3 => mem_addr_adc0(1),
      I4 => mem_addr_adc0(0),
      I5 => mem_addr_adc0(4),
      O => \mem_data_adc0[8]_i_1_n_0\
    );
\mem_data_adc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(0),
      Q => mem_data_adc0(0),
      R => '0'
    );
\mem_data_adc0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc0_n_11,
      Q => mem_data_adc0(10),
      R => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc0[11]_i_1_n_0\,
      Q => mem_data_adc0(11),
      R => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc0[12]_i_1_n_0\,
      Q => mem_data_adc0(12),
      R => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc0_n_20,
      Q => mem_data_adc0(13),
      R => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc0_n_21,
      Q => mem_data_adc0(14),
      R => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc0_n_22,
      Q => mem_data_adc0(15),
      R => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(16),
      Q => mem_data_adc0(16),
      R => '0'
    );
\mem_data_adc0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(17),
      Q => mem_data_adc0(17),
      R => '0'
    );
\mem_data_adc0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(18),
      Q => mem_data_adc0(18),
      R => '0'
    );
\mem_data_adc0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(19),
      Q => mem_data_adc0(19),
      R => '0'
    );
\mem_data_adc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(1),
      Q => mem_data_adc0(1),
      R => '0'
    );
\mem_data_adc0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc0[21]_i_1_n_0\,
      Q => mem_data_adc0(21),
      R => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(22),
      Q => mem_data_adc0(22),
      R => '0'
    );
\mem_data_adc0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(24),
      Q => mem_data_adc0(24),
      R => '0'
    );
\mem_data_adc0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(25),
      Q => mem_data_adc0(25),
      R => '0'
    );
\mem_data_adc0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(26),
      Q => mem_data_adc0(26),
      R => '0'
    );
\mem_data_adc0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(27),
      Q => mem_data_adc0(27),
      R => '0'
    );
\mem_data_adc0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(28),
      Q => mem_data_adc0(28),
      R => '0'
    );
\mem_data_adc0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(29),
      Q => \^mem_data_adc0_reg[30]_0\(0),
      R => '0'
    );
\mem_data_adc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(2),
      Q => mem_data_adc0(2),
      R => '0'
    );
\mem_data_adc0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(30),
      Q => \^mem_data_adc0_reg[30]_0\(1),
      R => '0'
    );
\mem_data_adc0_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc0[31]_i_1_n_0\,
      Q => \^mem_data_adc0_reg[31]_0\,
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc0[32]_i_1_n_0\,
      Q => \^mem_data_adc0_reg[32]_0\,
      S => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(3),
      Q => mem_data_adc0(3),
      R => '0'
    );
\mem_data_adc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(4),
      Q => mem_data_adc0(4),
      R => '0'
    );
\mem_data_adc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(5),
      Q => mem_data_adc0(5),
      R => '0'
    );
\mem_data_adc0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(6),
      Q => mem_data_adc0(6),
      R => '0'
    );
\mem_data_adc0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_adc0(7),
      Q => mem_data_adc0(7),
      R => '0'
    );
\mem_data_adc0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_adc0[8]_i_1_n_0\,
      Q => mem_data_adc0(8),
      R => mem_addr_adc0(6)
    );
\mem_data_adc0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_adc0_n_19,
      Q => mem_data_adc0(9),
      R => mem_addr_adc0(6)
    );
\mem_data_dac0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000723204002223"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(1),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(0),
      I5 => mem_addr_dac0(2),
      O => instr_dac0(0)
    );
\mem_data_dac0[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000200"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(0),
      I3 => mem_addr_dac0(2),
      I4 => mem_addr_dac0(3),
      O => \mem_data_dac0[10]_i_1_n_0\
    );
\mem_data_dac0[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mem_addr_dac0(4),
      I1 => mem_addr_dac0(2),
      I2 => mem_addr_dac0(1),
      I3 => mem_addr_dac0(3),
      O => \mem_data_dac0[11]_i_1_n_0\
    );
\mem_data_dac0[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18000040"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(0),
      I4 => mem_addr_dac0(2),
      O => \mem_data_dac0[12]_i_1_n_0\
    );
\mem_data_dac0[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5185813C"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(2),
      I4 => mem_addr_dac0(0),
      O => \mem_data_dac0[16]_i_1_n_0\
    );
\mem_data_dac0[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000732240002722"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(1),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(0),
      I5 => mem_addr_dac0(2),
      O => instr_dac0(17)
    );
\mem_data_dac0[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5141001172233232"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(1),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(2),
      I5 => mem_addr_dac0(0),
      O => instr_dac0(18)
    );
\mem_data_dac0[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000062222322"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(1),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(2),
      I5 => mem_addr_dac0(0),
      O => instr_dac0(19)
    );
\mem_data_dac0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C49001"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(0),
      I4 => mem_addr_dac0(2),
      O => \mem_data_dac0[1]_i_1_n_0\
    );
\mem_data_dac0[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0141441123233772"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(1),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(2),
      I5 => mem_addr_dac0(0),
      O => instr_dac0(21)
    );
\mem_data_dac0[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00102008"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(0),
      I4 => mem_addr_dac0(2),
      O => \mem_data_dac0[22]_i_1_n_0\
    );
\mem_data_dac0[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2767223322233732"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(1),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(2),
      I5 => mem_addr_dac0(0),
      O => instr_dac0(24)
    );
\mem_data_dac0[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2763223322233736"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(1),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(2),
      I5 => mem_addr_dac0(0),
      O => instr_dac0(25)
    );
\mem_data_dac0[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2363223322233732"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(1),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(2),
      I5 => mem_addr_dac0(0),
      O => instr_dac0(26)
    );
\mem_data_dac0[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7604360423006705"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(1),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(0),
      I4 => mem_addr_dac0(3),
      I5 => mem_addr_dac0(2),
      O => instr_dac0(27)
    );
\mem_data_dac0[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4A0A0A0A0A0A0A5"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(0),
      I2 => mem_addr_dac0(1),
      I3 => mem_addr_dac0(4),
      I4 => mem_addr_dac0(2),
      I5 => mem_addr_dac0(3),
      O => instr_dac0(28)
    );
\mem_data_dac0[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"899D8CDC89898989"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(1),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(0),
      I5 => mem_addr_dac0(2),
      O => instr_dac0(29)
    );
\mem_data_dac0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C04049"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(2),
      I3 => mem_addr_dac0(0),
      I4 => mem_addr_dac0(3),
      O => \mem_data_dac0[2]_i_1_n_0\
    );
\mem_data_dac0[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECB3DD26"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(0),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(2),
      O => \mem_data_dac0[30]_i_1_n_0\
    );
\mem_data_dac0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FDA8A8A8F8A9A8"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(0),
      I2 => mem_addr_dac0(1),
      I3 => mem_addr_dac0(4),
      I4 => mem_addr_dac0(3),
      I5 => mem_addr_dac0(2),
      O => instr_dac0(31)
    );
\mem_data_dac0[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => mem_addr_dac0(4),
      I1 => mem_addr_dac0(2),
      I2 => mem_addr_dac0(1),
      I3 => mem_addr_dac0(0),
      I4 => mem_addr_dac0(3),
      O => \mem_data_dac0[32]_i_1_n_0\
    );
\mem_data_dac0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C00041"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(2),
      I3 => mem_addr_dac0(0),
      I4 => mem_addr_dac0(3),
      O => \mem_data_dac0[3]_i_1_n_0\
    );
\mem_data_dac0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84108208"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(2),
      I4 => mem_addr_dac0(0),
      O => \mem_data_dac0[4]_i_1_n_0\
    );
\mem_data_dac0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80108000"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(2),
      I4 => mem_addr_dac0(0),
      O => \mem_data_dac0[5]_i_1_n_0\
    );
\mem_data_dac0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000240"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(0),
      I3 => mem_addr_dac0(2),
      I4 => mem_addr_dac0(3),
      O => \mem_data_dac0[6]_i_1_n_0\
    );
\mem_data_dac0[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80009200"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(2),
      I4 => mem_addr_dac0(0),
      O => \mem_data_dac0[8]_i_1_n_0\
    );
\mem_data_dac0[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000204"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(0),
      I3 => mem_addr_dac0(2),
      I4 => mem_addr_dac0(3),
      O => \mem_data_dac0[9]_i_1_n_0\
    );
\mem_data_dac0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(0),
      Q => mem_data_dac0(0),
      R => '0'
    );
\mem_data_dac0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[10]_i_1_n_0\,
      Q => mem_data_dac0(10),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[11]_i_1_n_0\,
      Q => mem_data_dac0(11),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[12]_i_1_n_0\,
      Q => mem_data_dac0(12),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_dac0_n_20,
      Q => mem_data_dac0(13),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_dac0_n_19,
      Q => mem_data_dac0(14),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_dac0_n_18,
      Q => mem_data_dac0(15),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[16]_i_1_n_0\,
      Q => mem_data_dac0(16),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(17),
      Q => mem_data_dac0(17),
      R => '0'
    );
\mem_data_dac0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(18),
      Q => mem_data_dac0(18),
      R => '0'
    );
\mem_data_dac0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(19),
      Q => mem_data_dac0(19),
      R => '0'
    );
\mem_data_dac0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[1]_i_1_n_0\,
      Q => mem_data_dac0(1),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(21),
      Q => mem_data_dac0(21),
      R => '0'
    );
\mem_data_dac0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[22]_i_1_n_0\,
      Q => mem_data_dac0(22),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(24),
      Q => mem_data_dac0(24),
      R => '0'
    );
\mem_data_dac0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(25),
      Q => mem_data_dac0(25),
      R => '0'
    );
\mem_data_dac0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(26),
      Q => mem_data_dac0(26),
      R => '0'
    );
\mem_data_dac0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(27),
      Q => mem_data_dac0(27),
      R => '0'
    );
\mem_data_dac0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(28),
      Q => mem_data_dac0(28),
      R => '0'
    );
\mem_data_dac0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(29),
      Q => mem_data_dac0(29),
      R => '0'
    );
\mem_data_dac0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[2]_i_1_n_0\,
      Q => mem_data_dac0(2),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[30]_i_1_n_0\,
      Q => mem_data_dac0(30),
      S => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(31),
      Q => mem_data_dac0(31),
      R => '0'
    );
\mem_data_dac0_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[32]_i_1_n_0\,
      Q => mem_data_dac0(32),
      S => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[3]_i_1_n_0\,
      Q => mem_data_dac0(3),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[4]_i_1_n_0\,
      Q => mem_data_dac0(4),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[5]_i_1_n_0\,
      Q => mem_data_dac0(5),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[6]_i_1_n_0\,
      Q => mem_data_dac0(6),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[8]_i_1_n_0\,
      Q => mem_data_dac0(8),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[9]_i_1_n_0\,
      Q => mem_data_dac0(9),
      R => mem_addr_dac0(5)
    );
por_fsm_adc0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm
     port map (
      D(3 downto 0) => slice_enables_adc0(3 downto 0),
      \FSM_sequential_por_sm_state_reg[0]_0\ => \tc_enable_reg_n_0_[0]\,
      \FSM_sequential_por_sm_state_reg[1]_0\ => \FSM_sequential_por_sm_state_reg[1]\,
      \FSM_sequential_por_sm_state_reg[1]_1\(3 downto 0) => adc0_end_stage_r(3 downto 0),
      \FSM_sequential_por_sm_state_reg[2]_0\ => por_fsm_adc0_n_47,
      Q(19 downto 18) => \^mem_data_adc0_reg[30]_0\(1 downto 0),
      Q(17 downto 13) => mem_data_adc0(28 downto 24),
      Q(12) => mem_data_adc0(22),
      Q(11 downto 8) => mem_data_adc0(19 downto 16),
      Q(7 downto 0) => mem_data_adc0(7 downto 0),
      adc0_bg_cal_en_written => adc0_bg_cal_en_written,
      adc0_bgt_reset_i => adc0_bgt_reset_i,
      adc0_cal_done => adc0_cal_done,
      adc0_cal_start => adc0_cal_start,
      adc0_done_i_0 => adc0_done_i_0,
      adc0_drpen_por => adc0_drpen_por,
      adc0_drprdy_por => adc0_drprdy_por,
      adc0_drpwe_por => adc0_drpwe_por,
      adc0_por_gnt => adc0_por_gnt,
      adc0_por_req => adc0_por_req,
      adc0_powerup_state_interrupt => adc0_powerup_state_interrupt,
      adc0_reset_i => adc0_reset_i,
      adc0_signal_lost_out(0) => adc0_signal_lost_out(0),
      adc0_sm_reset_i => adc0_sm_reset_i,
      adc0_sm_reset_i_0 => adc0_sm_reset_i_0,
      adc0_status(0) => adc0_status(0),
      adc1_status(0) => adc1_status(0),
      adc2_status(0) => adc2_status(0),
      adc3_status(0) => adc3_status(0),
      bg_cal_en_written_reg_0(3 downto 0) => adc0_start_stage_r(3 downto 0),
      bgt_sm_start_adc => bgt_sm_start_adc,
      cleared_reg_0 => por_fsm_adc0_n_42,
      clocks_ok_r_reg_0 => clocks_ok_r_reg,
      \const_operation_reg[0]_0\(0) => p_0_in,
      \const_operation_reg[0]_1\ => adc0_restart_i_reg_n_0,
      \const_operation_reg[5]_0\(3 downto 2) => data_stop_adc0(4 downto 3),
      \const_operation_reg[5]_0\(1) => por_fsm_adc0_n_26,
      \const_operation_reg[5]_0\(0) => por_fsm_adc0_n_27,
      \const_operation_reg[5]_1\(1 downto 0) => adc0_operation(5 downto 4),
      \const_operation_reg[9]_0\(2 downto 0) => mu_adc0(3 downto 1),
      \drpaddr_por_reg[10]_0\(8 downto 6) => adc0_drpaddr_por(10 downto 8),
      \drpaddr_por_reg[10]_0\(5 downto 4) => adc0_drpaddr_por(6 downto 5),
      \drpaddr_por_reg[10]_0\(3 downto 0) => adc0_drpaddr_por(3 downto 0),
      \drpdi_por_i_reg[10]_0\(1) => drpdi_por_i0_in(10),
      \drpdi_por_i_reg[10]_0\(0) => drpdi_por_i0_in(8),
      \drpdi_por_i_reg[15]_0\(15 downto 0) => adc0_drpdi_por(15 downto 0),
      \drpdi_por_i_reg[5]_0\ => bgt_fsm_adc_n_11,
      \drpdi_por_i_reg[6]_0\ => bgt_fsm_adc_n_10,
      \drpdi_por_i_reg[7]_0\ => bgt_fsm_adc_n_12,
      \drpdi_por_i_reg[9]_0\ => bgt_fsm_adc_n_9,
      \mem_addr_reg[0]_0\ => por_fsm_adc0_n_19,
      \mem_addr_reg[2]_0\ => por_fsm_adc0_n_20,
      \mem_addr_reg[4]_0\ => por_fsm_adc0_n_11,
      \mem_addr_reg[4]_1\ => por_fsm_adc0_n_21,
      \mem_addr_reg[4]_2\ => por_fsm_adc0_n_22,
      \mem_addr_reg[6]_0\(6 downto 0) => mem_addr_adc0(6 downto 0),
      mem_data_adc0(8) => mem_data_adc0(21),
      mem_data_adc0(7 downto 0) => mem_data_adc0(15 downto 8),
      \mem_data_adc0_reg[10]\ => por_fsm_adc0_n_44,
      \mem_data_adc0_reg[16]\ => por_fsm_adc0_n_45,
      \mem_data_adc0_reg[16]_0\ => por_fsm_adc0_n_48,
      \mem_data_adc0_reg[17]\ => por_fsm_adc0_n_41,
      \mem_data_adc0_reg[22]\ => por_fsm_adc0_n_46,
      p_44_in(1 downto 0) => p_44_in(7 downto 6),
      \por_timer_start_val_reg[15]_0\(15 downto 0) => \por_timer_start_val_reg[19]\(15 downto 0),
      \por_timer_start_val_reg[2]_0\ => \^mem_data_adc0_reg[32]_0\,
      \por_timer_start_val_reg[2]_1\ => \^mem_data_adc0_reg[31]_0\,
      \por_timer_start_val_reg[8]_0\(1 downto 0) => \por_timer_start_val_reg[8]\(1 downto 0),
      power_ok_r_reg_0 => power_ok_r_reg,
      powerup_state_r_reg_0 => powerup_state_r_reg,
      \rdata_reg[15]_0\(15 downto 0) => \rdata_reg[15]\(15 downto 0),
      \rdata_reg[8]_0\ => por_fsm_adc0_n_43,
      s_axi_aclk => s_axi_aclk,
      signal_high_adc0(0) => signal_high_adc0(0),
      signal_lost(0) => signal_lost(0),
      \slice_enables_adc0_reg[3]\(0) => const_sm_state_adc0(0),
      sm_reset_pulse0 => sm_reset_pulse0,
      sm_reset_pulse_reg => \^adc0_done_reg_0\,
      sm_reset_r => sm_reset_r,
      \syncstages_ff_reg[3]\ => por_fsm_adc0_n_40,
      tile_config_done => tile_config_done,
      trim_code(5 downto 0) => trim_code_adc(5 downto 0),
      wait_event_reg_0 => adc0_done_i_reg_0,
      wait_event_reg_1 => bgt_fsm_adc_n_0
    );
por_fsm_dac0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm__parameterized0\
     port map (
      D(15 downto 0) => D(15 downto 0),
      \FSM_sequential_por_sm_state_reg[0]_0\(3 downto 0) => dac0_end_stage_r(3 downto 0),
      \FSM_sequential_por_sm_state_reg[0]_1\ => tile_config_n_178,
      \FSM_sequential_por_sm_state_reg[2]_0\ => \FSM_sequential_por_sm_state_reg[2]\,
      \FSM_sequential_por_sm_state_reg[2]_1\ => \FSM_sequential_por_sm_state_reg[2]_0\,
      Q(0) => \por_sm_state__0\(1),
      bgt_sm_start_dac => bgt_sm_start_dac,
      clear_interrupt_reg_0(3 downto 0) => dac0_start_stage_r(3 downto 0),
      cleared_r_reg_0 => cleared_r_reg,
      cleared_r_reg_1 => cleared_r_reg_0,
      clocks_ok_r_reg_0 => clocks_ok_r_reg_0,
      dac0_bgt_reset_i => dac0_bgt_reset_i,
      dac0_done_i => dac0_done_i,
      dac0_done_i_reg(2 downto 0) => \dac0_end_stage_r_reg[3]_0\(3 downto 1),
      dac0_drpen_por => dac0_drpen_por,
      dac0_drprdy_por => dac0_drprdy_por,
      dac0_drpwe_por => dac0_drpwe_por,
      \dac0_end_stage_r_reg[0]\ => por_fsm_dac0_n_27,
      dac0_fifo_disable(0) => dac0_fifo_disable(0),
      dac0_por_gnt => dac0_por_gnt,
      dac0_por_req => dac0_por_req,
      dac0_reset_i => dac0_reset_i,
      dac0_sm_reset_i => dac0_sm_reset_i,
      dac0_sm_reset_i_1 => dac0_sm_reset_i_1,
      dest_out => dest_out,
      done_reg_0 => done_reg,
      \drpaddr_por_reg[10]_0\(8 downto 6) => dac0_drpaddr_por(10 downto 8),
      \drpaddr_por_reg[10]_0\(5 downto 4) => dac0_drpaddr_por(6 downto 5),
      \drpaddr_por_reg[10]_0\(3 downto 0) => dac0_drpaddr_por(3 downto 0),
      \drpdi_por_i[10]_i_2__0_0\ => bgt_fsm_dac_n_15,
      \drpdi_por_i_reg[14]_0\ => bgt_fsm_dac_n_10,
      \drpdi_por_i_reg[15]_0\(15 downto 0) => dac0_drpdi_por(15 downto 0),
      \drpdi_por_i_reg[5]_0\ => bgt_fsm_dac_n_13,
      \drpdi_por_i_reg[6]_0\ => bgt_fsm_dac_n_12,
      \drpdi_por_i_reg[7]_0\ => bgt_fsm_dac_n_14,
      \drpdi_por_i_reg[8]_0\ => bgt_fsm_dac_n_9,
      \drpdi_por_i_reg[9]_0\ => bgt_fsm_dac_n_2,
      \mem_addr_reg[2]_0\ => por_fsm_dac0_n_20,
      \mem_addr_reg[3]_0\ => por_fsm_dac0_n_18,
      \mem_addr_reg[3]_1\ => por_fsm_dac0_n_19,
      \mem_addr_reg[5]_0\(5 downto 0) => mem_addr_dac0(5 downto 0),
      \mem_addr_reg[5]_1\ => \mem_addr[5]_i_6_n_0\,
      mem_data_dac0(29 downto 21) => mem_data_dac0(32 downto 24),
      mem_data_dac0(20 downto 19) => mem_data_dac0(22 downto 21),
      mem_data_dac0(18 downto 7) => mem_data_dac0(19 downto 8),
      mem_data_dac0(6 downto 0) => mem_data_dac0(6 downto 0),
      \mem_data_dac0_reg[16]\ => por_fsm_dac0_n_10,
      \mem_data_dac0_reg[17]\ => por_fsm_dac0_n_24,
      \mem_data_dac0_reg[18]\ => por_fsm_dac0_n_9,
      \mem_data_dac0_reg[31]\ => \mem_data_dac0_reg[31]_0\,
      \mem_data_dac0_reg[31]_0\ => por_fsm_dac0_n_23,
      por_req_reg_0(0) => p_0_in,
      por_req_reg_1 => dac0_restart_i_reg_n_0,
      \por_timer_start_val_reg[11]_0\(0) => \por_timer_start_val_reg[11]\(0),
      \por_timer_start_val_reg[19]_0\(15 downto 0) => \por_timer_start_val_reg[19]\(15 downto 0),
      power_ok_r_reg_0 => power_ok_r_reg_0,
      \rdata_reg[14]_0\(0) => por_fsm_dac0_n_21,
      s_axi_aclk => s_axi_aclk,
      sm_reset_pulse0_0 => sm_reset_pulse0_0,
      sm_reset_r_1 => sm_reset_r_1,
      \timer_125ns_count_reg[2]\(1 downto 0) => \dac0_start_stage_r_reg[3]_0\(3 downto 2),
      trim_code(5 downto 0) => trim_code_dac(5 downto 0),
      wait_event_reg_0 => bgt_fsm_dac_n_11,
      wait_event_reg_1 => wait_event_reg
    );
por_fsm_disabled_adc1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled
     port map (
      E(0) => drp_arbiter_adc1_n_39,
      \FSM_onehot_por_sm_state_reg[6]_0\(0) => por_fsm_disabled_adc1_n_5,
      Q(0) => p_0_in,
      adc1_drpaddr_por(0) => adc1_drpaddr_por(10),
      adc1_drpen_por => adc1_drpen_por,
      adc1_drprdy_por => adc1_drprdy_por,
      adc1_drpwe_por => adc1_drpwe_por,
      adc1_por_gnt => adc1_por_gnt,
      adc1_por_req => adc1_por_req,
      \clock_en_count_reg[0]_0\ => adc1_restart_i_reg_n_0,
      done_reg_0 => done_reg_0,
      done_reg_1 => done_reg_4,
      \drpdi_por_reg[15]_0\(15 downto 0) => adc1_drpdi_por(15 downto 0),
      p_3_in => p_3_in,
      \por_timer_count_reg[7]_0\(1 downto 0) => \por_timer_count_reg[7]\(1 downto 0),
      \rdata_reg[15]_0\(15 downto 0) => \rdata_reg[15]_0\(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      status(1 downto 0) => status(1 downto 0),
      tile_config_done => tile_config_done
    );
por_fsm_disabled_adc2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled_6
     port map (
      E(0) => drp_arbiter_adc2_n_38,
      \FSM_onehot_por_sm_state_reg[6]_0\(0) => por_fsm_disabled_adc2_n_5,
      Q(0) => p_0_in,
      adc2_drpaddr_por(0) => adc2_drpaddr_por(10),
      adc2_drpen_por => adc2_drpen_por,
      adc2_drprdy_por => adc2_drprdy_por,
      adc2_drpwe_por => adc2_drpwe_por,
      adc2_por_gnt => adc2_por_gnt,
      adc2_por_req => adc2_por_req,
      \clock_en_count_reg[0]_0\ => adc2_restart_i_reg_n_0,
      done_reg_0 => done_reg_1,
      done_reg_1 => done_reg_5,
      \drpdi_por_reg[15]_0\(15 downto 0) => adc2_drpdi_por(15 downto 0),
      p_4_in => p_4_in,
      \por_timer_count_reg[7]_0\(1 downto 0) => \por_timer_count_reg[7]_0\(1 downto 0),
      \rdata_reg[15]_0\(15 downto 0) => \rdata_reg[15]_1\(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      \status_reg[3]_0\(1 downto 0) => \status_reg[3]\(1 downto 0),
      tile_config_done => tile_config_done
    );
por_fsm_disabled_adc3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled_7
     port map (
      E(0) => drp_arbiter_adc3_n_35,
      \FSM_onehot_por_sm_state_reg[6]_0\(0) => por_fsm_disabled_adc3_n_5,
      Q(0) => p_0_in,
      adc3_drpaddr_por(0) => adc3_drpaddr_por(10),
      adc3_drpen_por => adc3_drpen_por,
      adc3_drprdy_por => adc3_drprdy_por,
      adc3_drpwe_por => adc3_drpwe_por,
      adc3_por_gnt => adc3_por_gnt,
      adc3_por_req => adc3_por_req,
      \clock_en_count_reg[0]_0\ => adc3_restart_i_reg_n_0,
      done_reg_0 => done_reg_2,
      done_reg_1 => done_reg_6,
      \drpdi_por_reg[15]_0\(15 downto 0) => adc3_drpdi_por(15 downto 0),
      p_5_in => p_5_in,
      \por_timer_count_reg[7]_0\(1 downto 0) => \por_timer_count_reg[7]_1\(1 downto 0),
      \rdata_reg[15]_0\(15 downto 0) => \rdata_reg[15]_2\(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      \status_reg[3]_0\(1 downto 0) => \status_reg[3]_0\(1 downto 0),
      tile_config_done => tile_config_done
    );
por_fsm_disabled_dac1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_disabled__parameterized0\
     port map (
      E(0) => drp_arbiter_dac1_n_36,
      \FSM_onehot_por_sm_state_reg[6]_0\(0) => por_fsm_disabled_dac1_n_5,
      Q(0) => p_0_in,
      \clock_en_count_reg[0]_0\ => dac1_restart_i_reg_n_0,
      dac1_drpaddr_por(0) => dac1_drpaddr_por(10),
      dac1_drpen_por => dac1_drpen_por,
      dac1_drprdy_por => dac1_drprdy_por,
      dac1_drpwe_por => dac1_drpwe_por,
      dac1_por_gnt => dac1_por_gnt,
      dac1_por_req => dac1_por_req,
      done_reg_0 => done_reg_3,
      done_reg_1 => done_reg_7,
      \drpdi_por_reg[15]_0\(15 downto 0) => dac1_drpdi_por(15 downto 0),
      p_8_in => p_8_in,
      \por_timer_count_reg[7]_0\(0) => \por_timer_count_reg[7]_2\(0),
      \rdata_reg[15]_0\(15 downto 0) => \rdata_reg[15]_3\(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      \status_reg[3]_0\(1 downto 0) => \status_reg[3]_1\(1 downto 0),
      tile_config_done => tile_config_done
    );
\reset_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => \p_0_in__0\(1),
      S => por_sm_reset
    );
\reset_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \p_0_in__0\(2),
      S => por_sm_reset
    );
\reset_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \p_0_in__0\(3),
      S => por_sm_reset
    );
\reset_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \p_0_in__0\(4),
      S => por_sm_reset
    );
\reset_r_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => p_0_in,
      S => por_sm_reset
    );
\tc_enable[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => p_44_in(5),
      I1 => p_44_in(4),
      I2 => p_44_in(6),
      I3 => p_44_in(7),
      I4 => tc_enable_reg124_in,
      O => tc_enable_reg026_out
    );
\tc_enable[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_44_in(3),
      I1 => p_44_in(2),
      I2 => p_44_in(0),
      I3 => p_44_in(1),
      O => tc_enable_reg124_in
    );
\tc_enable[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \dac0_start_stage_r_reg[3]_0\(1),
      I1 => \dac0_start_stage_r_reg[3]_0\(0),
      I2 => \dac0_start_stage_r_reg[3]_0\(2),
      I3 => \dac0_start_stage_r_reg[3]_0\(3),
      I4 => tc_enable_reg112_in,
      O => tc_enable_reg014_out
    );
\tc_enable[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \dac0_end_stage_r_reg[3]_0\(3),
      I1 => \dac0_end_stage_r_reg[3]_0\(2),
      I2 => \dac0_end_stage_r_reg[3]_0\(0),
      I3 => \dac0_end_stage_r_reg[3]_0\(1),
      O => tc_enable_reg112_in
    );
\tc_enable_reg0_inferred__0/tc_enable[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \tc_enable_reg[1]_0\(1),
      I1 => \tc_enable_reg[1]_0\(0),
      I2 => \tc_enable_reg[1]_0\(2),
      I3 => \tc_enable_reg[1]_0\(3),
      I4 => tc_enable_reg121_in,
      O => tc_enable_reg023_out
    );
\tc_enable_reg0_inferred__0/tc_enable[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0\(3),
      I1 => \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0\(2),
      I2 => \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0\(0),
      I3 => \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0\(1),
      O => tc_enable_reg121_in
    );
\tc_enable_reg0_inferred__1/tc_enable[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \tc_enable_reg[2]_0\(1),
      I1 => \tc_enable_reg[2]_0\(0),
      I2 => \tc_enable_reg[2]_0\(2),
      I3 => \tc_enable_reg[2]_0\(3),
      I4 => tc_enable_reg118_in,
      O => tc_enable_reg020_out
    );
\tc_enable_reg0_inferred__1/tc_enable[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0\(3),
      I1 => \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0\(2),
      I2 => \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0\(0),
      I3 => \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0\(1),
      O => tc_enable_reg118_in
    );
\tc_enable_reg0_inferred__2/tc_enable[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \tc_enable_reg[3]_0\(1),
      I1 => \tc_enable_reg[3]_0\(0),
      I2 => \tc_enable_reg[3]_0\(2),
      I3 => \tc_enable_reg[3]_0\(3),
      I4 => tc_enable_reg115_in,
      O => tc_enable_reg017_out
    );
\tc_enable_reg0_inferred__2/tc_enable[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0\(3),
      I1 => \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0\(2),
      I2 => \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0\(0),
      I3 => \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0\(1),
      O => tc_enable_reg115_in
    );
\tc_enable_reg0_inferred__4/tc_enable[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \tc_enable_reg[5]_0\(1),
      I1 => \tc_enable_reg[5]_0\(0),
      I2 => \tc_enable_reg[5]_0\(2),
      I3 => \tc_enable_reg[5]_0\(3),
      I4 => tc_enable_reg1,
      O => tc_enable_reg0
    );
\tc_enable_reg0_inferred__4/tc_enable[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(3),
      I1 => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(2),
      I2 => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(0),
      I3 => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(1),
      O => tc_enable_reg1
    );
\tc_enable_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_62,
      Q => \tc_enable_reg_n_0_[0]\,
      S => p_0_in
    );
\tc_enable_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_63,
      Q => \tc_enable_reg_n_0_[1]\,
      S => p_0_in
    );
\tc_enable_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_64,
      Q => \tc_enable_reg_n_0_[2]\,
      S => p_0_in
    );
\tc_enable_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_65,
      Q => \tc_enable_reg_n_0_[3]\,
      S => p_0_in
    );
\tc_enable_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_66,
      Q => \tc_enable_reg_n_0_[4]\,
      S => p_0_in
    );
\tc_enable_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_67,
      Q => \tc_enable_reg_n_0_[5]\,
      S => p_0_in
    );
tile_config: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_tile_config
     port map (
      \FSM_onehot_state_reg[1]\ => tile_config_n_94,
      \FSM_onehot_state_reg[1]_0\ => tile_config_n_100,
      \FSM_sequential_fsm_cs_reg[0]\ => tile_config_n_71,
      \FSM_sequential_fsm_cs_reg[0]_0\ => tile_config_n_73,
      \FSM_sequential_fsm_cs_reg[0]_1\ => tile_config_n_77,
      \FSM_sequential_por_sm_state_reg[0]\ => por_fsm_dac0_n_27,
      \FSM_sequential_por_sm_state_reg[0]_0\(0) => \por_sm_state__0\(1),
      \FSM_sequential_tc_sm_state_reg[0]_0\ => tile_config_n_62,
      \FSM_sequential_tc_sm_state_reg[0]_1\ => tile_config_n_63,
      \FSM_sequential_tc_sm_state_reg[0]_2\ => tile_config_n_64,
      \FSM_sequential_tc_sm_state_reg[0]_3\ => tile_config_n_65,
      \FSM_sequential_tc_sm_state_reg[0]_4\ => tile_config_n_66,
      \FSM_sequential_tc_sm_state_reg[0]_5\ => tile_config_n_67,
      \FSM_sequential_tc_sm_state_reg[0]_6\ => drp_arbiter_dac0_n_43,
      \FSM_sequential_tc_sm_state_reg[0]_7\ => drp_arbiter_adc0_n_44,
      \FSM_sequential_tc_sm_state_reg[1]_0\ => tile_config_n_178,
      Q(0) => tile_index(2),
      adc0_drpen_tc => adc0_drpen_tc,
      adc0_drprdy_tc => adc0_drprdy_tc,
      adc0_reset_i => adc0_reset_i,
      adc0_restart_i_reg => tile_config_n_184,
      adc0_restart_i_reg_0 => adc0_restart_i_reg_n_0,
      adc0_restart_pending => adc0_restart_pending,
      adc0_restart_pending_reg => tile_config_n_56,
      adc0_restart_pending_reg_0 => \adc0_start_stage_r_reg[0]_0\,
      adc1_drpaddr_por(0) => adc1_drpaddr_por(10),
      adc1_drpen_tc => adc1_drpen_tc,
      adc1_drprdy_tc => adc1_drprdy_tc,
      adc1_restart_i_reg => tile_config_n_183,
      adc1_restart_i_reg_0 => adc1_restart_i_reg_n_0,
      adc1_restart_pending => adc1_restart_pending,
      adc1_restart_pending_reg => tile_config_n_57,
      adc1_restart_pending_reg_0 => adc1_restart_pending_reg_0,
      adc2_drpaddr_por(0) => adc2_drpaddr_por(10),
      adc2_drpdi_tc(15 downto 0) => adc2_drpdi_tc(15 downto 0),
      adc2_drpen_tc => adc2_drpen_tc,
      adc2_drprdy_tc => adc2_drprdy_tc,
      adc2_restart_i_reg => tile_config_n_182,
      adc2_restart_i_reg_0 => adc2_restart_i_reg_n_0,
      adc2_restart_pending => adc2_restart_pending,
      adc2_restart_pending_reg => tile_config_n_58,
      adc2_restart_pending_reg_0 => adc2_restart_pending_reg_0,
      adc3_drpaddr_por(0) => adc3_drpaddr_por(10),
      adc3_drpaddr_tc(3) => adc3_drpaddr_tc(8),
      adc3_drpaddr_tc(2) => adc3_drpaddr_tc(5),
      adc3_drpaddr_tc(1) => adc3_drpaddr_tc(2),
      adc3_drpaddr_tc(0) => adc3_drpaddr_tc(0),
      adc3_drpdi_tc(15 downto 0) => adc3_drpdi_tc(15 downto 0),
      adc3_drpen_tc => adc3_drpen_tc,
      adc3_drprdy_tc => adc3_drprdy_tc,
      adc3_restart_i_reg => tile_config_n_181,
      adc3_restart_i_reg_0 => adc3_restart_i_reg_n_0,
      adc3_restart_pending => adc3_restart_pending,
      adc3_restart_pending_reg => tile_config_n_59,
      adc3_restart_pending_reg_0 => adc3_restart_pending_reg_0,
      dac0_drprdy_tc => dac0_drprdy_tc,
      dac0_reset_i => dac0_reset_i,
      dac0_restart_i_reg => tile_config_n_180,
      dac0_restart_i_reg_0 => dac0_restart_i_reg_n_0,
      dac0_restart_pending => dac0_restart_pending,
      dac0_restart_pending_reg => tile_config_n_60,
      dac0_restart_pending_reg_0 => \dac0_end_stage_r_reg[0]_0\,
      dac1_drpaddr_por(0) => dac1_drpaddr_por(10),
      dac1_drpdi_tc(15 downto 0) => dac1_drpdi_tc(15 downto 0),
      dac1_drpen_tc => dac1_drpen_tc,
      dac1_drprdy_tc => dac1_drprdy_tc,
      dac1_restart_i_reg => tile_config_n_179,
      dac1_restart_i_reg_0 => dac1_restart_i_reg_n_0,
      dac1_restart_pending => dac1_restart_pending,
      dac1_restart_pending_reg => tile_config_n_61,
      dac1_restart_pending_reg_0 => dac1_restart_pending_reg_0,
      \data_reg[0]\ => tile_config_n_78,
      \data_reg[10]\ => tile_config_n_88,
      \data_reg[11]\ => tile_config_n_89,
      \data_reg[12]\ => tile_config_n_90,
      \data_reg[13]\ => tile_config_n_91,
      \data_reg[14]\ => tile_config_n_92,
      \data_reg[15]\ => tile_config_n_93,
      \data_reg[16]\ => tile_config_n_68,
      \data_reg[17]\ => tile_config_n_70,
      \data_reg[19]\ => tile_config_n_72,
      \data_reg[1]\ => tile_config_n_79,
      \data_reg[21]\ => tile_config_n_74,
      \data_reg[22]\ => tile_config_n_75,
      \data_reg[22]_0\(3) => \drp_addr_reg[10]\(6),
      \data_reg[22]_0\(2 downto 1) => \drp_addr_reg[10]\(4 downto 3),
      \data_reg[22]_0\(0) => \drp_addr_reg[10]\(1),
      \data_reg[22]_1\(3) => \drp_addr_reg[10]_0\(6),
      \data_reg[22]_1\(2 downto 1) => \drp_addr_reg[10]_0\(4 downto 3),
      \data_reg[22]_1\(0) => \drp_addr_reg[10]_0\(1),
      \data_reg[22]_2\(3) => \drp_addr_reg[10]_2\(6),
      \data_reg[22]_2\(2 downto 1) => \drp_addr_reg[10]_2\(4 downto 3),
      \data_reg[22]_2\(0) => \drp_addr_reg[10]_2\(1),
      \data_reg[24]\ => tile_config_n_76,
      \data_reg[25]\ => tile_config_n_95,
      \data_reg[25]_0\ => tile_config_n_105,
      \data_reg[25]_1\ => tile_config_n_111,
      \data_reg[26]\ => tile_config_n_49,
      \data_reg[26]_0\ => tile_config_n_50,
      \data_reg[26]_1\ => tile_config_n_51,
      \data_reg[26]_2\ => tile_config_n_52,
      \data_reg[26]_3\ => tile_config_n_53,
      \data_reg[26]_4\ => tile_config_n_54,
      \data_reg[26]_5\ => tile_config_n_118,
      \data_reg[26]_6\ => tile_config_n_119,
      \data_reg[26]_7\ => tile_config_n_120,
      \data_reg[26]_8\ => tile_config_n_121,
      \data_reg[27]\ => tile_config_n_8,
      \data_reg[27]_0\ => tile_config_n_69,
      \data_reg[28]\ => tile_config_n_7,
      \data_reg[28]_0\ => tile_config_n_10,
      \data_reg[28]_1\ => tile_config_n_11,
      \data_reg[28]_10\ => tile_config_n_37,
      \data_reg[28]_11\ => tile_config_n_38,
      \data_reg[28]_12\ => tile_config_n_39,
      \data_reg[28]_13\ => tile_config_n_40,
      \data_reg[28]_14\ => tile_config_n_41,
      \data_reg[28]_15\ => tile_config_n_42,
      \data_reg[28]_16\ => tile_config_n_43,
      \data_reg[28]_17\ => tile_config_n_44,
      \data_reg[28]_18\ => tile_config_n_45,
      \data_reg[28]_19\ => tile_config_n_46,
      \data_reg[28]_2\ => tile_config_n_12,
      \data_reg[28]_20\ => tile_config_n_47,
      \data_reg[28]_21\ => tile_config_n_48,
      \data_reg[28]_22\ => tile_config_n_55,
      \data_reg[28]_23\(3) => \drp_addr_reg[10]_1\(6),
      \data_reg[28]_23\(2 downto 1) => \drp_addr_reg[10]_1\(4 downto 3),
      \data_reg[28]_23\(0) => \drp_addr_reg[10]_1\(1),
      \data_reg[28]_24\ => tile_config_n_110,
      \data_reg[28]_3\ => tile_config_n_13,
      \data_reg[28]_4\ => tile_config_n_14,
      \data_reg[28]_5\ => tile_config_n_15,
      \data_reg[28]_6\ => tile_config_n_33,
      \data_reg[28]_7\ => tile_config_n_34,
      \data_reg[28]_8\ => tile_config_n_35,
      \data_reg[28]_9\ => tile_config_n_36,
      \data_reg[2]\ => tile_config_n_80,
      \data_reg[3]\ => tile_config_n_81,
      \data_reg[4]\ => tile_config_n_82,
      \data_reg[5]\ => tile_config_n_83,
      \data_reg[6]\ => tile_config_n_84,
      \data_reg[7]\ => tile_config_n_85,
      \data_reg[8]\ => tile_config_n_86,
      \data_reg[9]\ => tile_config_n_87,
      \drp_addr_reg[10]\ => tile_config_n_16,
      \drp_di_reg[0]\ => tile_config_n_17,
      \drp_di_reg[10]\ => tile_config_n_27,
      \drp_di_reg[11]\ => tile_config_n_28,
      \drp_di_reg[12]\ => tile_config_n_29,
      \drp_di_reg[13]\ => tile_config_n_30,
      \drp_di_reg[14]\ => tile_config_n_31,
      \drp_di_reg[15]\ => tile_config_n_32,
      \drp_di_reg[1]\ => tile_config_n_18,
      \drp_di_reg[2]\ => tile_config_n_19,
      \drp_di_reg[3]\ => tile_config_n_20,
      \drp_di_reg[4]\ => tile_config_n_21,
      \drp_di_reg[5]\ => tile_config_n_22,
      \drp_di_reg[6]\ => tile_config_n_23,
      \drp_di_reg[7]\ => tile_config_n_24,
      \drp_di_reg[8]\ => tile_config_n_25,
      \drp_di_reg[9]\ => tile_config_n_26,
      drp_req_dac0_reg_0(0) => p_0_in,
      drp_wen => drp_wen,
      p_3_in => p_3_in,
      p_4_in => p_4_in,
      p_5_in => p_5_in,
      p_8_in => p_8_in,
      por_sm_reset => por_sm_reset,
      reset_const_i => reset_const_i,
      rx0_u_adc(1 downto 0) => fsm_cs(1 downto 0),
      rx1_u_adc(0) => \FSM_onehot_state_reg[2]_1\(0),
      rx1_u_adc_0 => drp_arbiter_adc1_n_12,
      rx1_u_adc_1(0) => fsm_cs_0(2),
      rx1_u_adc_2 => drp_arbiter_adc1_n_37,
      rx1_u_adc_3 => drp_arbiter_adc1_n_38,
      rx1_u_adc_4 => drp_arbiter_adc1_n_36,
      rx2_u_adc(0) => \FSM_onehot_state_reg[2]_2\(0),
      rx2_u_adc_0 => drp_arbiter_adc2_n_9,
      rx2_u_adc_1(0) => fsm_cs_1(2),
      rx2_u_adc_2 => drp_arbiter_adc2_n_37,
      rx2_u_adc_3 => drp_arbiter_adc2_n_35,
      rx2_u_adc_4 => drp_arbiter_adc2_n_36,
      rx3_u_adc => drp_arbiter_adc3_n_34,
      rx3_u_adc_0 => drp_arbiter_adc3_n_32,
      rx3_u_adc_1 => drp_arbiter_adc3_n_33,
      s_axi_aclk => s_axi_aclk,
      tc_enable_reg0 => tc_enable_reg0,
      tc_enable_reg014_out => tc_enable_reg014_out,
      tc_enable_reg017_out => tc_enable_reg017_out,
      tc_enable_reg020_out => tc_enable_reg020_out,
      tc_enable_reg023_out => tc_enable_reg023_out,
      tc_enable_reg026_out => tc_enable_reg026_out,
      \tc_enable_reg[0]\ => \tc_enable_reg_n_0_[0]\,
      \tc_enable_reg[1]\ => \tc_enable_reg_n_0_[1]\,
      \tc_enable_reg[2]\ => \tc_enable_reg_n_0_[2]\,
      \tc_enable_reg[3]\ => \tc_enable_reg_n_0_[3]\,
      \tc_enable_reg[4]\ => \tc_enable_reg_n_0_[4]\,
      \tc_enable_reg[5]\ => \tc_enable_reg_n_0_[5]\,
      tc_gnt_adc3 => tc_gnt_adc3,
      tc_req_adc0 => tc_req_adc0,
      tc_req_adc1 => tc_req_adc1,
      tc_req_adc2 => tc_req_adc2,
      tc_req_adc3 => tc_req_adc3,
      tc_req_dac0 => tc_req_dac0,
      tc_req_dac1 => tc_req_dac1,
      tile_config_done => tile_config_done,
      tx0_u_dac => drp_arbiter_dac0_n_8,
      tx0_u_dac_0 => drp_arbiter_dac0_n_38,
      tx0_u_dac_1(8 downto 6) => tx1_u_dac(10 downto 8),
      tx0_u_dac_1(5 downto 2) => tx1_u_dac(6 downto 3),
      tx0_u_dac_1(1 downto 0) => tx1_u_dac(1 downto 0),
      tx0_u_dac_2(15 downto 0) => tx1_u_dac_0(15 downto 0),
      tx1_u_dac => drp_arbiter_dac1_n_18,
      tx1_u_dac_0 => drp_arbiter_dac1_n_35,
      tx1_u_dac_1 => drp_arbiter_dac1_n_17
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_rf_wrapper is
  port (
    s00_axis_tready : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    adc0_common_stat : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_common_stat : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_common_stat : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_common_stat : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_common_stat : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_common_stat : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_drp_rdy : out STD_LOGIC;
    adc0_done : out STD_LOGIC;
    tx0_u_dac_0 : out STD_LOGIC;
    vout00_n : out STD_LOGIC;
    vout00_p : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac00_irq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac01_irq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_irq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac03_irq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx1_u_dac_0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dac10_irq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac11_irq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac12_irq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx0_u_adc_0 : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rx0_u_adc_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc00_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc01_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx1_u_adc_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc10_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc11_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx2_u_adc_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc20_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc21_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx3_u_adc_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc30_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_irq : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[1]\ : out STD_LOGIC;
    \mem_data_dac0_reg[31]\ : out STD_LOGIC;
    adc0_powerup_state_interrupt : out STD_LOGIC;
    \mem_data_adc0_reg[32]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_por_sm_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_drp_rdy : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    access_type_reg : out STD_LOGIC;
    user_drp_drdy_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_0 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_1 : out STD_LOGIC;
    tx1_u_dac_1 : out STD_LOGIC;
    tx1_u_dac_2 : out STD_LOGIC;
    access_type_reg_0 : out STD_LOGIC;
    sm_reset_pulse0 : out STD_LOGIC;
    sm_reset_pulse0_0 : out STD_LOGIC;
    done_reg : out STD_LOGIC;
    adc0_sm_reset_i : out STD_LOGIC;
    dac0_sm_reset_i : out STD_LOGIC;
    access_type_reg_1 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_6\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_2\ : out STD_LOGIC;
    \adc0_bg_cal_off_reg[0]\ : out STD_LOGIC;
    status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    done_reg_0 : out STD_LOGIC;
    \status_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    done_reg_1 : out STD_LOGIC;
    \status_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    done_reg_2 : out STD_LOGIC;
    cleared_r_reg : out STD_LOGIC;
    \FSM_sequential_por_sm_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_por_sm_state_reg[2]_0\ : out STD_LOGIC;
    cleared_r_reg_0 : out STD_LOGIC;
    \status_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    done_reg_3 : out STD_LOGIC;
    s0_axis_aclk : in STD_LOGIC;
    m0_axis_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    dac0_clk_n : in STD_LOGIC;
    dac0_clk_p : in STD_LOGIC;
    sysref_in_n : in STD_LOGIC;
    sysref_in_p : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    adc0_clk_n : in STD_LOGIC;
    adc0_clk_p : in STD_LOGIC;
    vin0_01_n : in STD_LOGIC;
    vin0_01_p : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bank2_write : in STD_LOGIC;
    dummy_read_req_reg : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC;
    tx1_u_dac_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx1_u_dac_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC;
    drp_RdAck_r_reg : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[2]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[2]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[10]_i_13\ : in STD_LOGIC;
    \por_timer_start_val_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_count_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_count_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_start_val_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    \por_timer_count_reg[7]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_r : in STD_LOGIC;
    sm_reset_r_1 : in STD_LOGIC;
    \tc_enable_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc0_start_stage_r_reg[0]\ : in STD_LOGIC;
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    adc1_restart_pending_reg : in STD_LOGIC;
    adc2_restart_pending_reg : in STD_LOGIC;
    adc3_restart_pending_reg : in STD_LOGIC;
    \dac0_end_stage_r_reg[0]\ : in STD_LOGIC;
    dac1_restart_pending_reg : in STD_LOGIC;
    \dac0_start_stage_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac0_end_stage_r_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    por_sm_reset_reg_0 : in STD_LOGIC;
    adc0_done_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : in STD_LOGIC;
    dac0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    wait_event_reg : in STD_LOGIC;
    drp_RdAck_r_reg_1 : in STD_LOGIC;
    drp_RdAck_r_reg_2 : in STD_LOGIC;
    drp_RdAck_r_reg_3 : in STD_LOGIC;
    bank10_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_7\ : in STD_LOGIC;
    adc1_drp_we : in STD_LOGIC;
    bank12_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_2\ : in STD_LOGIC;
    adc2_drp_we : in STD_LOGIC;
    bank14_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_3\ : in STD_LOGIC;
    adc3_drp_we : in STD_LOGIC;
    bank16_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_4\ : in STD_LOGIC;
    dac1_drp_we : in STD_LOGIC;
    bank4_write : in STD_LOGIC;
    signal_lost : in STD_LOGIC_VECTOR ( 0 to 0 );
    \por_timer_start_val_reg[19]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_rf_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_rf_wrapper is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_clk_present_sync : STD_LOGIC;
  signal \^adc0_common_stat\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_done_i : STD_LOGIC;
  signal adc0_done_i_reg_n_0 : STD_LOGIC;
  signal adc0_powerup_state_sync : STD_LOGIC;
  signal adc0_supplies_up_sync : STD_LOGIC;
  signal \^adc1_common_stat\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc1_supplies_up_sync : STD_LOGIC;
  signal \^adc2_common_stat\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc2_supplies_up_sync : STD_LOGIC;
  signal \^adc3_common_stat\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc3_supplies_up_sync : STD_LOGIC;
  signal dac0_clk_present_sync : STD_LOGIC;
  signal \^dac0_common_stat\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac0_done_i : STD_LOGIC;
  signal dac0_done_i_reg_n_0 : STD_LOGIC;
  signal dac0_powerup_state_sync : STD_LOGIC;
  signal dac0_supplies_up_sync : STD_LOGIC;
  signal \^dac1_common_stat\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac1_supplies_up_sync : STD_LOGIC;
  signal \^m00_axis_tvalid\ : STD_LOGIC;
  signal por_sm_reset : STD_LOGIC;
  signal por_sm_reset_i : STD_LOGIC;
  signal por_sm_reset_i_2_n_0 : STD_LOGIC;
  signal por_state_machine_i_n_10 : STD_LOGIC;
  signal por_state_machine_i_n_100 : STD_LOGIC;
  signal por_state_machine_i_n_101 : STD_LOGIC;
  signal por_state_machine_i_n_102 : STD_LOGIC;
  signal por_state_machine_i_n_103 : STD_LOGIC;
  signal por_state_machine_i_n_104 : STD_LOGIC;
  signal por_state_machine_i_n_105 : STD_LOGIC;
  signal por_state_machine_i_n_106 : STD_LOGIC;
  signal por_state_machine_i_n_107 : STD_LOGIC;
  signal por_state_machine_i_n_108 : STD_LOGIC;
  signal por_state_machine_i_n_109 : STD_LOGIC;
  signal por_state_machine_i_n_11 : STD_LOGIC;
  signal por_state_machine_i_n_110 : STD_LOGIC;
  signal por_state_machine_i_n_111 : STD_LOGIC;
  signal por_state_machine_i_n_112 : STD_LOGIC;
  signal por_state_machine_i_n_113 : STD_LOGIC;
  signal por_state_machine_i_n_114 : STD_LOGIC;
  signal por_state_machine_i_n_115 : STD_LOGIC;
  signal por_state_machine_i_n_116 : STD_LOGIC;
  signal por_state_machine_i_n_117 : STD_LOGIC;
  signal por_state_machine_i_n_118 : STD_LOGIC;
  signal por_state_machine_i_n_119 : STD_LOGIC;
  signal por_state_machine_i_n_12 : STD_LOGIC;
  signal por_state_machine_i_n_120 : STD_LOGIC;
  signal por_state_machine_i_n_121 : STD_LOGIC;
  signal por_state_machine_i_n_122 : STD_LOGIC;
  signal por_state_machine_i_n_123 : STD_LOGIC;
  signal por_state_machine_i_n_124 : STD_LOGIC;
  signal por_state_machine_i_n_125 : STD_LOGIC;
  signal por_state_machine_i_n_126 : STD_LOGIC;
  signal por_state_machine_i_n_127 : STD_LOGIC;
  signal por_state_machine_i_n_128 : STD_LOGIC;
  signal por_state_machine_i_n_129 : STD_LOGIC;
  signal por_state_machine_i_n_13 : STD_LOGIC;
  signal por_state_machine_i_n_130 : STD_LOGIC;
  signal por_state_machine_i_n_131 : STD_LOGIC;
  signal por_state_machine_i_n_132 : STD_LOGIC;
  signal por_state_machine_i_n_133 : STD_LOGIC;
  signal por_state_machine_i_n_134 : STD_LOGIC;
  signal por_state_machine_i_n_135 : STD_LOGIC;
  signal por_state_machine_i_n_136 : STD_LOGIC;
  signal por_state_machine_i_n_137 : STD_LOGIC;
  signal por_state_machine_i_n_138 : STD_LOGIC;
  signal por_state_machine_i_n_139 : STD_LOGIC;
  signal por_state_machine_i_n_14 : STD_LOGIC;
  signal por_state_machine_i_n_140 : STD_LOGIC;
  signal por_state_machine_i_n_141 : STD_LOGIC;
  signal por_state_machine_i_n_142 : STD_LOGIC;
  signal por_state_machine_i_n_143 : STD_LOGIC;
  signal por_state_machine_i_n_144 : STD_LOGIC;
  signal por_state_machine_i_n_145 : STD_LOGIC;
  signal por_state_machine_i_n_146 : STD_LOGIC;
  signal por_state_machine_i_n_147 : STD_LOGIC;
  signal por_state_machine_i_n_148 : STD_LOGIC;
  signal por_state_machine_i_n_149 : STD_LOGIC;
  signal por_state_machine_i_n_15 : STD_LOGIC;
  signal por_state_machine_i_n_150 : STD_LOGIC;
  signal por_state_machine_i_n_151 : STD_LOGIC;
  signal por_state_machine_i_n_152 : STD_LOGIC;
  signal por_state_machine_i_n_153 : STD_LOGIC;
  signal por_state_machine_i_n_154 : STD_LOGIC;
  signal por_state_machine_i_n_155 : STD_LOGIC;
  signal por_state_machine_i_n_156 : STD_LOGIC;
  signal por_state_machine_i_n_157 : STD_LOGIC;
  signal por_state_machine_i_n_158 : STD_LOGIC;
  signal por_state_machine_i_n_159 : STD_LOGIC;
  signal por_state_machine_i_n_16 : STD_LOGIC;
  signal por_state_machine_i_n_160 : STD_LOGIC;
  signal por_state_machine_i_n_161 : STD_LOGIC;
  signal por_state_machine_i_n_162 : STD_LOGIC;
  signal por_state_machine_i_n_163 : STD_LOGIC;
  signal por_state_machine_i_n_164 : STD_LOGIC;
  signal por_state_machine_i_n_165 : STD_LOGIC;
  signal por_state_machine_i_n_166 : STD_LOGIC;
  signal por_state_machine_i_n_167 : STD_LOGIC;
  signal por_state_machine_i_n_168 : STD_LOGIC;
  signal por_state_machine_i_n_169 : STD_LOGIC;
  signal por_state_machine_i_n_17 : STD_LOGIC;
  signal por_state_machine_i_n_170 : STD_LOGIC;
  signal por_state_machine_i_n_171 : STD_LOGIC;
  signal por_state_machine_i_n_172 : STD_LOGIC;
  signal por_state_machine_i_n_173 : STD_LOGIC;
  signal por_state_machine_i_n_174 : STD_LOGIC;
  signal por_state_machine_i_n_175 : STD_LOGIC;
  signal por_state_machine_i_n_176 : STD_LOGIC;
  signal por_state_machine_i_n_177 : STD_LOGIC;
  signal por_state_machine_i_n_178 : STD_LOGIC;
  signal por_state_machine_i_n_179 : STD_LOGIC;
  signal por_state_machine_i_n_18 : STD_LOGIC;
  signal por_state_machine_i_n_180 : STD_LOGIC;
  signal por_state_machine_i_n_181 : STD_LOGIC;
  signal por_state_machine_i_n_182 : STD_LOGIC;
  signal por_state_machine_i_n_183 : STD_LOGIC;
  signal por_state_machine_i_n_184 : STD_LOGIC;
  signal por_state_machine_i_n_185 : STD_LOGIC;
  signal por_state_machine_i_n_186 : STD_LOGIC;
  signal por_state_machine_i_n_187 : STD_LOGIC;
  signal por_state_machine_i_n_188 : STD_LOGIC;
  signal por_state_machine_i_n_189 : STD_LOGIC;
  signal por_state_machine_i_n_19 : STD_LOGIC;
  signal por_state_machine_i_n_190 : STD_LOGIC;
  signal por_state_machine_i_n_191 : STD_LOGIC;
  signal por_state_machine_i_n_192 : STD_LOGIC;
  signal por_state_machine_i_n_193 : STD_LOGIC;
  signal por_state_machine_i_n_194 : STD_LOGIC;
  signal por_state_machine_i_n_195 : STD_LOGIC;
  signal por_state_machine_i_n_196 : STD_LOGIC;
  signal por_state_machine_i_n_197 : STD_LOGIC;
  signal por_state_machine_i_n_198 : STD_LOGIC;
  signal por_state_machine_i_n_199 : STD_LOGIC;
  signal por_state_machine_i_n_2 : STD_LOGIC;
  signal por_state_machine_i_n_20 : STD_LOGIC;
  signal por_state_machine_i_n_200 : STD_LOGIC;
  signal por_state_machine_i_n_201 : STD_LOGIC;
  signal por_state_machine_i_n_202 : STD_LOGIC;
  signal por_state_machine_i_n_203 : STD_LOGIC;
  signal por_state_machine_i_n_204 : STD_LOGIC;
  signal por_state_machine_i_n_205 : STD_LOGIC;
  signal por_state_machine_i_n_206 : STD_LOGIC;
  signal por_state_machine_i_n_207 : STD_LOGIC;
  signal por_state_machine_i_n_208 : STD_LOGIC;
  signal por_state_machine_i_n_209 : STD_LOGIC;
  signal por_state_machine_i_n_21 : STD_LOGIC;
  signal por_state_machine_i_n_210 : STD_LOGIC;
  signal por_state_machine_i_n_211 : STD_LOGIC;
  signal por_state_machine_i_n_212 : STD_LOGIC;
  signal por_state_machine_i_n_213 : STD_LOGIC;
  signal por_state_machine_i_n_22 : STD_LOGIC;
  signal por_state_machine_i_n_23 : STD_LOGIC;
  signal por_state_machine_i_n_24 : STD_LOGIC;
  signal por_state_machine_i_n_25 : STD_LOGIC;
  signal por_state_machine_i_n_26 : STD_LOGIC;
  signal por_state_machine_i_n_27 : STD_LOGIC;
  signal por_state_machine_i_n_28 : STD_LOGIC;
  signal por_state_machine_i_n_29 : STD_LOGIC;
  signal por_state_machine_i_n_30 : STD_LOGIC;
  signal por_state_machine_i_n_31 : STD_LOGIC;
  signal por_state_machine_i_n_32 : STD_LOGIC;
  signal por_state_machine_i_n_5 : STD_LOGIC;
  signal por_state_machine_i_n_6 : STD_LOGIC;
  signal por_state_machine_i_n_69 : STD_LOGIC;
  signal por_state_machine_i_n_7 : STD_LOGIC;
  signal por_state_machine_i_n_70 : STD_LOGIC;
  signal por_state_machine_i_n_71 : STD_LOGIC;
  signal por_state_machine_i_n_72 : STD_LOGIC;
  signal por_state_machine_i_n_73 : STD_LOGIC;
  signal por_state_machine_i_n_74 : STD_LOGIC;
  signal por_state_machine_i_n_75 : STD_LOGIC;
  signal por_state_machine_i_n_76 : STD_LOGIC;
  signal por_state_machine_i_n_77 : STD_LOGIC;
  signal por_state_machine_i_n_78 : STD_LOGIC;
  signal por_state_machine_i_n_79 : STD_LOGIC;
  signal por_state_machine_i_n_8 : STD_LOGIC;
  signal por_state_machine_i_n_80 : STD_LOGIC;
  signal por_state_machine_i_n_81 : STD_LOGIC;
  signal por_state_machine_i_n_82 : STD_LOGIC;
  signal por_state_machine_i_n_83 : STD_LOGIC;
  signal por_state_machine_i_n_84 : STD_LOGIC;
  signal por_state_machine_i_n_85 : STD_LOGIC;
  signal por_state_machine_i_n_86 : STD_LOGIC;
  signal por_state_machine_i_n_87 : STD_LOGIC;
  signal por_state_machine_i_n_88 : STD_LOGIC;
  signal por_state_machine_i_n_89 : STD_LOGIC;
  signal por_state_machine_i_n_9 : STD_LOGIC;
  signal por_state_machine_i_n_90 : STD_LOGIC;
  signal por_state_machine_i_n_91 : STD_LOGIC;
  signal por_state_machine_i_n_92 : STD_LOGIC;
  signal por_state_machine_i_n_93 : STD_LOGIC;
  signal por_state_machine_i_n_94 : STD_LOGIC;
  signal por_state_machine_i_n_95 : STD_LOGIC;
  signal por_state_machine_i_n_96 : STD_LOGIC;
  signal por_state_machine_i_n_97 : STD_LOGIC;
  signal por_state_machine_i_n_98 : STD_LOGIC;
  signal por_state_machine_i_n_99 : STD_LOGIC;
  signal \^rx0_u_adc_0\ : STD_LOGIC;
  signal \^rx0_u_adc_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx0_u_adc_n_1 : STD_LOGIC;
  signal rx0_u_adc_n_2 : STD_LOGIC;
  signal rx0_u_adc_n_536 : STD_LOGIC;
  signal rx0_u_adc_n_537 : STD_LOGIC;
  signal rx0_u_adc_n_538 : STD_LOGIC;
  signal rx0_u_adc_n_539 : STD_LOGIC;
  signal rx0_u_adc_n_540 : STD_LOGIC;
  signal rx0_u_adc_n_541 : STD_LOGIC;
  signal rx0_u_adc_n_542 : STD_LOGIC;
  signal rx0_u_adc_n_543 : STD_LOGIC;
  signal rx0_u_adc_n_544 : STD_LOGIC;
  signal rx0_u_adc_n_545 : STD_LOGIC;
  signal rx0_u_adc_n_548 : STD_LOGIC;
  signal rx0_u_adc_n_549 : STD_LOGIC;
  signal rx0_u_adc_n_552 : STD_LOGIC;
  signal rx0_u_adc_n_553 : STD_LOGIC;
  signal rx0_u_adc_n_554 : STD_LOGIC;
  signal rx0_u_adc_n_555 : STD_LOGIC;
  signal rx0_u_adc_n_556 : STD_LOGIC;
  signal rx0_u_adc_n_557 : STD_LOGIC;
  signal rx0_u_adc_n_558 : STD_LOGIC;
  signal rx0_u_adc_n_559 : STD_LOGIC;
  signal rx0_u_adc_n_560 : STD_LOGIC;
  signal rx0_u_adc_n_561 : STD_LOGIC;
  signal rx0_u_adc_n_564 : STD_LOGIC;
  signal rx0_u_adc_n_565 : STD_LOGIC;
  signal rx0_u_adc_n_568 : STD_LOGIC;
  signal rx0_u_adc_n_569 : STD_LOGIC;
  signal rx0_u_adc_n_570 : STD_LOGIC;
  signal rx0_u_adc_n_571 : STD_LOGIC;
  signal rx0_u_adc_n_572 : STD_LOGIC;
  signal rx0_u_adc_n_573 : STD_LOGIC;
  signal rx0_u_adc_n_574 : STD_LOGIC;
  signal rx0_u_adc_n_575 : STD_LOGIC;
  signal rx0_u_adc_n_576 : STD_LOGIC;
  signal rx0_u_adc_n_577 : STD_LOGIC;
  signal rx0_u_adc_n_580 : STD_LOGIC;
  signal rx0_u_adc_n_581 : STD_LOGIC;
  signal rx0_u_adc_n_584 : STD_LOGIC;
  signal rx0_u_adc_n_585 : STD_LOGIC;
  signal rx0_u_adc_n_586 : STD_LOGIC;
  signal rx0_u_adc_n_587 : STD_LOGIC;
  signal rx0_u_adc_n_588 : STD_LOGIC;
  signal rx0_u_adc_n_589 : STD_LOGIC;
  signal rx0_u_adc_n_590 : STD_LOGIC;
  signal rx0_u_adc_n_591 : STD_LOGIC;
  signal rx0_u_adc_n_592 : STD_LOGIC;
  signal rx0_u_adc_n_593 : STD_LOGIC;
  signal rx0_u_adc_n_596 : STD_LOGIC;
  signal rx0_u_adc_n_597 : STD_LOGIC;
  signal \^rx1_u_adc_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx1_u_adc_n_0 : STD_LOGIC;
  signal rx1_u_adc_n_1 : STD_LOGIC;
  signal rx1_u_adc_n_2 : STD_LOGIC;
  signal rx1_u_adc_n_536 : STD_LOGIC;
  signal rx1_u_adc_n_537 : STD_LOGIC;
  signal rx1_u_adc_n_538 : STD_LOGIC;
  signal rx1_u_adc_n_539 : STD_LOGIC;
  signal rx1_u_adc_n_540 : STD_LOGIC;
  signal rx1_u_adc_n_541 : STD_LOGIC;
  signal rx1_u_adc_n_542 : STD_LOGIC;
  signal rx1_u_adc_n_543 : STD_LOGIC;
  signal rx1_u_adc_n_544 : STD_LOGIC;
  signal rx1_u_adc_n_545 : STD_LOGIC;
  signal rx1_u_adc_n_548 : STD_LOGIC;
  signal rx1_u_adc_n_549 : STD_LOGIC;
  signal rx1_u_adc_n_552 : STD_LOGIC;
  signal rx1_u_adc_n_553 : STD_LOGIC;
  signal rx1_u_adc_n_554 : STD_LOGIC;
  signal rx1_u_adc_n_555 : STD_LOGIC;
  signal rx1_u_adc_n_556 : STD_LOGIC;
  signal rx1_u_adc_n_557 : STD_LOGIC;
  signal rx1_u_adc_n_558 : STD_LOGIC;
  signal rx1_u_adc_n_559 : STD_LOGIC;
  signal rx1_u_adc_n_560 : STD_LOGIC;
  signal rx1_u_adc_n_561 : STD_LOGIC;
  signal rx1_u_adc_n_564 : STD_LOGIC;
  signal rx1_u_adc_n_565 : STD_LOGIC;
  signal rx1_u_adc_n_568 : STD_LOGIC;
  signal rx1_u_adc_n_569 : STD_LOGIC;
  signal rx1_u_adc_n_570 : STD_LOGIC;
  signal rx1_u_adc_n_571 : STD_LOGIC;
  signal rx1_u_adc_n_572 : STD_LOGIC;
  signal rx1_u_adc_n_573 : STD_LOGIC;
  signal rx1_u_adc_n_574 : STD_LOGIC;
  signal rx1_u_adc_n_575 : STD_LOGIC;
  signal rx1_u_adc_n_576 : STD_LOGIC;
  signal rx1_u_adc_n_577 : STD_LOGIC;
  signal rx1_u_adc_n_580 : STD_LOGIC;
  signal rx1_u_adc_n_581 : STD_LOGIC;
  signal rx1_u_adc_n_584 : STD_LOGIC;
  signal rx1_u_adc_n_585 : STD_LOGIC;
  signal rx1_u_adc_n_586 : STD_LOGIC;
  signal rx1_u_adc_n_587 : STD_LOGIC;
  signal rx1_u_adc_n_588 : STD_LOGIC;
  signal rx1_u_adc_n_589 : STD_LOGIC;
  signal rx1_u_adc_n_590 : STD_LOGIC;
  signal rx1_u_adc_n_591 : STD_LOGIC;
  signal rx1_u_adc_n_592 : STD_LOGIC;
  signal rx1_u_adc_n_593 : STD_LOGIC;
  signal rx1_u_adc_n_596 : STD_LOGIC;
  signal rx1_u_adc_n_597 : STD_LOGIC;
  signal \^rx2_u_adc_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx2_u_adc_n_0 : STD_LOGIC;
  signal rx2_u_adc_n_1 : STD_LOGIC;
  signal rx2_u_adc_n_2 : STD_LOGIC;
  signal rx2_u_adc_n_536 : STD_LOGIC;
  signal rx2_u_adc_n_537 : STD_LOGIC;
  signal rx2_u_adc_n_538 : STD_LOGIC;
  signal rx2_u_adc_n_539 : STD_LOGIC;
  signal rx2_u_adc_n_540 : STD_LOGIC;
  signal rx2_u_adc_n_541 : STD_LOGIC;
  signal rx2_u_adc_n_542 : STD_LOGIC;
  signal rx2_u_adc_n_543 : STD_LOGIC;
  signal rx2_u_adc_n_544 : STD_LOGIC;
  signal rx2_u_adc_n_545 : STD_LOGIC;
  signal rx2_u_adc_n_548 : STD_LOGIC;
  signal rx2_u_adc_n_549 : STD_LOGIC;
  signal rx2_u_adc_n_552 : STD_LOGIC;
  signal rx2_u_adc_n_553 : STD_LOGIC;
  signal rx2_u_adc_n_554 : STD_LOGIC;
  signal rx2_u_adc_n_555 : STD_LOGIC;
  signal rx2_u_adc_n_556 : STD_LOGIC;
  signal rx2_u_adc_n_557 : STD_LOGIC;
  signal rx2_u_adc_n_558 : STD_LOGIC;
  signal rx2_u_adc_n_559 : STD_LOGIC;
  signal rx2_u_adc_n_560 : STD_LOGIC;
  signal rx2_u_adc_n_561 : STD_LOGIC;
  signal rx2_u_adc_n_564 : STD_LOGIC;
  signal rx2_u_adc_n_565 : STD_LOGIC;
  signal rx2_u_adc_n_568 : STD_LOGIC;
  signal rx2_u_adc_n_569 : STD_LOGIC;
  signal rx2_u_adc_n_570 : STD_LOGIC;
  signal rx2_u_adc_n_571 : STD_LOGIC;
  signal rx2_u_adc_n_572 : STD_LOGIC;
  signal rx2_u_adc_n_573 : STD_LOGIC;
  signal rx2_u_adc_n_574 : STD_LOGIC;
  signal rx2_u_adc_n_575 : STD_LOGIC;
  signal rx2_u_adc_n_576 : STD_LOGIC;
  signal rx2_u_adc_n_577 : STD_LOGIC;
  signal rx2_u_adc_n_580 : STD_LOGIC;
  signal rx2_u_adc_n_581 : STD_LOGIC;
  signal rx2_u_adc_n_584 : STD_LOGIC;
  signal rx2_u_adc_n_585 : STD_LOGIC;
  signal rx2_u_adc_n_586 : STD_LOGIC;
  signal rx2_u_adc_n_587 : STD_LOGIC;
  signal rx2_u_adc_n_588 : STD_LOGIC;
  signal rx2_u_adc_n_589 : STD_LOGIC;
  signal rx2_u_adc_n_590 : STD_LOGIC;
  signal rx2_u_adc_n_591 : STD_LOGIC;
  signal rx2_u_adc_n_592 : STD_LOGIC;
  signal rx2_u_adc_n_593 : STD_LOGIC;
  signal rx2_u_adc_n_596 : STD_LOGIC;
  signal rx2_u_adc_n_597 : STD_LOGIC;
  signal \^rx3_u_adc_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx3_u_adc_n_0 : STD_LOGIC;
  signal rx3_u_adc_n_1 : STD_LOGIC;
  signal rx3_u_adc_n_2 : STD_LOGIC;
  signal rx3_u_adc_n_536 : STD_LOGIC;
  signal rx3_u_adc_n_537 : STD_LOGIC;
  signal rx3_u_adc_n_538 : STD_LOGIC;
  signal rx3_u_adc_n_539 : STD_LOGIC;
  signal rx3_u_adc_n_540 : STD_LOGIC;
  signal rx3_u_adc_n_541 : STD_LOGIC;
  signal rx3_u_adc_n_542 : STD_LOGIC;
  signal rx3_u_adc_n_543 : STD_LOGIC;
  signal rx3_u_adc_n_544 : STD_LOGIC;
  signal rx3_u_adc_n_545 : STD_LOGIC;
  signal rx3_u_adc_n_548 : STD_LOGIC;
  signal rx3_u_adc_n_549 : STD_LOGIC;
  signal rx3_u_adc_n_552 : STD_LOGIC;
  signal rx3_u_adc_n_553 : STD_LOGIC;
  signal rx3_u_adc_n_554 : STD_LOGIC;
  signal rx3_u_adc_n_555 : STD_LOGIC;
  signal rx3_u_adc_n_556 : STD_LOGIC;
  signal rx3_u_adc_n_557 : STD_LOGIC;
  signal rx3_u_adc_n_558 : STD_LOGIC;
  signal rx3_u_adc_n_559 : STD_LOGIC;
  signal rx3_u_adc_n_560 : STD_LOGIC;
  signal rx3_u_adc_n_561 : STD_LOGIC;
  signal rx3_u_adc_n_564 : STD_LOGIC;
  signal rx3_u_adc_n_565 : STD_LOGIC;
  signal rx3_u_adc_n_568 : STD_LOGIC;
  signal rx3_u_adc_n_569 : STD_LOGIC;
  signal rx3_u_adc_n_570 : STD_LOGIC;
  signal rx3_u_adc_n_571 : STD_LOGIC;
  signal rx3_u_adc_n_572 : STD_LOGIC;
  signal rx3_u_adc_n_573 : STD_LOGIC;
  signal rx3_u_adc_n_574 : STD_LOGIC;
  signal rx3_u_adc_n_575 : STD_LOGIC;
  signal rx3_u_adc_n_576 : STD_LOGIC;
  signal rx3_u_adc_n_577 : STD_LOGIC;
  signal rx3_u_adc_n_580 : STD_LOGIC;
  signal rx3_u_adc_n_581 : STD_LOGIC;
  signal rx3_u_adc_n_584 : STD_LOGIC;
  signal rx3_u_adc_n_585 : STD_LOGIC;
  signal rx3_u_adc_n_586 : STD_LOGIC;
  signal rx3_u_adc_n_587 : STD_LOGIC;
  signal rx3_u_adc_n_588 : STD_LOGIC;
  signal rx3_u_adc_n_589 : STD_LOGIC;
  signal rx3_u_adc_n_590 : STD_LOGIC;
  signal rx3_u_adc_n_591 : STD_LOGIC;
  signal rx3_u_adc_n_592 : STD_LOGIC;
  signal rx3_u_adc_n_593 : STD_LOGIC;
  signal rx3_u_adc_n_596 : STD_LOGIC;
  signal rx3_u_adc_n_597 : STD_LOGIC;
  signal \^s00_axis_tready\ : STD_LOGIC;
  signal sysref_north_1 : STD_LOGIC;
  signal sysref_north_2 : STD_LOGIC;
  signal sysref_north_3 : STD_LOGIC;
  signal sysref_north_4 : STD_LOGIC;
  signal sysref_north_5 : STD_LOGIC;
  signal sysref_south_1 : STD_LOGIC;
  signal sysref_south_2 : STD_LOGIC;
  signal sysref_south_3 : STD_LOGIC;
  signal sysref_south_4 : STD_LOGIC;
  signal sysref_south_5 : STD_LOGIC;
  signal \^tx0_u_dac_0\ : STD_LOGIC;
  signal tx0_u_dac_n_1 : STD_LOGIC;
  signal tx0_u_dac_n_100 : STD_LOGIC;
  signal tx0_u_dac_n_101 : STD_LOGIC;
  signal tx0_u_dac_n_102 : STD_LOGIC;
  signal tx0_u_dac_n_103 : STD_LOGIC;
  signal tx0_u_dac_n_104 : STD_LOGIC;
  signal tx0_u_dac_n_105 : STD_LOGIC;
  signal tx0_u_dac_n_106 : STD_LOGIC;
  signal tx0_u_dac_n_107 : STD_LOGIC;
  signal tx0_u_dac_n_108 : STD_LOGIC;
  signal tx0_u_dac_n_109 : STD_LOGIC;
  signal tx0_u_dac_n_2 : STD_LOGIC;
  signal tx0_u_dac_n_48 : STD_LOGIC;
  signal tx0_u_dac_n_49 : STD_LOGIC;
  signal tx0_u_dac_n_50 : STD_LOGIC;
  signal tx0_u_dac_n_51 : STD_LOGIC;
  signal tx0_u_dac_n_52 : STD_LOGIC;
  signal tx0_u_dac_n_53 : STD_LOGIC;
  signal tx0_u_dac_n_54 : STD_LOGIC;
  signal tx0_u_dac_n_55 : STD_LOGIC;
  signal tx0_u_dac_n_56 : STD_LOGIC;
  signal tx0_u_dac_n_57 : STD_LOGIC;
  signal tx0_u_dac_n_58 : STD_LOGIC;
  signal tx0_u_dac_n_59 : STD_LOGIC;
  signal tx0_u_dac_n_60 : STD_LOGIC;
  signal tx0_u_dac_n_61 : STD_LOGIC;
  signal tx0_u_dac_n_64 : STD_LOGIC;
  signal tx0_u_dac_n_65 : STD_LOGIC;
  signal tx0_u_dac_n_66 : STD_LOGIC;
  signal tx0_u_dac_n_67 : STD_LOGIC;
  signal tx0_u_dac_n_68 : STD_LOGIC;
  signal tx0_u_dac_n_69 : STD_LOGIC;
  signal tx0_u_dac_n_70 : STD_LOGIC;
  signal tx0_u_dac_n_71 : STD_LOGIC;
  signal tx0_u_dac_n_72 : STD_LOGIC;
  signal tx0_u_dac_n_73 : STD_LOGIC;
  signal tx0_u_dac_n_74 : STD_LOGIC;
  signal tx0_u_dac_n_75 : STD_LOGIC;
  signal tx0_u_dac_n_76 : STD_LOGIC;
  signal tx0_u_dac_n_77 : STD_LOGIC;
  signal tx0_u_dac_n_80 : STD_LOGIC;
  signal tx0_u_dac_n_81 : STD_LOGIC;
  signal tx0_u_dac_n_82 : STD_LOGIC;
  signal tx0_u_dac_n_83 : STD_LOGIC;
  signal tx0_u_dac_n_84 : STD_LOGIC;
  signal tx0_u_dac_n_85 : STD_LOGIC;
  signal tx0_u_dac_n_86 : STD_LOGIC;
  signal tx0_u_dac_n_87 : STD_LOGIC;
  signal tx0_u_dac_n_88 : STD_LOGIC;
  signal tx0_u_dac_n_89 : STD_LOGIC;
  signal tx0_u_dac_n_90 : STD_LOGIC;
  signal tx0_u_dac_n_91 : STD_LOGIC;
  signal tx0_u_dac_n_92 : STD_LOGIC;
  signal tx0_u_dac_n_93 : STD_LOGIC;
  signal tx0_u_dac_n_96 : STD_LOGIC;
  signal tx0_u_dac_n_97 : STD_LOGIC;
  signal tx0_u_dac_n_98 : STD_LOGIC;
  signal tx0_u_dac_n_99 : STD_LOGIC;
  signal \^tx1_u_dac_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal tx1_u_dac_n_0 : STD_LOGIC;
  signal tx1_u_dac_n_1 : STD_LOGIC;
  signal tx1_u_dac_n_100 : STD_LOGIC;
  signal tx1_u_dac_n_101 : STD_LOGIC;
  signal tx1_u_dac_n_102 : STD_LOGIC;
  signal tx1_u_dac_n_103 : STD_LOGIC;
  signal tx1_u_dac_n_104 : STD_LOGIC;
  signal tx1_u_dac_n_105 : STD_LOGIC;
  signal tx1_u_dac_n_106 : STD_LOGIC;
  signal tx1_u_dac_n_107 : STD_LOGIC;
  signal tx1_u_dac_n_108 : STD_LOGIC;
  signal tx1_u_dac_n_109 : STD_LOGIC;
  signal tx1_u_dac_n_19 : STD_LOGIC;
  signal tx1_u_dac_n_2 : STD_LOGIC;
  signal tx1_u_dac_n_20 : STD_LOGIC;
  signal tx1_u_dac_n_48 : STD_LOGIC;
  signal tx1_u_dac_n_49 : STD_LOGIC;
  signal tx1_u_dac_n_50 : STD_LOGIC;
  signal tx1_u_dac_n_51 : STD_LOGIC;
  signal tx1_u_dac_n_52 : STD_LOGIC;
  signal tx1_u_dac_n_53 : STD_LOGIC;
  signal tx1_u_dac_n_54 : STD_LOGIC;
  signal tx1_u_dac_n_55 : STD_LOGIC;
  signal tx1_u_dac_n_56 : STD_LOGIC;
  signal tx1_u_dac_n_57 : STD_LOGIC;
  signal tx1_u_dac_n_58 : STD_LOGIC;
  signal tx1_u_dac_n_59 : STD_LOGIC;
  signal tx1_u_dac_n_60 : STD_LOGIC;
  signal tx1_u_dac_n_61 : STD_LOGIC;
  signal tx1_u_dac_n_64 : STD_LOGIC;
  signal tx1_u_dac_n_65 : STD_LOGIC;
  signal tx1_u_dac_n_66 : STD_LOGIC;
  signal tx1_u_dac_n_67 : STD_LOGIC;
  signal tx1_u_dac_n_68 : STD_LOGIC;
  signal tx1_u_dac_n_69 : STD_LOGIC;
  signal tx1_u_dac_n_70 : STD_LOGIC;
  signal tx1_u_dac_n_71 : STD_LOGIC;
  signal tx1_u_dac_n_72 : STD_LOGIC;
  signal tx1_u_dac_n_73 : STD_LOGIC;
  signal tx1_u_dac_n_74 : STD_LOGIC;
  signal tx1_u_dac_n_75 : STD_LOGIC;
  signal tx1_u_dac_n_76 : STD_LOGIC;
  signal tx1_u_dac_n_77 : STD_LOGIC;
  signal tx1_u_dac_n_80 : STD_LOGIC;
  signal tx1_u_dac_n_81 : STD_LOGIC;
  signal tx1_u_dac_n_82 : STD_LOGIC;
  signal tx1_u_dac_n_83 : STD_LOGIC;
  signal tx1_u_dac_n_84 : STD_LOGIC;
  signal tx1_u_dac_n_85 : STD_LOGIC;
  signal tx1_u_dac_n_86 : STD_LOGIC;
  signal tx1_u_dac_n_87 : STD_LOGIC;
  signal tx1_u_dac_n_88 : STD_LOGIC;
  signal tx1_u_dac_n_89 : STD_LOGIC;
  signal tx1_u_dac_n_90 : STD_LOGIC;
  signal tx1_u_dac_n_91 : STD_LOGIC;
  signal tx1_u_dac_n_92 : STD_LOGIC;
  signal tx1_u_dac_n_93 : STD_LOGIC;
  signal tx1_u_dac_n_96 : STD_LOGIC;
  signal tx1_u_dac_n_97 : STD_LOGIC;
  signal tx1_u_dac_n_98 : STD_LOGIC;
  signal tx1_u_dac_n_99 : STD_LOGIC;
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  signal NLW_cdc_adc0_pll_lock_i_dest_out_UNCONNECTED : STD_LOGIC;
  signal NLW_cdc_dac0_pll_lock_i_dest_out_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN_I23_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN_I23_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx0_u_adc_DATA_ADC2_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN_I01_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN_I01_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN_I23_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN_I23_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_DATA_ADC0_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx1_u_adc_DATA_ADC2_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN_I01_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN_I01_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN_I23_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN_I23_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_DATA_ADC0_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx2_u_adc_DATA_ADC2_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN_I01_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN_I01_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN_I23_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN_I23_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_DATA_ADC0_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx3_u_adc_DATA_ADC2_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_SYSREF_IN_NORTH_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_SYSREF_OUT_NORTH_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT3_P_UNCONNECTED : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_22\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_19\ : label is "soft_lutpair518";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_adc0_clk_present_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_adc0_clk_present_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_adc0_clk_present_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_adc0_clk_present_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_adc0_clk_present_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_adc0_clk_present_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_adc0_clk_present_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc0_done_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc0_done_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc0_done_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc0_done_i : label is 0;
  attribute VERSION of cdc_adc0_done_i : label is 0;
  attribute XPM_CDC of cdc_adc0_done_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc0_done_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc0_pll_lock_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc0_pll_lock_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc0_pll_lock_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc0_pll_lock_i : label is 0;
  attribute VERSION of cdc_adc0_pll_lock_i : label is 0;
  attribute XPM_CDC of cdc_adc0_pll_lock_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc0_pll_lock_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc0_powerup_state_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc0_powerup_state_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc0_powerup_state_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc0_powerup_state_i : label is 0;
  attribute VERSION of cdc_adc0_powerup_state_i : label is 0;
  attribute XPM_CDC of cdc_adc0_powerup_state_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc0_powerup_state_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc0_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc0_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc0_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc0_supplies_up_i : label is 0;
  attribute VERSION of cdc_adc0_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_adc0_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc0_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_supplies_up_i : label is 0;
  attribute VERSION of cdc_adc1_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_adc1_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_supplies_up_i : label is 0;
  attribute VERSION of cdc_adc2_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_adc2_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_supplies_up_i : label is 0;
  attribute VERSION of cdc_adc3_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_adc3_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac0_clk_present_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac0_clk_present_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac0_clk_present_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac0_clk_present_i : label is 0;
  attribute VERSION of cdc_dac0_clk_present_i : label is 0;
  attribute XPM_CDC of cdc_dac0_clk_present_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac0_clk_present_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac0_done_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac0_done_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac0_done_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac0_done_i : label is 0;
  attribute VERSION of cdc_dac0_done_i : label is 0;
  attribute XPM_CDC of cdc_dac0_done_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac0_done_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac0_pll_lock_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac0_pll_lock_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac0_pll_lock_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac0_pll_lock_i : label is 0;
  attribute VERSION of cdc_dac0_pll_lock_i : label is 0;
  attribute XPM_CDC of cdc_dac0_pll_lock_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac0_pll_lock_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac0_powerup_state_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac0_powerup_state_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac0_powerup_state_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac0_powerup_state_i : label is 0;
  attribute VERSION of cdc_dac0_powerup_state_i : label is 0;
  attribute XPM_CDC of cdc_dac0_powerup_state_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac0_powerup_state_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac0_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac0_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac0_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac0_supplies_up_i : label is 0;
  attribute VERSION of cdc_dac0_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_dac0_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac0_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac1_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac1_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac1_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac1_supplies_up_i : label is 0;
  attribute VERSION of cdc_dac1_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_dac1_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac1_supplies_up_i : label is "TRUE";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of rx0_u_adc : label is "PRIMITIVE";
  attribute BOX_TYPE of rx1_u_adc : label is "PRIMITIVE";
  attribute BOX_TYPE of rx2_u_adc : label is "PRIMITIVE";
  attribute BOX_TYPE of rx3_u_adc : label is "PRIMITIVE";
  attribute BOX_TYPE of tx0_u_dac : label is "PRIMITIVE";
  attribute BOX_TYPE of tx1_u_dac : label is "PRIMITIVE";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  adc0_common_stat(15 downto 0) <= \^adc0_common_stat\(15 downto 0);
  adc1_common_stat(15 downto 0) <= \^adc1_common_stat\(15 downto 0);
  adc2_common_stat(15 downto 0) <= \^adc2_common_stat\(15 downto 0);
  adc3_common_stat(15 downto 0) <= \^adc3_common_stat\(15 downto 0);
  dac0_common_stat(15 downto 0) <= \^dac0_common_stat\(15 downto 0);
  dac1_common_stat(15 downto 0) <= \^dac1_common_stat\(15 downto 0);
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_4 <= \xlnx_opt__2\;
  lopt_5 <= \xlnx_opt__3\;
  m00_axis_tvalid <= \^m00_axis_tvalid\;
  rx0_u_adc_0 <= \^rx0_u_adc_0\;
  rx0_u_adc_1(15 downto 0) <= \^rx0_u_adc_1\(15 downto 0);
  rx1_u_adc_0(15 downto 0) <= \^rx1_u_adc_0\(15 downto 0);
  rx2_u_adc_0(15 downto 0) <= \^rx2_u_adc_0\(15 downto 0);
  rx3_u_adc_0(15 downto 0) <= \^rx3_u_adc_0\(15 downto 0);
  s00_axis_tready <= \^s00_axis_tready\;
  tx0_u_dac_0 <= \^tx0_u_dac_0\;
  tx1_u_dac_0(13 downto 0) <= \^tx1_u_dac_0\(13 downto 0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^rx0_u_adc_0\,
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt__2\,
      CLK => \^tx0_u_dac_0\,
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__3\
    );
\IP2Bus_Data[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx1_u_dac_n_19,
      I1 => \IP2Bus_Data[10]_i_13\,
      O => tx1_u_dac_2
    );
\IP2Bus_Data[9]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx1_u_dac_n_20,
      I1 => \IP2Bus_Data[10]_i_13\,
      O => tx1_u_dac_1
    );
adc0_done_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_done_i,
      Q => adc0_done_i_reg_n_0,
      R => '0'
    );
cdc_adc0_clk_present_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__37\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_clk_present_sync,
      src_clk => '0',
      src_in => \^adc0_common_stat\(0)
    );
cdc_adc0_done_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__33\
     port map (
      dest_clk => m0_axis_aclk,
      dest_out => \^m00_axis_tvalid\,
      src_clk => '0',
      src_in => adc0_done_i_reg_n_0
    );
cdc_adc0_pll_lock_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__34\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => NLW_cdc_adc0_pll_lock_i_dest_out_UNCONNECTED,
      src_clk => '0',
      src_in => \^adc0_common_stat\(3)
    );
cdc_adc0_powerup_state_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__35\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_powerup_state_sync,
      src_clk => '0',
      src_in => \^adc0_common_stat\(2)
    );
cdc_adc0_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__36\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_supplies_up_sync,
      src_clk => '0',
      src_in => \^adc0_common_stat\(1)
    );
cdc_adc1_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__38\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc1_supplies_up_sync,
      src_clk => '0',
      src_in => \^adc1_common_stat\(1)
    );
cdc_adc2_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__39\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc2_supplies_up_sync,
      src_clk => '0',
      src_in => \^adc2_common_stat\(1)
    );
cdc_adc3_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__40\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc3_supplies_up_sync,
      src_clk => '0',
      src_in => \^adc3_common_stat\(1)
    );
cdc_dac0_clk_present_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac0_clk_present_sync,
      src_clk => '0',
      src_in => \^dac0_common_stat\(0)
    );
cdc_dac0_done_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__32\
     port map (
      dest_clk => s0_axis_aclk,
      dest_out => \^s00_axis_tready\,
      src_clk => '0',
      src_in => dac0_done_i_reg_n_0
    );
cdc_dac0_pll_lock_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__41\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => NLW_cdc_dac0_pll_lock_i_dest_out_UNCONNECTED,
      src_clk => '0',
      src_in => \^dac0_common_stat\(3)
    );
cdc_dac0_powerup_state_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac0_powerup_state_sync,
      src_clk => '0',
      src_in => \^dac0_common_stat\(2)
    );
cdc_dac0_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac0_supplies_up_sync,
      src_clk => '0',
      src_in => \^dac0_common_stat\(1)
    );
cdc_dac1_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac1_supplies_up_sync,
      src_clk => '0',
      src_in => \^dac1_common_stat\(1)
    );
dac0_done_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_done_i,
      Q => dac0_done_i_reg_n_0,
      R => '0'
    );
por_sm_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^adc0_common_stat\(6),
      I1 => \^adc1_common_stat\(6),
      I2 => por_sm_reset_reg_0,
      I3 => por_sm_reset_i_2_n_0,
      O => por_sm_reset_i
    );
por_sm_reset_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^adc3_common_stat\(6),
      I1 => \^adc2_common_stat\(6),
      I2 => \^dac1_common_stat\(6),
      I3 => \^dac0_common_stat\(6),
      O => por_sm_reset_i_2_n_0
    );
por_sm_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_sm_reset_i,
      Q => por_sm_reset,
      R => '0'
    );
por_state_machine_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_por_fsm_top
     port map (
      D(15 downto 0) => \^d\(15 downto 0),
      DADDR(10) => por_state_machine_i_n_6,
      DADDR(9) => por_state_machine_i_n_7,
      DADDR(8) => por_state_machine_i_n_8,
      DADDR(7) => por_state_machine_i_n_9,
      DADDR(6) => por_state_machine_i_n_10,
      DADDR(5) => por_state_machine_i_n_11,
      DADDR(4) => por_state_machine_i_n_12,
      DADDR(3) => por_state_machine_i_n_13,
      DADDR(2) => por_state_machine_i_n_14,
      DADDR(1) => por_state_machine_i_n_15,
      DADDR(0) => por_state_machine_i_n_16,
      DI(15) => por_state_machine_i_n_17,
      DI(14) => por_state_machine_i_n_18,
      DI(13) => por_state_machine_i_n_19,
      DI(12) => por_state_machine_i_n_20,
      DI(11) => por_state_machine_i_n_21,
      DI(10) => por_state_machine_i_n_22,
      DI(9) => por_state_machine_i_n_23,
      DI(8) => por_state_machine_i_n_24,
      DI(7) => por_state_machine_i_n_25,
      DI(6) => por_state_machine_i_n_26,
      DI(5) => por_state_machine_i_n_27,
      DI(4) => por_state_machine_i_n_28,
      DI(3) => por_state_machine_i_n_29,
      DI(2) => por_state_machine_i_n_30,
      DI(1) => por_state_machine_i_n_31,
      DI(0) => por_state_machine_i_n_32,
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]\(1 downto 0),
      \FSM_onehot_state_reg[2]_0\(1 downto 0) => \FSM_onehot_state_reg[2]_0\(1 downto 0),
      \FSM_onehot_state_reg[2]_1\(1 downto 0) => \FSM_onehot_state_reg[2]_1\(1 downto 0),
      \FSM_onehot_state_reg[2]_2\(1 downto 0) => \FSM_onehot_state_reg[2]_2\(1 downto 0),
      \FSM_onehot_state_reg[2]_3\(1 downto 0) => \FSM_onehot_state_reg[2]_3\(1 downto 0),
      \FSM_onehot_state_reg[3]\ => \FSM_onehot_state_reg[3]\,
      \FSM_onehot_state_reg[4]\(3 downto 0) => \FSM_onehot_state_reg[4]\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[0]\ => \FSM_sequential_fsm_cs_reg[0]\,
      \FSM_sequential_fsm_cs_reg[0]_0\ => \FSM_sequential_fsm_cs_reg[0]_0\,
      \FSM_sequential_fsm_cs_reg[0]_1\ => \FSM_sequential_fsm_cs_reg[0]_1\,
      \FSM_sequential_fsm_cs_reg[0]_2\ => \FSM_sequential_fsm_cs_reg[0]_2\,
      \FSM_sequential_fsm_cs_reg[1]\ => por_state_machine_i_n_2,
      \FSM_sequential_fsm_cs_reg[1]_0\ => \FSM_sequential_fsm_cs_reg[1]\,
      \FSM_sequential_fsm_cs_reg[1]_1\ => \FSM_sequential_fsm_cs_reg[1]_0\,
      \FSM_sequential_fsm_cs_reg[1]_2\ => \FSM_sequential_fsm_cs_reg[1]_1\,
      \FSM_sequential_fsm_cs_reg[1]_3\ => \FSM_sequential_fsm_cs_reg[1]_2\,
      \FSM_sequential_fsm_cs_reg[1]_4\ => \FSM_sequential_fsm_cs_reg[1]_3\,
      \FSM_sequential_fsm_cs_reg[1]_5\ => \FSM_sequential_fsm_cs_reg[1]_4\,
      \FSM_sequential_fsm_cs_reg[2]\(0) => \FSM_sequential_fsm_cs_reg[2]\(0),
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => \FSM_sequential_fsm_cs_reg[2]_0\(0),
      \FSM_sequential_fsm_cs_reg[2]_1\(1 downto 0) => \FSM_sequential_fsm_cs_reg[2]_1\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[2]_10\ => por_state_machine_i_n_98,
      \FSM_sequential_fsm_cs_reg[2]_11\ => por_state_machine_i_n_127,
      \FSM_sequential_fsm_cs_reg[2]_12\ => por_state_machine_i_n_156,
      \FSM_sequential_fsm_cs_reg[2]_13\ => por_state_machine_i_n_185,
      \FSM_sequential_fsm_cs_reg[2]_14\ => \FSM_sequential_fsm_cs_reg[2]_7\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => \FSM_sequential_fsm_cs_reg[2]_2\,
      \FSM_sequential_fsm_cs_reg[2]_3\(0) => \FSM_sequential_fsm_cs_reg[2]_3\(0),
      \FSM_sequential_fsm_cs_reg[2]_4\(0) => \FSM_sequential_fsm_cs_reg[2]_4\(0),
      \FSM_sequential_fsm_cs_reg[2]_5\(0) => \FSM_sequential_fsm_cs_reg[2]_5\(0),
      \FSM_sequential_fsm_cs_reg[2]_6\ => \FSM_sequential_fsm_cs_reg[2]_6\,
      \FSM_sequential_fsm_cs_reg[2]_7\ => por_state_machine_i_n_69,
      \FSM_sequential_fsm_cs_reg[2]_8\(10) => por_state_machine_i_n_71,
      \FSM_sequential_fsm_cs_reg[2]_8\(9) => por_state_machine_i_n_72,
      \FSM_sequential_fsm_cs_reg[2]_8\(8) => por_state_machine_i_n_73,
      \FSM_sequential_fsm_cs_reg[2]_8\(7) => por_state_machine_i_n_74,
      \FSM_sequential_fsm_cs_reg[2]_8\(6) => por_state_machine_i_n_75,
      \FSM_sequential_fsm_cs_reg[2]_8\(5) => por_state_machine_i_n_76,
      \FSM_sequential_fsm_cs_reg[2]_8\(4) => por_state_machine_i_n_77,
      \FSM_sequential_fsm_cs_reg[2]_8\(3) => por_state_machine_i_n_78,
      \FSM_sequential_fsm_cs_reg[2]_8\(2) => por_state_machine_i_n_79,
      \FSM_sequential_fsm_cs_reg[2]_8\(1) => por_state_machine_i_n_80,
      \FSM_sequential_fsm_cs_reg[2]_8\(0) => por_state_machine_i_n_81,
      \FSM_sequential_fsm_cs_reg[2]_9\(15) => por_state_machine_i_n_82,
      \FSM_sequential_fsm_cs_reg[2]_9\(14) => por_state_machine_i_n_83,
      \FSM_sequential_fsm_cs_reg[2]_9\(13) => por_state_machine_i_n_84,
      \FSM_sequential_fsm_cs_reg[2]_9\(12) => por_state_machine_i_n_85,
      \FSM_sequential_fsm_cs_reg[2]_9\(11) => por_state_machine_i_n_86,
      \FSM_sequential_fsm_cs_reg[2]_9\(10) => por_state_machine_i_n_87,
      \FSM_sequential_fsm_cs_reg[2]_9\(9) => por_state_machine_i_n_88,
      \FSM_sequential_fsm_cs_reg[2]_9\(8) => por_state_machine_i_n_89,
      \FSM_sequential_fsm_cs_reg[2]_9\(7) => por_state_machine_i_n_90,
      \FSM_sequential_fsm_cs_reg[2]_9\(6) => por_state_machine_i_n_91,
      \FSM_sequential_fsm_cs_reg[2]_9\(5) => por_state_machine_i_n_92,
      \FSM_sequential_fsm_cs_reg[2]_9\(4) => por_state_machine_i_n_93,
      \FSM_sequential_fsm_cs_reg[2]_9\(3) => por_state_machine_i_n_94,
      \FSM_sequential_fsm_cs_reg[2]_9\(2) => por_state_machine_i_n_95,
      \FSM_sequential_fsm_cs_reg[2]_9\(1) => por_state_machine_i_n_96,
      \FSM_sequential_fsm_cs_reg[2]_9\(0) => por_state_machine_i_n_97,
      \FSM_sequential_por_sm_state_reg[1]\ => \FSM_sequential_por_sm_state_reg[1]\,
      \FSM_sequential_por_sm_state_reg[2]\ => \FSM_sequential_por_sm_state_reg[2]\,
      \FSM_sequential_por_sm_state_reg[2]_0\ => \FSM_sequential_por_sm_state_reg[2]_0\,
      Q(0) => Q(0),
      access_type_reg => access_type_reg,
      access_type_reg_0 => access_type_reg_0,
      access_type_reg_1 => access_type_reg_1,
      \adc0_bg_cal_off_reg[0]\ => \adc0_bg_cal_off_reg[0]\,
      adc0_done_i => adc0_done_i,
      adc0_done_i_reg(0) => adc0_done_i_reg_0(0),
      adc0_done_i_reg_0 => dest_out,
      adc0_done_reg_0 => adc0_done,
      adc0_drpen_reg => por_state_machine_i_n_70,
      adc0_powerup_state_interrupt => adc0_powerup_state_interrupt,
      adc0_sm_reset_i => adc0_sm_reset_i,
      \adc0_start_stage_r_reg[0]_0\ => \adc0_start_stage_r_reg[0]\,
      adc0_status(0) => rx0_u_adc_n_549,
      adc1_drp_we => adc1_drp_we,
      adc1_restart_pending_reg_0 => adc1_restart_pending_reg,
      adc1_status(0) => rx0_u_adc_n_565,
      adc2_drp_we => adc2_drp_we,
      adc2_restart_pending_reg_0 => adc2_restart_pending_reg,
      adc2_status(0) => rx0_u_adc_n_581,
      adc3_drp_we => adc3_drp_we,
      adc3_restart_pending_reg_0 => adc3_restart_pending_reg,
      adc3_status(0) => rx0_u_adc_n_597,
      bank10_write => bank10_write,
      bank12_write => bank12_write,
      bank14_write => bank14_write,
      bank16_write => bank16_write,
      bank2_write => bank2_write,
      bank4_write => bank4_write,
      cleared_r_reg => cleared_r_reg,
      cleared_r_reg_0 => cleared_r_reg_0,
      clocks_ok_r_reg => adc0_clk_present_sync,
      clocks_ok_r_reg_0 => dac0_clk_present_sync,
      dac0_done_i => dac0_done_i,
      \dac0_end_stage_r_reg[0]_0\ => \dac0_end_stage_r_reg[0]\,
      \dac0_end_stage_r_reg[3]_0\(3 downto 0) => \dac0_end_stage_r_reg[3]\(3 downto 0),
      dac0_fifo_disable(0) => dac0_fifo_disable(0),
      dac0_sm_reset_i => dac0_sm_reset_i,
      \dac0_start_stage_r_reg[3]_0\(3 downto 0) => \dac0_start_stage_r_reg[3]\(3 downto 0),
      dac1_drp_we => dac1_drp_we,
      dac1_restart_pending_reg_0 => dac1_restart_pending_reg,
      dest_out => dac0_powerup_state_sync,
      done_reg => done_reg,
      done_reg_0 => done_reg_0,
      done_reg_1 => done_reg_1,
      done_reg_2 => done_reg_2,
      done_reg_3 => done_reg_3,
      done_reg_4 => adc1_supplies_up_sync,
      done_reg_5 => adc2_supplies_up_sync,
      done_reg_6 => adc3_supplies_up_sync,
      done_reg_7 => dac1_supplies_up_sync,
      drp_RdAck_r_reg => drp_RdAck_r_reg,
      drp_RdAck_r_reg_0 => drp_RdAck_r_reg_0,
      drp_RdAck_r_reg_1 => drp_RdAck_r_reg_1,
      drp_RdAck_r_reg_2 => drp_RdAck_r_reg_2,
      drp_RdAck_r_reg_3 => drp_RdAck_r_reg_3,
      \drp_addr_reg[10]\(10) => por_state_machine_i_n_116,
      \drp_addr_reg[10]\(9) => por_state_machine_i_n_117,
      \drp_addr_reg[10]\(8) => por_state_machine_i_n_118,
      \drp_addr_reg[10]\(7) => por_state_machine_i_n_119,
      \drp_addr_reg[10]\(6) => por_state_machine_i_n_120,
      \drp_addr_reg[10]\(5) => por_state_machine_i_n_121,
      \drp_addr_reg[10]\(4) => por_state_machine_i_n_122,
      \drp_addr_reg[10]\(3) => por_state_machine_i_n_123,
      \drp_addr_reg[10]\(2) => por_state_machine_i_n_124,
      \drp_addr_reg[10]\(1) => por_state_machine_i_n_125,
      \drp_addr_reg[10]\(0) => por_state_machine_i_n_126,
      \drp_addr_reg[10]_0\(10) => por_state_machine_i_n_129,
      \drp_addr_reg[10]_0\(9) => por_state_machine_i_n_130,
      \drp_addr_reg[10]_0\(8) => por_state_machine_i_n_131,
      \drp_addr_reg[10]_0\(7) => por_state_machine_i_n_132,
      \drp_addr_reg[10]_0\(6) => por_state_machine_i_n_133,
      \drp_addr_reg[10]_0\(5) => por_state_machine_i_n_134,
      \drp_addr_reg[10]_0\(4) => por_state_machine_i_n_135,
      \drp_addr_reg[10]_0\(3) => por_state_machine_i_n_136,
      \drp_addr_reg[10]_0\(2) => por_state_machine_i_n_137,
      \drp_addr_reg[10]_0\(1) => por_state_machine_i_n_138,
      \drp_addr_reg[10]_0\(0) => por_state_machine_i_n_139,
      \drp_addr_reg[10]_1\(10) => por_state_machine_i_n_158,
      \drp_addr_reg[10]_1\(9) => por_state_machine_i_n_159,
      \drp_addr_reg[10]_1\(8) => por_state_machine_i_n_160,
      \drp_addr_reg[10]_1\(7) => por_state_machine_i_n_161,
      \drp_addr_reg[10]_1\(6) => por_state_machine_i_n_162,
      \drp_addr_reg[10]_1\(5) => por_state_machine_i_n_163,
      \drp_addr_reg[10]_1\(4) => por_state_machine_i_n_164,
      \drp_addr_reg[10]_1\(3) => por_state_machine_i_n_165,
      \drp_addr_reg[10]_1\(2) => por_state_machine_i_n_166,
      \drp_addr_reg[10]_1\(1) => por_state_machine_i_n_167,
      \drp_addr_reg[10]_1\(0) => por_state_machine_i_n_168,
      \drp_addr_reg[10]_2\(10) => por_state_machine_i_n_187,
      \drp_addr_reg[10]_2\(9) => por_state_machine_i_n_188,
      \drp_addr_reg[10]_2\(8) => por_state_machine_i_n_189,
      \drp_addr_reg[10]_2\(7) => por_state_machine_i_n_190,
      \drp_addr_reg[10]_2\(6) => por_state_machine_i_n_191,
      \drp_addr_reg[10]_2\(5) => por_state_machine_i_n_192,
      \drp_addr_reg[10]_2\(4) => por_state_machine_i_n_193,
      \drp_addr_reg[10]_2\(3) => por_state_machine_i_n_194,
      \drp_addr_reg[10]_2\(2) => por_state_machine_i_n_195,
      \drp_addr_reg[10]_2\(1) => por_state_machine_i_n_196,
      \drp_addr_reg[10]_2\(0) => por_state_machine_i_n_197,
      \drpdi_por_reg[15]\(15) => por_state_machine_i_n_100,
      \drpdi_por_reg[15]\(14) => por_state_machine_i_n_101,
      \drpdi_por_reg[15]\(13) => por_state_machine_i_n_102,
      \drpdi_por_reg[15]\(12) => por_state_machine_i_n_103,
      \drpdi_por_reg[15]\(11) => por_state_machine_i_n_104,
      \drpdi_por_reg[15]\(10) => por_state_machine_i_n_105,
      \drpdi_por_reg[15]\(9) => por_state_machine_i_n_106,
      \drpdi_por_reg[15]\(8) => por_state_machine_i_n_107,
      \drpdi_por_reg[15]\(7) => por_state_machine_i_n_108,
      \drpdi_por_reg[15]\(6) => por_state_machine_i_n_109,
      \drpdi_por_reg[15]\(5) => por_state_machine_i_n_110,
      \drpdi_por_reg[15]\(4) => por_state_machine_i_n_111,
      \drpdi_por_reg[15]\(3) => por_state_machine_i_n_112,
      \drpdi_por_reg[15]\(2) => por_state_machine_i_n_113,
      \drpdi_por_reg[15]\(1) => por_state_machine_i_n_114,
      \drpdi_por_reg[15]\(0) => por_state_machine_i_n_115,
      \drpdi_por_reg[15]_0\(15) => por_state_machine_i_n_140,
      \drpdi_por_reg[15]_0\(14) => por_state_machine_i_n_141,
      \drpdi_por_reg[15]_0\(13) => por_state_machine_i_n_142,
      \drpdi_por_reg[15]_0\(12) => por_state_machine_i_n_143,
      \drpdi_por_reg[15]_0\(11) => por_state_machine_i_n_144,
      \drpdi_por_reg[15]_0\(10) => por_state_machine_i_n_145,
      \drpdi_por_reg[15]_0\(9) => por_state_machine_i_n_146,
      \drpdi_por_reg[15]_0\(8) => por_state_machine_i_n_147,
      \drpdi_por_reg[15]_0\(7) => por_state_machine_i_n_148,
      \drpdi_por_reg[15]_0\(6) => por_state_machine_i_n_149,
      \drpdi_por_reg[15]_0\(5) => por_state_machine_i_n_150,
      \drpdi_por_reg[15]_0\(4) => por_state_machine_i_n_151,
      \drpdi_por_reg[15]_0\(3) => por_state_machine_i_n_152,
      \drpdi_por_reg[15]_0\(2) => por_state_machine_i_n_153,
      \drpdi_por_reg[15]_0\(1) => por_state_machine_i_n_154,
      \drpdi_por_reg[15]_0\(0) => por_state_machine_i_n_155,
      \drpdi_por_reg[15]_1\(15) => por_state_machine_i_n_169,
      \drpdi_por_reg[15]_1\(14) => por_state_machine_i_n_170,
      \drpdi_por_reg[15]_1\(13) => por_state_machine_i_n_171,
      \drpdi_por_reg[15]_1\(12) => por_state_machine_i_n_172,
      \drpdi_por_reg[15]_1\(11) => por_state_machine_i_n_173,
      \drpdi_por_reg[15]_1\(10) => por_state_machine_i_n_174,
      \drpdi_por_reg[15]_1\(9) => por_state_machine_i_n_175,
      \drpdi_por_reg[15]_1\(8) => por_state_machine_i_n_176,
      \drpdi_por_reg[15]_1\(7) => por_state_machine_i_n_177,
      \drpdi_por_reg[15]_1\(6) => por_state_machine_i_n_178,
      \drpdi_por_reg[15]_1\(5) => por_state_machine_i_n_179,
      \drpdi_por_reg[15]_1\(4) => por_state_machine_i_n_180,
      \drpdi_por_reg[15]_1\(3) => por_state_machine_i_n_181,
      \drpdi_por_reg[15]_1\(2) => por_state_machine_i_n_182,
      \drpdi_por_reg[15]_1\(1) => por_state_machine_i_n_183,
      \drpdi_por_reg[15]_1\(0) => por_state_machine_i_n_184,
      \drpdi_por_reg[15]_2\(15) => por_state_machine_i_n_198,
      \drpdi_por_reg[15]_2\(14) => por_state_machine_i_n_199,
      \drpdi_por_reg[15]_2\(13) => por_state_machine_i_n_200,
      \drpdi_por_reg[15]_2\(12) => por_state_machine_i_n_201,
      \drpdi_por_reg[15]_2\(11) => por_state_machine_i_n_202,
      \drpdi_por_reg[15]_2\(10) => por_state_machine_i_n_203,
      \drpdi_por_reg[15]_2\(9) => por_state_machine_i_n_204,
      \drpdi_por_reg[15]_2\(8) => por_state_machine_i_n_205,
      \drpdi_por_reg[15]_2\(7) => por_state_machine_i_n_206,
      \drpdi_por_reg[15]_2\(6) => por_state_machine_i_n_207,
      \drpdi_por_reg[15]_2\(5) => por_state_machine_i_n_208,
      \drpdi_por_reg[15]_2\(4) => por_state_machine_i_n_209,
      \drpdi_por_reg[15]_2\(3) => por_state_machine_i_n_210,
      \drpdi_por_reg[15]_2\(2) => por_state_machine_i_n_211,
      \drpdi_por_reg[15]_2\(1) => por_state_machine_i_n_212,
      \drpdi_por_reg[15]_2\(0) => por_state_machine_i_n_213,
      drpwe_por_reg => por_state_machine_i_n_99,
      drpwe_por_reg_0 => por_state_machine_i_n_128,
      drpwe_por_reg_1 => por_state_machine_i_n_157,
      drpwe_por_reg_2 => por_state_machine_i_n_186,
      dummy_read_den_reg => por_state_machine_i_n_5,
      dummy_read_req_reg => dummy_read_req_reg,
      \mem_data_adc0_reg[30]_0\(1 downto 0) => \mem_data_adc0_reg[32]\(1 downto 0),
      \mem_data_adc0_reg[31]_0\ => \mem_data_adc0_reg[32]\(2),
      \mem_data_adc0_reg[32]_0\ => \mem_data_adc0_reg[32]\(3),
      \mem_data_dac0_reg[31]_0\ => \mem_data_dac0_reg[31]\,
      p_44_in(7 downto 0) => p_44_in(7 downto 0),
      por_drp_drdy_reg => rx1_u_adc_n_1,
      por_drp_drdy_reg_0 => rx2_u_adc_n_1,
      por_drp_drdy_reg_1 => rx3_u_adc_n_1,
      por_drp_drdy_reg_2 => tx1_u_dac_n_1,
      por_sm_reset => por_sm_reset,
      \por_timer_count_reg[7]\(1 downto 0) => \por_timer_count_reg[7]\(1 downto 0),
      \por_timer_count_reg[7]_0\(1 downto 0) => \por_timer_count_reg[7]_0\(1 downto 0),
      \por_timer_count_reg[7]_1\(1 downto 0) => \por_timer_count_reg[7]_1\(1 downto 0),
      \por_timer_count_reg[7]_2\(0) => \por_timer_count_reg[7]_2\(0),
      \por_timer_start_val_reg[11]\(0) => \por_timer_start_val_reg[11]\(0),
      \por_timer_start_val_reg[19]\(15 downto 0) => \por_timer_start_val_reg[19]\(15 downto 0),
      \por_timer_start_val_reg[8]\(1 downto 0) => \por_timer_start_val_reg[8]\(1 downto 0),
      power_ok_r_reg => adc0_supplies_up_sync,
      power_ok_r_reg_0 => dac0_supplies_up_sync,
      powerup_state_r_reg => adc0_powerup_state_sync,
      \rdata_reg[15]\(15 downto 0) => \^rx0_u_adc_1\(15 downto 0),
      \rdata_reg[15]_0\(15 downto 0) => \^rx1_u_adc_0\(15 downto 0),
      \rdata_reg[15]_1\(15 downto 0) => \^rx2_u_adc_0\(15 downto 0),
      \rdata_reg[15]_2\(15 downto 0) => \^rx3_u_adc_0\(15 downto 0),
      \rdata_reg[15]_3\(15 downto 11) => \^tx1_u_dac_0\(13 downto 9),
      \rdata_reg[15]_3\(10) => tx1_u_dac_n_19,
      \rdata_reg[15]_3\(9) => tx1_u_dac_n_20,
      \rdata_reg[15]_3\(8 downto 0) => \^tx1_u_dac_0\(8 downto 0),
      s_axi_aclk => s_axi_aclk,
      signal_lost(0) => signal_lost(0),
      sm_reset_pulse0 => sm_reset_pulse0,
      sm_reset_pulse0_0 => sm_reset_pulse0_0,
      sm_reset_r => sm_reset_r,
      sm_reset_r_1 => sm_reset_r_1,
      status(1 downto 0) => status(1 downto 0),
      \status_reg[3]\(1 downto 0) => \status_reg[3]\(1 downto 0),
      \status_reg[3]_0\(1 downto 0) => \status_reg[3]_0\(1 downto 0),
      \status_reg[3]_1\(1 downto 0) => \status_reg[3]_1\(1 downto 0),
      \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0\(3 downto 0) => \tc_enable_reg0_inferred__0/tc_enable[1]_i_2\(3 downto 0),
      \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0\(3 downto 0) => \tc_enable_reg0_inferred__1/tc_enable[2]_i_2\(3 downto 0),
      \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0\(3 downto 0) => \tc_enable_reg0_inferred__2/tc_enable[3]_i_2\(3 downto 0),
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(3 downto 0) => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(3 downto 0),
      \tc_enable_reg[1]_0\(3 downto 0) => \tc_enable_reg[1]\(3 downto 0),
      \tc_enable_reg[2]_0\(3 downto 0) => \tc_enable_reg[2]\(3 downto 0),
      \tc_enable_reg[3]_0\(3 downto 0) => \tc_enable_reg[3]\(3 downto 0),
      \tc_enable_reg[5]_0\(3 downto 0) => \tc_enable_reg[5]\(3 downto 0),
      tx1_u_dac(10 downto 0) => tx1_u_dac_3(10 downto 0),
      tx1_u_dac_0(15 downto 0) => tx1_u_dac_4(15 downto 0),
      user_drp_drdy => user_drp_drdy,
      user_drp_drdy_reg => dac0_drp_rdy,
      user_drp_drdy_reg_0 => adc0_drp_rdy,
      user_drp_drdy_reg_1 => user_drp_drdy_reg,
      user_drp_drdy_reg_2 => user_drp_drdy_reg_0,
      user_drp_drdy_reg_3 => user_drp_drdy_reg_1,
      user_drp_drdy_reg_4 => tx0_u_dac_n_1,
      user_drp_drdy_reg_5 => rx0_u_adc_n_1,
      wait_event_reg => wait_event_reg
    );
rx0_u_adc: unisim.vcomponents.HSADC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 1,
      XPA_CFG1 => 0,
      XPA_NUM_ADCS => "1I",
      XPA_NUM_DDCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 2000
    )
        port map (
      ADC_CLK_N => adc0_clk_n,
      ADC_CLK_P => adc0_clk_p,
      CLK_ADC => \^rx0_u_adc_0\,
      CLK_FIFO_LM => '0',
      CONTROL_ADC0(15 downto 0) => B"0000000000000000",
      CONTROL_ADC1(15 downto 0) => B"0000000000000000",
      CONTROL_ADC2(15 downto 0) => B"0000000000000000",
      CONTROL_ADC3(15 downto 0) => B"0000000000000000",
      CONTROL_COMMON(15) => \^m00_axis_tvalid\,
      CONTROL_COMMON(14 downto 0) => B"000000000000000",
      DADDR(11) => '0',
      DADDR(10) => por_state_machine_i_n_71,
      DADDR(9) => por_state_machine_i_n_72,
      DADDR(8) => por_state_machine_i_n_73,
      DADDR(7) => por_state_machine_i_n_74,
      DADDR(6) => por_state_machine_i_n_75,
      DADDR(5) => por_state_machine_i_n_76,
      DADDR(4) => por_state_machine_i_n_77,
      DADDR(3) => por_state_machine_i_n_78,
      DADDR(2) => por_state_machine_i_n_79,
      DADDR(1) => por_state_machine_i_n_80,
      DADDR(0) => por_state_machine_i_n_81,
      DATA_ADC0(127 downto 0) => m00_axis_tdata(127 downto 0),
      DATA_ADC1(127 downto 0) => NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED(127 downto 0),
      DATA_ADC2(127 downto 0) => NLW_rx0_u_adc_DATA_ADC2_UNCONNECTED(127 downto 0),
      DATA_ADC3(127 downto 0) => NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED(127 downto 0),
      DCLK => s_axi_aclk,
      DEN => por_state_machine_i_n_69,
      DI(15) => por_state_machine_i_n_82,
      DI(14) => por_state_machine_i_n_83,
      DI(13) => por_state_machine_i_n_84,
      DI(12) => por_state_machine_i_n_85,
      DI(11) => por_state_machine_i_n_86,
      DI(10) => por_state_machine_i_n_87,
      DI(9) => por_state_machine_i_n_88,
      DI(8) => por_state_machine_i_n_89,
      DI(7) => por_state_machine_i_n_90,
      DI(6) => por_state_machine_i_n_91,
      DI(5) => por_state_machine_i_n_92,
      DI(4) => por_state_machine_i_n_93,
      DI(3) => por_state_machine_i_n_94,
      DI(2) => por_state_machine_i_n_95,
      DI(1) => por_state_machine_i_n_96,
      DI(0) => por_state_machine_i_n_97,
      DOUT(15 downto 0) => \^rx0_u_adc_1\(15 downto 0),
      DRDY => rx0_u_adc_n_1,
      DWE => por_state_machine_i_n_70,
      FABRIC_CLK => m0_axis_aclk,
      PLL_DMON_OUT => rx0_u_adc_n_2,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_ADC0(15 downto 14) => adc00_irq(3 downto 2),
      STATUS_ADC0(13) => rx0_u_adc_n_536,
      STATUS_ADC0(12) => rx0_u_adc_n_537,
      STATUS_ADC0(11) => rx0_u_adc_n_538,
      STATUS_ADC0(10) => rx0_u_adc_n_539,
      STATUS_ADC0(9) => rx0_u_adc_n_540,
      STATUS_ADC0(8) => rx0_u_adc_n_541,
      STATUS_ADC0(7) => rx0_u_adc_n_542,
      STATUS_ADC0(6) => rx0_u_adc_n_543,
      STATUS_ADC0(5) => rx0_u_adc_n_544,
      STATUS_ADC0(4) => rx0_u_adc_n_545,
      STATUS_ADC0(3 downto 2) => adc00_irq(1 downto 0),
      STATUS_ADC0(1) => rx0_u_adc_n_548,
      STATUS_ADC0(0) => rx0_u_adc_n_549,
      STATUS_ADC1(15 downto 14) => adc01_irq(3 downto 2),
      STATUS_ADC1(13) => rx0_u_adc_n_552,
      STATUS_ADC1(12) => rx0_u_adc_n_553,
      STATUS_ADC1(11) => rx0_u_adc_n_554,
      STATUS_ADC1(10) => rx0_u_adc_n_555,
      STATUS_ADC1(9) => rx0_u_adc_n_556,
      STATUS_ADC1(8) => rx0_u_adc_n_557,
      STATUS_ADC1(7) => rx0_u_adc_n_558,
      STATUS_ADC1(6) => rx0_u_adc_n_559,
      STATUS_ADC1(5) => rx0_u_adc_n_560,
      STATUS_ADC1(4) => rx0_u_adc_n_561,
      STATUS_ADC1(3 downto 2) => adc01_irq(1 downto 0),
      STATUS_ADC1(1) => rx0_u_adc_n_564,
      STATUS_ADC1(0) => rx0_u_adc_n_565,
      STATUS_ADC2(15 downto 14) => adc02_irq(3 downto 2),
      STATUS_ADC2(13) => rx0_u_adc_n_568,
      STATUS_ADC2(12) => rx0_u_adc_n_569,
      STATUS_ADC2(11) => rx0_u_adc_n_570,
      STATUS_ADC2(10) => rx0_u_adc_n_571,
      STATUS_ADC2(9) => rx0_u_adc_n_572,
      STATUS_ADC2(8) => rx0_u_adc_n_573,
      STATUS_ADC2(7) => rx0_u_adc_n_574,
      STATUS_ADC2(6) => rx0_u_adc_n_575,
      STATUS_ADC2(5) => rx0_u_adc_n_576,
      STATUS_ADC2(4) => rx0_u_adc_n_577,
      STATUS_ADC2(3 downto 2) => adc02_irq(1 downto 0),
      STATUS_ADC2(1) => rx0_u_adc_n_580,
      STATUS_ADC2(0) => rx0_u_adc_n_581,
      STATUS_ADC3(15 downto 14) => adc03_irq(3 downto 2),
      STATUS_ADC3(13) => rx0_u_adc_n_584,
      STATUS_ADC3(12) => rx0_u_adc_n_585,
      STATUS_ADC3(11) => rx0_u_adc_n_586,
      STATUS_ADC3(10) => rx0_u_adc_n_587,
      STATUS_ADC3(9) => rx0_u_adc_n_588,
      STATUS_ADC3(8) => rx0_u_adc_n_589,
      STATUS_ADC3(7) => rx0_u_adc_n_590,
      STATUS_ADC3(6) => rx0_u_adc_n_591,
      STATUS_ADC3(5) => rx0_u_adc_n_592,
      STATUS_ADC3(4) => rx0_u_adc_n_593,
      STATUS_ADC3(3 downto 2) => adc03_irq(1 downto 0),
      STATUS_ADC3(1) => rx0_u_adc_n_596,
      STATUS_ADC3(0) => rx0_u_adc_n_597,
      STATUS_COMMON(15 downto 0) => \^adc0_common_stat\(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_1,
      SYSREF_IN_SOUTH => '0',
      SYSREF_N => NLW_rx0_u_adc_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => sysref_north_1,
      SYSREF_OUT_SOUTH => NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED,
      SYSREF_P => NLW_rx0_u_adc_SYSREF_P_UNCONNECTED,
      VIN0_N => NLW_rx0_u_adc_VIN0_N_UNCONNECTED,
      VIN0_P => NLW_rx0_u_adc_VIN0_P_UNCONNECTED,
      VIN1_N => NLW_rx0_u_adc_VIN1_N_UNCONNECTED,
      VIN1_P => NLW_rx0_u_adc_VIN1_P_UNCONNECTED,
      VIN2_N => NLW_rx0_u_adc_VIN2_N_UNCONNECTED,
      VIN2_P => NLW_rx0_u_adc_VIN2_P_UNCONNECTED,
      VIN3_N => NLW_rx0_u_adc_VIN3_N_UNCONNECTED,
      VIN3_P => NLW_rx0_u_adc_VIN3_P_UNCONNECTED,
      VIN_I01_N => vin0_01_n,
      VIN_I01_P => vin0_01_p,
      VIN_I23_N => NLW_rx0_u_adc_VIN_I23_N_UNCONNECTED,
      VIN_I23_P => NLW_rx0_u_adc_VIN_I23_P_UNCONNECTED
    );
rx1_u_adc: unisim.vcomponents.HSADC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 0,
      XPA_CFG1 => 0,
      XPA_NUM_ADCS => "0",
      XPA_NUM_DDCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 2000
    )
        port map (
      ADC_CLK_N => '0',
      ADC_CLK_P => '0',
      CLK_ADC => rx1_u_adc_n_0,
      CLK_FIFO_LM => '0',
      CONTROL_ADC0(15 downto 0) => B"0000000000000000",
      CONTROL_ADC1(15 downto 0) => B"0000000000000000",
      CONTROL_ADC2(15 downto 0) => B"0000000000000000",
      CONTROL_ADC3(15 downto 0) => B"0000000000000000",
      CONTROL_COMMON(15 downto 0) => B"0000000000000000",
      DADDR(11) => '0',
      DADDR(10) => por_state_machine_i_n_116,
      DADDR(9) => por_state_machine_i_n_117,
      DADDR(8) => por_state_machine_i_n_118,
      DADDR(7) => por_state_machine_i_n_119,
      DADDR(6) => por_state_machine_i_n_120,
      DADDR(5) => por_state_machine_i_n_121,
      DADDR(4) => por_state_machine_i_n_122,
      DADDR(3) => por_state_machine_i_n_123,
      DADDR(2) => por_state_machine_i_n_124,
      DADDR(1) => por_state_machine_i_n_125,
      DADDR(0) => por_state_machine_i_n_126,
      DATA_ADC0(127 downto 0) => NLW_rx1_u_adc_DATA_ADC0_UNCONNECTED(127 downto 0),
      DATA_ADC1(127 downto 0) => NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED(127 downto 0),
      DATA_ADC2(127 downto 0) => NLW_rx1_u_adc_DATA_ADC2_UNCONNECTED(127 downto 0),
      DATA_ADC3(127 downto 0) => NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED(127 downto 0),
      DCLK => s_axi_aclk,
      DEN => por_state_machine_i_n_98,
      DI(15) => por_state_machine_i_n_100,
      DI(14) => por_state_machine_i_n_101,
      DI(13) => por_state_machine_i_n_102,
      DI(12) => por_state_machine_i_n_103,
      DI(11) => por_state_machine_i_n_104,
      DI(10) => por_state_machine_i_n_105,
      DI(9) => por_state_machine_i_n_106,
      DI(8) => por_state_machine_i_n_107,
      DI(7) => por_state_machine_i_n_108,
      DI(6) => por_state_machine_i_n_109,
      DI(5) => por_state_machine_i_n_110,
      DI(4) => por_state_machine_i_n_111,
      DI(3) => por_state_machine_i_n_112,
      DI(2) => por_state_machine_i_n_113,
      DI(1) => por_state_machine_i_n_114,
      DI(0) => por_state_machine_i_n_115,
      DOUT(15 downto 0) => \^rx1_u_adc_0\(15 downto 0),
      DRDY => rx1_u_adc_n_1,
      DWE => por_state_machine_i_n_99,
      FABRIC_CLK => '0',
      PLL_DMON_OUT => rx1_u_adc_n_2,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_ADC0(15 downto 14) => adc10_irq(3 downto 2),
      STATUS_ADC0(13) => rx1_u_adc_n_536,
      STATUS_ADC0(12) => rx1_u_adc_n_537,
      STATUS_ADC0(11) => rx1_u_adc_n_538,
      STATUS_ADC0(10) => rx1_u_adc_n_539,
      STATUS_ADC0(9) => rx1_u_adc_n_540,
      STATUS_ADC0(8) => rx1_u_adc_n_541,
      STATUS_ADC0(7) => rx1_u_adc_n_542,
      STATUS_ADC0(6) => rx1_u_adc_n_543,
      STATUS_ADC0(5) => rx1_u_adc_n_544,
      STATUS_ADC0(4) => rx1_u_adc_n_545,
      STATUS_ADC0(3 downto 2) => adc10_irq(1 downto 0),
      STATUS_ADC0(1) => rx1_u_adc_n_548,
      STATUS_ADC0(0) => rx1_u_adc_n_549,
      STATUS_ADC1(15 downto 14) => adc11_irq(3 downto 2),
      STATUS_ADC1(13) => rx1_u_adc_n_552,
      STATUS_ADC1(12) => rx1_u_adc_n_553,
      STATUS_ADC1(11) => rx1_u_adc_n_554,
      STATUS_ADC1(10) => rx1_u_adc_n_555,
      STATUS_ADC1(9) => rx1_u_adc_n_556,
      STATUS_ADC1(8) => rx1_u_adc_n_557,
      STATUS_ADC1(7) => rx1_u_adc_n_558,
      STATUS_ADC1(6) => rx1_u_adc_n_559,
      STATUS_ADC1(5) => rx1_u_adc_n_560,
      STATUS_ADC1(4) => rx1_u_adc_n_561,
      STATUS_ADC1(3 downto 2) => adc11_irq(1 downto 0),
      STATUS_ADC1(1) => rx1_u_adc_n_564,
      STATUS_ADC1(0) => rx1_u_adc_n_565,
      STATUS_ADC2(15 downto 14) => adc12_irq(3 downto 2),
      STATUS_ADC2(13) => rx1_u_adc_n_568,
      STATUS_ADC2(12) => rx1_u_adc_n_569,
      STATUS_ADC2(11) => rx1_u_adc_n_570,
      STATUS_ADC2(10) => rx1_u_adc_n_571,
      STATUS_ADC2(9) => rx1_u_adc_n_572,
      STATUS_ADC2(8) => rx1_u_adc_n_573,
      STATUS_ADC2(7) => rx1_u_adc_n_574,
      STATUS_ADC2(6) => rx1_u_adc_n_575,
      STATUS_ADC2(5) => rx1_u_adc_n_576,
      STATUS_ADC2(4) => rx1_u_adc_n_577,
      STATUS_ADC2(3 downto 2) => adc12_irq(1 downto 0),
      STATUS_ADC2(1) => rx1_u_adc_n_580,
      STATUS_ADC2(0) => rx1_u_adc_n_581,
      STATUS_ADC3(15 downto 14) => adc13_irq(3 downto 2),
      STATUS_ADC3(13) => rx1_u_adc_n_584,
      STATUS_ADC3(12) => rx1_u_adc_n_585,
      STATUS_ADC3(11) => rx1_u_adc_n_586,
      STATUS_ADC3(10) => rx1_u_adc_n_587,
      STATUS_ADC3(9) => rx1_u_adc_n_588,
      STATUS_ADC3(8) => rx1_u_adc_n_589,
      STATUS_ADC3(7) => rx1_u_adc_n_590,
      STATUS_ADC3(6) => rx1_u_adc_n_591,
      STATUS_ADC3(5) => rx1_u_adc_n_592,
      STATUS_ADC3(4) => rx1_u_adc_n_593,
      STATUS_ADC3(3 downto 2) => adc13_irq(1 downto 0),
      STATUS_ADC3(1) => rx1_u_adc_n_596,
      STATUS_ADC3(0) => rx1_u_adc_n_597,
      STATUS_COMMON(15 downto 0) => \^adc1_common_stat\(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_2,
      SYSREF_IN_SOUTH => sysref_north_1,
      SYSREF_N => NLW_rx1_u_adc_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => sysref_north_2,
      SYSREF_OUT_SOUTH => sysref_south_1,
      SYSREF_P => NLW_rx1_u_adc_SYSREF_P_UNCONNECTED,
      VIN0_N => NLW_rx1_u_adc_VIN0_N_UNCONNECTED,
      VIN0_P => NLW_rx1_u_adc_VIN0_P_UNCONNECTED,
      VIN1_N => NLW_rx1_u_adc_VIN1_N_UNCONNECTED,
      VIN1_P => NLW_rx1_u_adc_VIN1_P_UNCONNECTED,
      VIN2_N => NLW_rx1_u_adc_VIN2_N_UNCONNECTED,
      VIN2_P => NLW_rx1_u_adc_VIN2_P_UNCONNECTED,
      VIN3_N => NLW_rx1_u_adc_VIN3_N_UNCONNECTED,
      VIN3_P => NLW_rx1_u_adc_VIN3_P_UNCONNECTED,
      VIN_I01_N => NLW_rx1_u_adc_VIN_I01_N_UNCONNECTED,
      VIN_I01_P => NLW_rx1_u_adc_VIN_I01_P_UNCONNECTED,
      VIN_I23_N => NLW_rx1_u_adc_VIN_I23_N_UNCONNECTED,
      VIN_I23_P => NLW_rx1_u_adc_VIN_I23_P_UNCONNECTED
    );
rx2_u_adc: unisim.vcomponents.HSADC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 0,
      XPA_CFG1 => 0,
      XPA_NUM_ADCS => "0",
      XPA_NUM_DDCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 2000
    )
        port map (
      ADC_CLK_N => '0',
      ADC_CLK_P => '0',
      CLK_ADC => rx2_u_adc_n_0,
      CLK_FIFO_LM => '0',
      CONTROL_ADC0(15 downto 0) => B"0000000000000000",
      CONTROL_ADC1(15 downto 0) => B"0000000000000000",
      CONTROL_ADC2(15 downto 0) => B"0000000000000000",
      CONTROL_ADC3(15 downto 0) => B"0000000000000000",
      CONTROL_COMMON(15 downto 0) => B"0000000000000000",
      DADDR(11) => '0',
      DADDR(10) => por_state_machine_i_n_129,
      DADDR(9) => por_state_machine_i_n_130,
      DADDR(8) => por_state_machine_i_n_131,
      DADDR(7) => por_state_machine_i_n_132,
      DADDR(6) => por_state_machine_i_n_133,
      DADDR(5) => por_state_machine_i_n_134,
      DADDR(4) => por_state_machine_i_n_135,
      DADDR(3) => por_state_machine_i_n_136,
      DADDR(2) => por_state_machine_i_n_137,
      DADDR(1) => por_state_machine_i_n_138,
      DADDR(0) => por_state_machine_i_n_139,
      DATA_ADC0(127 downto 0) => NLW_rx2_u_adc_DATA_ADC0_UNCONNECTED(127 downto 0),
      DATA_ADC1(127 downto 0) => NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED(127 downto 0),
      DATA_ADC2(127 downto 0) => NLW_rx2_u_adc_DATA_ADC2_UNCONNECTED(127 downto 0),
      DATA_ADC3(127 downto 0) => NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED(127 downto 0),
      DCLK => s_axi_aclk,
      DEN => por_state_machine_i_n_127,
      DI(15) => por_state_machine_i_n_140,
      DI(14) => por_state_machine_i_n_141,
      DI(13) => por_state_machine_i_n_142,
      DI(12) => por_state_machine_i_n_143,
      DI(11) => por_state_machine_i_n_144,
      DI(10) => por_state_machine_i_n_145,
      DI(9) => por_state_machine_i_n_146,
      DI(8) => por_state_machine_i_n_147,
      DI(7) => por_state_machine_i_n_148,
      DI(6) => por_state_machine_i_n_149,
      DI(5) => por_state_machine_i_n_150,
      DI(4) => por_state_machine_i_n_151,
      DI(3) => por_state_machine_i_n_152,
      DI(2) => por_state_machine_i_n_153,
      DI(1) => por_state_machine_i_n_154,
      DI(0) => por_state_machine_i_n_155,
      DOUT(15 downto 0) => \^rx2_u_adc_0\(15 downto 0),
      DRDY => rx2_u_adc_n_1,
      DWE => por_state_machine_i_n_128,
      FABRIC_CLK => '0',
      PLL_DMON_OUT => rx2_u_adc_n_2,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_ADC0(15 downto 14) => adc20_irq(3 downto 2),
      STATUS_ADC0(13) => rx2_u_adc_n_536,
      STATUS_ADC0(12) => rx2_u_adc_n_537,
      STATUS_ADC0(11) => rx2_u_adc_n_538,
      STATUS_ADC0(10) => rx2_u_adc_n_539,
      STATUS_ADC0(9) => rx2_u_adc_n_540,
      STATUS_ADC0(8) => rx2_u_adc_n_541,
      STATUS_ADC0(7) => rx2_u_adc_n_542,
      STATUS_ADC0(6) => rx2_u_adc_n_543,
      STATUS_ADC0(5) => rx2_u_adc_n_544,
      STATUS_ADC0(4) => rx2_u_adc_n_545,
      STATUS_ADC0(3 downto 2) => adc20_irq(1 downto 0),
      STATUS_ADC0(1) => rx2_u_adc_n_548,
      STATUS_ADC0(0) => rx2_u_adc_n_549,
      STATUS_ADC1(15 downto 14) => adc21_irq(3 downto 2),
      STATUS_ADC1(13) => rx2_u_adc_n_552,
      STATUS_ADC1(12) => rx2_u_adc_n_553,
      STATUS_ADC1(11) => rx2_u_adc_n_554,
      STATUS_ADC1(10) => rx2_u_adc_n_555,
      STATUS_ADC1(9) => rx2_u_adc_n_556,
      STATUS_ADC1(8) => rx2_u_adc_n_557,
      STATUS_ADC1(7) => rx2_u_adc_n_558,
      STATUS_ADC1(6) => rx2_u_adc_n_559,
      STATUS_ADC1(5) => rx2_u_adc_n_560,
      STATUS_ADC1(4) => rx2_u_adc_n_561,
      STATUS_ADC1(3 downto 2) => adc21_irq(1 downto 0),
      STATUS_ADC1(1) => rx2_u_adc_n_564,
      STATUS_ADC1(0) => rx2_u_adc_n_565,
      STATUS_ADC2(15 downto 14) => adc22_irq(3 downto 2),
      STATUS_ADC2(13) => rx2_u_adc_n_568,
      STATUS_ADC2(12) => rx2_u_adc_n_569,
      STATUS_ADC2(11) => rx2_u_adc_n_570,
      STATUS_ADC2(10) => rx2_u_adc_n_571,
      STATUS_ADC2(9) => rx2_u_adc_n_572,
      STATUS_ADC2(8) => rx2_u_adc_n_573,
      STATUS_ADC2(7) => rx2_u_adc_n_574,
      STATUS_ADC2(6) => rx2_u_adc_n_575,
      STATUS_ADC2(5) => rx2_u_adc_n_576,
      STATUS_ADC2(4) => rx2_u_adc_n_577,
      STATUS_ADC2(3 downto 2) => adc22_irq(1 downto 0),
      STATUS_ADC2(1) => rx2_u_adc_n_580,
      STATUS_ADC2(0) => rx2_u_adc_n_581,
      STATUS_ADC3(15 downto 14) => adc23_irq(3 downto 2),
      STATUS_ADC3(13) => rx2_u_adc_n_584,
      STATUS_ADC3(12) => rx2_u_adc_n_585,
      STATUS_ADC3(11) => rx2_u_adc_n_586,
      STATUS_ADC3(10) => rx2_u_adc_n_587,
      STATUS_ADC3(9) => rx2_u_adc_n_588,
      STATUS_ADC3(8) => rx2_u_adc_n_589,
      STATUS_ADC3(7) => rx2_u_adc_n_590,
      STATUS_ADC3(6) => rx2_u_adc_n_591,
      STATUS_ADC3(5) => rx2_u_adc_n_592,
      STATUS_ADC3(4) => rx2_u_adc_n_593,
      STATUS_ADC3(3 downto 2) => adc23_irq(1 downto 0),
      STATUS_ADC3(1) => rx2_u_adc_n_596,
      STATUS_ADC3(0) => rx2_u_adc_n_597,
      STATUS_COMMON(15 downto 0) => \^adc2_common_stat\(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_3,
      SYSREF_IN_SOUTH => sysref_north_2,
      SYSREF_N => NLW_rx2_u_adc_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => sysref_north_3,
      SYSREF_OUT_SOUTH => sysref_south_2,
      SYSREF_P => NLW_rx2_u_adc_SYSREF_P_UNCONNECTED,
      VIN0_N => NLW_rx2_u_adc_VIN0_N_UNCONNECTED,
      VIN0_P => NLW_rx2_u_adc_VIN0_P_UNCONNECTED,
      VIN1_N => NLW_rx2_u_adc_VIN1_N_UNCONNECTED,
      VIN1_P => NLW_rx2_u_adc_VIN1_P_UNCONNECTED,
      VIN2_N => NLW_rx2_u_adc_VIN2_N_UNCONNECTED,
      VIN2_P => NLW_rx2_u_adc_VIN2_P_UNCONNECTED,
      VIN3_N => NLW_rx2_u_adc_VIN3_N_UNCONNECTED,
      VIN3_P => NLW_rx2_u_adc_VIN3_P_UNCONNECTED,
      VIN_I01_N => NLW_rx2_u_adc_VIN_I01_N_UNCONNECTED,
      VIN_I01_P => NLW_rx2_u_adc_VIN_I01_P_UNCONNECTED,
      VIN_I23_N => NLW_rx2_u_adc_VIN_I23_N_UNCONNECTED,
      VIN_I23_P => NLW_rx2_u_adc_VIN_I23_P_UNCONNECTED
    );
rx3_u_adc: unisim.vcomponents.HSADC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 0,
      XPA_CFG1 => 0,
      XPA_NUM_ADCS => "0",
      XPA_NUM_DDCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 2000
    )
        port map (
      ADC_CLK_N => '0',
      ADC_CLK_P => '0',
      CLK_ADC => rx3_u_adc_n_0,
      CLK_FIFO_LM => '0',
      CONTROL_ADC0(15 downto 0) => B"0000000000000000",
      CONTROL_ADC1(15 downto 0) => B"0000000000000000",
      CONTROL_ADC2(15 downto 0) => B"0000000000000000",
      CONTROL_ADC3(15 downto 0) => B"0000000000000000",
      CONTROL_COMMON(15 downto 0) => B"0000000000000000",
      DADDR(11) => '0',
      DADDR(10) => por_state_machine_i_n_158,
      DADDR(9) => por_state_machine_i_n_159,
      DADDR(8) => por_state_machine_i_n_160,
      DADDR(7) => por_state_machine_i_n_161,
      DADDR(6) => por_state_machine_i_n_162,
      DADDR(5) => por_state_machine_i_n_163,
      DADDR(4) => por_state_machine_i_n_164,
      DADDR(3) => por_state_machine_i_n_165,
      DADDR(2) => por_state_machine_i_n_166,
      DADDR(1) => por_state_machine_i_n_167,
      DADDR(0) => por_state_machine_i_n_168,
      DATA_ADC0(127 downto 0) => NLW_rx3_u_adc_DATA_ADC0_UNCONNECTED(127 downto 0),
      DATA_ADC1(127 downto 0) => NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED(127 downto 0),
      DATA_ADC2(127 downto 0) => NLW_rx3_u_adc_DATA_ADC2_UNCONNECTED(127 downto 0),
      DATA_ADC3(127 downto 0) => NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED(127 downto 0),
      DCLK => s_axi_aclk,
      DEN => por_state_machine_i_n_156,
      DI(15) => por_state_machine_i_n_169,
      DI(14) => por_state_machine_i_n_170,
      DI(13) => por_state_machine_i_n_171,
      DI(12) => por_state_machine_i_n_172,
      DI(11) => por_state_machine_i_n_173,
      DI(10) => por_state_machine_i_n_174,
      DI(9) => por_state_machine_i_n_175,
      DI(8) => por_state_machine_i_n_176,
      DI(7) => por_state_machine_i_n_177,
      DI(6) => por_state_machine_i_n_178,
      DI(5) => por_state_machine_i_n_179,
      DI(4) => por_state_machine_i_n_180,
      DI(3) => por_state_machine_i_n_181,
      DI(2) => por_state_machine_i_n_182,
      DI(1) => por_state_machine_i_n_183,
      DI(0) => por_state_machine_i_n_184,
      DOUT(15 downto 0) => \^rx3_u_adc_0\(15 downto 0),
      DRDY => rx3_u_adc_n_1,
      DWE => por_state_machine_i_n_157,
      FABRIC_CLK => '0',
      PLL_DMON_OUT => rx3_u_adc_n_2,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_ADC0(15 downto 14) => adc30_irq(3 downto 2),
      STATUS_ADC0(13) => rx3_u_adc_n_536,
      STATUS_ADC0(12) => rx3_u_adc_n_537,
      STATUS_ADC0(11) => rx3_u_adc_n_538,
      STATUS_ADC0(10) => rx3_u_adc_n_539,
      STATUS_ADC0(9) => rx3_u_adc_n_540,
      STATUS_ADC0(8) => rx3_u_adc_n_541,
      STATUS_ADC0(7) => rx3_u_adc_n_542,
      STATUS_ADC0(6) => rx3_u_adc_n_543,
      STATUS_ADC0(5) => rx3_u_adc_n_544,
      STATUS_ADC0(4) => rx3_u_adc_n_545,
      STATUS_ADC0(3 downto 2) => adc30_irq(1 downto 0),
      STATUS_ADC0(1) => rx3_u_adc_n_548,
      STATUS_ADC0(0) => rx3_u_adc_n_549,
      STATUS_ADC1(15 downto 14) => adc31_irq(3 downto 2),
      STATUS_ADC1(13) => rx3_u_adc_n_552,
      STATUS_ADC1(12) => rx3_u_adc_n_553,
      STATUS_ADC1(11) => rx3_u_adc_n_554,
      STATUS_ADC1(10) => rx3_u_adc_n_555,
      STATUS_ADC1(9) => rx3_u_adc_n_556,
      STATUS_ADC1(8) => rx3_u_adc_n_557,
      STATUS_ADC1(7) => rx3_u_adc_n_558,
      STATUS_ADC1(6) => rx3_u_adc_n_559,
      STATUS_ADC1(5) => rx3_u_adc_n_560,
      STATUS_ADC1(4) => rx3_u_adc_n_561,
      STATUS_ADC1(3 downto 2) => adc31_irq(1 downto 0),
      STATUS_ADC1(1) => rx3_u_adc_n_564,
      STATUS_ADC1(0) => rx3_u_adc_n_565,
      STATUS_ADC2(15 downto 14) => adc32_irq(3 downto 2),
      STATUS_ADC2(13) => rx3_u_adc_n_568,
      STATUS_ADC2(12) => rx3_u_adc_n_569,
      STATUS_ADC2(11) => rx3_u_adc_n_570,
      STATUS_ADC2(10) => rx3_u_adc_n_571,
      STATUS_ADC2(9) => rx3_u_adc_n_572,
      STATUS_ADC2(8) => rx3_u_adc_n_573,
      STATUS_ADC2(7) => rx3_u_adc_n_574,
      STATUS_ADC2(6) => rx3_u_adc_n_575,
      STATUS_ADC2(5) => rx3_u_adc_n_576,
      STATUS_ADC2(4) => rx3_u_adc_n_577,
      STATUS_ADC2(3 downto 2) => adc32_irq(1 downto 0),
      STATUS_ADC2(1) => rx3_u_adc_n_580,
      STATUS_ADC2(0) => rx3_u_adc_n_581,
      STATUS_ADC3(15 downto 14) => adc33_irq(3 downto 2),
      STATUS_ADC3(13) => rx3_u_adc_n_584,
      STATUS_ADC3(12) => rx3_u_adc_n_585,
      STATUS_ADC3(11) => rx3_u_adc_n_586,
      STATUS_ADC3(10) => rx3_u_adc_n_587,
      STATUS_ADC3(9) => rx3_u_adc_n_588,
      STATUS_ADC3(8) => rx3_u_adc_n_589,
      STATUS_ADC3(7) => rx3_u_adc_n_590,
      STATUS_ADC3(6) => rx3_u_adc_n_591,
      STATUS_ADC3(5) => rx3_u_adc_n_592,
      STATUS_ADC3(4) => rx3_u_adc_n_593,
      STATUS_ADC3(3 downto 2) => adc33_irq(1 downto 0),
      STATUS_ADC3(1) => rx3_u_adc_n_596,
      STATUS_ADC3(0) => rx3_u_adc_n_597,
      STATUS_COMMON(15 downto 0) => \^adc3_common_stat\(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_4,
      SYSREF_IN_SOUTH => sysref_north_3,
      SYSREF_N => NLW_rx3_u_adc_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => sysref_north_4,
      SYSREF_OUT_SOUTH => sysref_south_3,
      SYSREF_P => NLW_rx3_u_adc_SYSREF_P_UNCONNECTED,
      VIN0_N => NLW_rx3_u_adc_VIN0_N_UNCONNECTED,
      VIN0_P => NLW_rx3_u_adc_VIN0_P_UNCONNECTED,
      VIN1_N => NLW_rx3_u_adc_VIN1_N_UNCONNECTED,
      VIN1_P => NLW_rx3_u_adc_VIN1_P_UNCONNECTED,
      VIN2_N => NLW_rx3_u_adc_VIN2_N_UNCONNECTED,
      VIN2_P => NLW_rx3_u_adc_VIN2_P_UNCONNECTED,
      VIN3_N => NLW_rx3_u_adc_VIN3_N_UNCONNECTED,
      VIN3_P => NLW_rx3_u_adc_VIN3_P_UNCONNECTED,
      VIN_I01_N => NLW_rx3_u_adc_VIN_I01_N_UNCONNECTED,
      VIN_I01_P => NLW_rx3_u_adc_VIN_I01_P_UNCONNECTED,
      VIN_I23_N => NLW_rx3_u_adc_VIN_I23_N_UNCONNECTED,
      VIN_I23_P => NLW_rx3_u_adc_VIN_I23_P_UNCONNECTED
    );
tx0_u_dac: unisim.vcomponents.HSDAC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 1,
      XPA_CFG1 => 0,
      XPA_NUM_DACS => 1,
      XPA_NUM_DUCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 6400
    )
        port map (
      CLK_DAC => \^tx0_u_dac_0\,
      CLK_FIFO_LM => NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED,
      CONTROL_COMMON(15) => \^s00_axis_tready\,
      CONTROL_COMMON(14 downto 0) => B"000000000000000",
      CONTROL_DAC0(15 downto 0) => B"0000000000000000",
      CONTROL_DAC1(15 downto 0) => B"0000000000000000",
      CONTROL_DAC2(15 downto 0) => B"0000000000000000",
      CONTROL_DAC3(15 downto 0) => B"0000000000000000",
      DAC_CLK_N => dac0_clk_n,
      DAC_CLK_P => dac0_clk_p,
      DADDR(11) => '0',
      DADDR(10) => por_state_machine_i_n_6,
      DADDR(9) => por_state_machine_i_n_7,
      DADDR(8) => por_state_machine_i_n_8,
      DADDR(7) => por_state_machine_i_n_9,
      DADDR(6) => por_state_machine_i_n_10,
      DADDR(5) => por_state_machine_i_n_11,
      DADDR(4) => por_state_machine_i_n_12,
      DADDR(3) => por_state_machine_i_n_13,
      DADDR(2) => por_state_machine_i_n_14,
      DADDR(1) => por_state_machine_i_n_15,
      DADDR(0) => por_state_machine_i_n_16,
      DATA_DAC0(255 downto 0) => s00_axis_tdata(255 downto 0),
      DATA_DAC1(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC2(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC3(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DCLK => s_axi_aclk,
      DEN => por_state_machine_i_n_5,
      DI(15) => por_state_machine_i_n_17,
      DI(14) => por_state_machine_i_n_18,
      DI(13) => por_state_machine_i_n_19,
      DI(12) => por_state_machine_i_n_20,
      DI(11) => por_state_machine_i_n_21,
      DI(10) => por_state_machine_i_n_22,
      DI(9) => por_state_machine_i_n_23,
      DI(8) => por_state_machine_i_n_24,
      DI(7) => por_state_machine_i_n_25,
      DI(6) => por_state_machine_i_n_26,
      DI(5) => por_state_machine_i_n_27,
      DI(4) => por_state_machine_i_n_28,
      DI(3) => por_state_machine_i_n_29,
      DI(2) => por_state_machine_i_n_30,
      DI(1) => por_state_machine_i_n_31,
      DI(0) => por_state_machine_i_n_32,
      DOUT(15 downto 0) => \^d\(15 downto 0),
      DRDY => tx0_u_dac_n_1,
      DWE => por_state_machine_i_n_2,
      FABRIC_CLK => s0_axis_aclk,
      PLL_DMON_OUT => tx0_u_dac_n_2,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_COMMON(15 downto 0) => \^dac0_common_stat\(15 downto 0),
      STATUS_DAC0(15 downto 14) => dac00_irq(1 downto 0),
      STATUS_DAC0(13) => tx0_u_dac_n_48,
      STATUS_DAC0(12) => tx0_u_dac_n_49,
      STATUS_DAC0(11) => tx0_u_dac_n_50,
      STATUS_DAC0(10) => tx0_u_dac_n_51,
      STATUS_DAC0(9) => tx0_u_dac_n_52,
      STATUS_DAC0(8) => tx0_u_dac_n_53,
      STATUS_DAC0(7) => tx0_u_dac_n_54,
      STATUS_DAC0(6) => tx0_u_dac_n_55,
      STATUS_DAC0(5) => tx0_u_dac_n_56,
      STATUS_DAC0(4) => tx0_u_dac_n_57,
      STATUS_DAC0(3) => tx0_u_dac_n_58,
      STATUS_DAC0(2) => tx0_u_dac_n_59,
      STATUS_DAC0(1) => tx0_u_dac_n_60,
      STATUS_DAC0(0) => tx0_u_dac_n_61,
      STATUS_DAC1(15 downto 14) => dac01_irq(1 downto 0),
      STATUS_DAC1(13) => tx0_u_dac_n_64,
      STATUS_DAC1(12) => tx0_u_dac_n_65,
      STATUS_DAC1(11) => tx0_u_dac_n_66,
      STATUS_DAC1(10) => tx0_u_dac_n_67,
      STATUS_DAC1(9) => tx0_u_dac_n_68,
      STATUS_DAC1(8) => tx0_u_dac_n_69,
      STATUS_DAC1(7) => tx0_u_dac_n_70,
      STATUS_DAC1(6) => tx0_u_dac_n_71,
      STATUS_DAC1(5) => tx0_u_dac_n_72,
      STATUS_DAC1(4) => tx0_u_dac_n_73,
      STATUS_DAC1(3) => tx0_u_dac_n_74,
      STATUS_DAC1(2) => tx0_u_dac_n_75,
      STATUS_DAC1(1) => tx0_u_dac_n_76,
      STATUS_DAC1(0) => tx0_u_dac_n_77,
      STATUS_DAC2(15 downto 14) => dac02_irq(1 downto 0),
      STATUS_DAC2(13) => tx0_u_dac_n_80,
      STATUS_DAC2(12) => tx0_u_dac_n_81,
      STATUS_DAC2(11) => tx0_u_dac_n_82,
      STATUS_DAC2(10) => tx0_u_dac_n_83,
      STATUS_DAC2(9) => tx0_u_dac_n_84,
      STATUS_DAC2(8) => tx0_u_dac_n_85,
      STATUS_DAC2(7) => tx0_u_dac_n_86,
      STATUS_DAC2(6) => tx0_u_dac_n_87,
      STATUS_DAC2(5) => tx0_u_dac_n_88,
      STATUS_DAC2(4) => tx0_u_dac_n_89,
      STATUS_DAC2(3) => tx0_u_dac_n_90,
      STATUS_DAC2(2) => tx0_u_dac_n_91,
      STATUS_DAC2(1) => tx0_u_dac_n_92,
      STATUS_DAC2(0) => tx0_u_dac_n_93,
      STATUS_DAC3(15 downto 14) => dac03_irq(1 downto 0),
      STATUS_DAC3(13) => tx0_u_dac_n_96,
      STATUS_DAC3(12) => tx0_u_dac_n_97,
      STATUS_DAC3(11) => tx0_u_dac_n_98,
      STATUS_DAC3(10) => tx0_u_dac_n_99,
      STATUS_DAC3(9) => tx0_u_dac_n_100,
      STATUS_DAC3(8) => tx0_u_dac_n_101,
      STATUS_DAC3(7) => tx0_u_dac_n_102,
      STATUS_DAC3(6) => tx0_u_dac_n_103,
      STATUS_DAC3(5) => tx0_u_dac_n_104,
      STATUS_DAC3(4) => tx0_u_dac_n_105,
      STATUS_DAC3(3) => tx0_u_dac_n_106,
      STATUS_DAC3(2) => tx0_u_dac_n_107,
      STATUS_DAC3(1) => tx0_u_dac_n_108,
      STATUS_DAC3(0) => tx0_u_dac_n_109,
      SYSREF_IN_NORTH => sysref_south_5,
      SYSREF_IN_SOUTH => sysref_north_4,
      SYSREF_N => sysref_in_n,
      SYSREF_OUT_NORTH => sysref_north_5,
      SYSREF_OUT_SOUTH => sysref_south_4,
      SYSREF_P => sysref_in_p,
      VOUT0_N => vout00_n,
      VOUT0_P => vout00_p,
      VOUT1_N => NLW_tx0_u_dac_VOUT1_N_UNCONNECTED,
      VOUT1_P => NLW_tx0_u_dac_VOUT1_P_UNCONNECTED,
      VOUT2_N => NLW_tx0_u_dac_VOUT2_N_UNCONNECTED,
      VOUT2_P => NLW_tx0_u_dac_VOUT2_P_UNCONNECTED,
      VOUT3_N => NLW_tx0_u_dac_VOUT3_N_UNCONNECTED,
      VOUT3_P => NLW_tx0_u_dac_VOUT3_P_UNCONNECTED
    );
tx1_u_dac: unisim.vcomponents.HSDAC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 0,
      XPA_CFG1 => 0,
      XPA_NUM_DACS => 0,
      XPA_NUM_DUCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 6400
    )
        port map (
      CLK_DAC => tx1_u_dac_n_0,
      CLK_FIFO_LM => NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED,
      CONTROL_COMMON(15 downto 0) => B"0000000000000000",
      CONTROL_DAC0(15 downto 0) => B"0000000000000000",
      CONTROL_DAC1(15 downto 0) => B"0000000000000000",
      CONTROL_DAC2(15 downto 0) => B"0000000000000000",
      CONTROL_DAC3(15 downto 0) => B"0000000000000000",
      DAC_CLK_N => '0',
      DAC_CLK_P => '0',
      DADDR(11) => '0',
      DADDR(10) => por_state_machine_i_n_187,
      DADDR(9) => por_state_machine_i_n_188,
      DADDR(8) => por_state_machine_i_n_189,
      DADDR(7) => por_state_machine_i_n_190,
      DADDR(6) => por_state_machine_i_n_191,
      DADDR(5) => por_state_machine_i_n_192,
      DADDR(4) => por_state_machine_i_n_193,
      DADDR(3) => por_state_machine_i_n_194,
      DADDR(2) => por_state_machine_i_n_195,
      DADDR(1) => por_state_machine_i_n_196,
      DADDR(0) => por_state_machine_i_n_197,
      DATA_DAC0(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC1(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC2(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC3(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DCLK => s_axi_aclk,
      DEN => por_state_machine_i_n_185,
      DI(15) => por_state_machine_i_n_198,
      DI(14) => por_state_machine_i_n_199,
      DI(13) => por_state_machine_i_n_200,
      DI(12) => por_state_machine_i_n_201,
      DI(11) => por_state_machine_i_n_202,
      DI(10) => por_state_machine_i_n_203,
      DI(9) => por_state_machine_i_n_204,
      DI(8) => por_state_machine_i_n_205,
      DI(7) => por_state_machine_i_n_206,
      DI(6) => por_state_machine_i_n_207,
      DI(5) => por_state_machine_i_n_208,
      DI(4) => por_state_machine_i_n_209,
      DI(3) => por_state_machine_i_n_210,
      DI(2) => por_state_machine_i_n_211,
      DI(1) => por_state_machine_i_n_212,
      DI(0) => por_state_machine_i_n_213,
      DOUT(15 downto 11) => \^tx1_u_dac_0\(13 downto 9),
      DOUT(10) => tx1_u_dac_n_19,
      DOUT(9) => tx1_u_dac_n_20,
      DOUT(8 downto 0) => \^tx1_u_dac_0\(8 downto 0),
      DRDY => tx1_u_dac_n_1,
      DWE => por_state_machine_i_n_186,
      FABRIC_CLK => '0',
      PLL_DMON_OUT => tx1_u_dac_n_2,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_COMMON(15 downto 0) => \^dac1_common_stat\(15 downto 0),
      STATUS_DAC0(15 downto 14) => dac10_irq(1 downto 0),
      STATUS_DAC0(13) => tx1_u_dac_n_48,
      STATUS_DAC0(12) => tx1_u_dac_n_49,
      STATUS_DAC0(11) => tx1_u_dac_n_50,
      STATUS_DAC0(10) => tx1_u_dac_n_51,
      STATUS_DAC0(9) => tx1_u_dac_n_52,
      STATUS_DAC0(8) => tx1_u_dac_n_53,
      STATUS_DAC0(7) => tx1_u_dac_n_54,
      STATUS_DAC0(6) => tx1_u_dac_n_55,
      STATUS_DAC0(5) => tx1_u_dac_n_56,
      STATUS_DAC0(4) => tx1_u_dac_n_57,
      STATUS_DAC0(3) => tx1_u_dac_n_58,
      STATUS_DAC0(2) => tx1_u_dac_n_59,
      STATUS_DAC0(1) => tx1_u_dac_n_60,
      STATUS_DAC0(0) => tx1_u_dac_n_61,
      STATUS_DAC1(15 downto 14) => dac11_irq(1 downto 0),
      STATUS_DAC1(13) => tx1_u_dac_n_64,
      STATUS_DAC1(12) => tx1_u_dac_n_65,
      STATUS_DAC1(11) => tx1_u_dac_n_66,
      STATUS_DAC1(10) => tx1_u_dac_n_67,
      STATUS_DAC1(9) => tx1_u_dac_n_68,
      STATUS_DAC1(8) => tx1_u_dac_n_69,
      STATUS_DAC1(7) => tx1_u_dac_n_70,
      STATUS_DAC1(6) => tx1_u_dac_n_71,
      STATUS_DAC1(5) => tx1_u_dac_n_72,
      STATUS_DAC1(4) => tx1_u_dac_n_73,
      STATUS_DAC1(3) => tx1_u_dac_n_74,
      STATUS_DAC1(2) => tx1_u_dac_n_75,
      STATUS_DAC1(1) => tx1_u_dac_n_76,
      STATUS_DAC1(0) => tx1_u_dac_n_77,
      STATUS_DAC2(15 downto 14) => dac12_irq(1 downto 0),
      STATUS_DAC2(13) => tx1_u_dac_n_80,
      STATUS_DAC2(12) => tx1_u_dac_n_81,
      STATUS_DAC2(11) => tx1_u_dac_n_82,
      STATUS_DAC2(10) => tx1_u_dac_n_83,
      STATUS_DAC2(9) => tx1_u_dac_n_84,
      STATUS_DAC2(8) => tx1_u_dac_n_85,
      STATUS_DAC2(7) => tx1_u_dac_n_86,
      STATUS_DAC2(6) => tx1_u_dac_n_87,
      STATUS_DAC2(5) => tx1_u_dac_n_88,
      STATUS_DAC2(4) => tx1_u_dac_n_89,
      STATUS_DAC2(3) => tx1_u_dac_n_90,
      STATUS_DAC2(2) => tx1_u_dac_n_91,
      STATUS_DAC2(1) => tx1_u_dac_n_92,
      STATUS_DAC2(0) => tx1_u_dac_n_93,
      STATUS_DAC3(15 downto 14) => dac13_irq(1 downto 0),
      STATUS_DAC3(13) => tx1_u_dac_n_96,
      STATUS_DAC3(12) => tx1_u_dac_n_97,
      STATUS_DAC3(11) => tx1_u_dac_n_98,
      STATUS_DAC3(10) => tx1_u_dac_n_99,
      STATUS_DAC3(9) => tx1_u_dac_n_100,
      STATUS_DAC3(8) => tx1_u_dac_n_101,
      STATUS_DAC3(7) => tx1_u_dac_n_102,
      STATUS_DAC3(6) => tx1_u_dac_n_103,
      STATUS_DAC3(5) => tx1_u_dac_n_104,
      STATUS_DAC3(4) => tx1_u_dac_n_105,
      STATUS_DAC3(3) => tx1_u_dac_n_106,
      STATUS_DAC3(2) => tx1_u_dac_n_107,
      STATUS_DAC3(1) => tx1_u_dac_n_108,
      STATUS_DAC3(0) => tx1_u_dac_n_109,
      SYSREF_IN_NORTH => NLW_tx1_u_dac_SYSREF_IN_NORTH_UNCONNECTED,
      SYSREF_IN_SOUTH => sysref_north_5,
      SYSREF_N => NLW_tx1_u_dac_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => NLW_tx1_u_dac_SYSREF_OUT_NORTH_UNCONNECTED,
      SYSREF_OUT_SOUTH => sysref_south_5,
      SYSREF_P => NLW_tx1_u_dac_SYSREF_P_UNCONNECTED,
      VOUT0_N => NLW_tx1_u_dac_VOUT0_N_UNCONNECTED,
      VOUT0_P => NLW_tx1_u_dac_VOUT0_P_UNCONNECTED,
      VOUT1_N => NLW_tx1_u_dac_VOUT1_N_UNCONNECTED,
      VOUT1_P => NLW_tx1_u_dac_VOUT1_P_UNCONNECTED,
      VOUT2_N => NLW_tx1_u_dac_VOUT2_N_UNCONNECTED,
      VOUT2_P => NLW_tx1_u_dac_VOUT2_P_UNCONNECTED,
      VOUT3_N => NLW_tx1_u_dac_VOUT3_N_UNCONNECTED,
      VOUT3_P => NLW_tx1_u_dac_VOUT3_P_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sysref_in_p : in STD_LOGIC;
    sysref_in_n : in STD_LOGIC;
    adc0_clk_p : in STD_LOGIC;
    adc0_clk_n : in STD_LOGIC;
    clk_adc0 : out STD_LOGIC;
    m0_axis_aclk : in STD_LOGIC;
    m0_axis_aresetn : in STD_LOGIC;
    vin0_01_p : in STD_LOGIC;
    vin0_01_n : in STD_LOGIC;
    adc00_int_cal_freeze : in STD_LOGIC;
    adc00_cal_frozen : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    dac0_clk_p : in STD_LOGIC;
    dac0_clk_n : in STD_LOGIC;
    clk_dac0 : out STD_LOGIC;
    s0_axis_aclk : in STD_LOGIC;
    s0_axis_aresetn : in STD_LOGIC;
    vout00_p : out STD_LOGIC;
    vout00_n : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    dac0_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dac00_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac01_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac02_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac03_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_pll_dmon : out STD_LOGIC;
    dac0_pll_lock : out STD_LOGIC;
    dac0_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac0_done : out STD_LOGIC;
    dac0_powerup_state : out STD_LOGIC;
    dac0_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dac0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_den_mon : out STD_LOGIC;
    dac0_dwe_mon : out STD_LOGIC;
    dac0_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_drdy_mon : out STD_LOGIC;
    dac0_dreq_mon : out STD_LOGIC;
    dac0_dgnt_mon : out STD_LOGIC;
    dac1_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dac10_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac11_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac12_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac13_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_pll_dmon : out STD_LOGIC;
    dac1_pll_lock : out STD_LOGIC;
    dac1_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac1_done : out STD_LOGIC;
    dac1_powerup_state : out STD_LOGIC;
    dac1_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dac1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_den_mon : out STD_LOGIC;
    dac1_dwe_mon : out STD_LOGIC;
    dac1_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_drdy_mon : out STD_LOGIC;
    dac1_dreq_mon : out STD_LOGIC;
    dac1_dgnt_mon : out STD_LOGIC;
    adc0_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc00_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc01_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc02_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc03_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_pll_dmon : out STD_LOGIC;
    adc0_pll_lock : out STD_LOGIC;
    adc0_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc0_done : out STD_LOGIC;
    adc0_powerup_state : out STD_LOGIC;
    adc0_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_den_mon : out STD_LOGIC;
    adc0_dwe_mon : out STD_LOGIC;
    adc0_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_drdy_mon : out STD_LOGIC;
    adc0_dreq_mon : out STD_LOGIC;
    adc0_dgnt_mon : out STD_LOGIC;
    adc1_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc10_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc11_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc12_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc13_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_pll_dmon : out STD_LOGIC;
    adc1_pll_lock : out STD_LOGIC;
    adc1_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc1_done : out STD_LOGIC;
    adc1_powerup_state : out STD_LOGIC;
    adc1_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_den_mon : out STD_LOGIC;
    adc1_dwe_mon : out STD_LOGIC;
    adc1_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_drdy_mon : out STD_LOGIC;
    adc1_dreq_mon : out STD_LOGIC;
    adc1_dgnt_mon : out STD_LOGIC;
    adc2_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc20_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc21_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc22_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc23_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_pll_dmon : out STD_LOGIC;
    adc2_pll_lock : out STD_LOGIC;
    adc2_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc2_done : out STD_LOGIC;
    adc2_powerup_state : out STD_LOGIC;
    adc2_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc2_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_den_mon : out STD_LOGIC;
    adc2_dwe_mon : out STD_LOGIC;
    adc2_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_drdy_mon : out STD_LOGIC;
    adc2_dreq_mon : out STD_LOGIC;
    adc2_dgnt_mon : out STD_LOGIC;
    adc3_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc30_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc31_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc32_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc33_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_pll_dmon : out STD_LOGIC;
    adc3_pll_lock : out STD_LOGIC;
    adc3_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc3_done : out STD_LOGIC;
    adc3_powerup_state : out STD_LOGIC;
    adc3_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc3_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_den_mon : out STD_LOGIC;
    adc3_dwe_mon : out STD_LOGIC;
    adc3_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_drdy_mon : out STD_LOGIC;
    adc3_dreq_mon : out STD_LOGIC;
    adc3_dgnt_mon : out STD_LOGIC;
    irq : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "yes";
  attribute adc00_data_type : string;
  attribute adc00_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc00_decimation : string;
  attribute adc00_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b001";
  attribute adc00_enable : string;
  attribute adc00_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b1";
  attribute adc00_mixer : string;
  attribute adc00_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc01_data_type : string;
  attribute adc01_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc01_decimation : string;
  attribute adc01_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b001";
  attribute adc01_enable : string;
  attribute adc01_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b1";
  attribute adc01_mixer : string;
  attribute adc01_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc02_data_type : string;
  attribute adc02_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc02_decimation : string;
  attribute adc02_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc02_enable : string;
  attribute adc02_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc02_mixer : string;
  attribute adc02_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc03_data_type : string;
  attribute adc03_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc03_decimation : string;
  attribute adc03_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc03_enable : string;
  attribute adc03_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc03_mixer : string;
  attribute adc03_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc10_data_type : string;
  attribute adc10_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc10_decimation : string;
  attribute adc10_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc10_enable : string;
  attribute adc10_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc10_mixer : string;
  attribute adc10_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc11_data_type : string;
  attribute adc11_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc11_decimation : string;
  attribute adc11_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc11_enable : string;
  attribute adc11_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc11_mixer : string;
  attribute adc11_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc12_data_type : string;
  attribute adc12_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc12_decimation : string;
  attribute adc12_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc12_enable : string;
  attribute adc12_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc12_mixer : string;
  attribute adc12_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc13_data_type : string;
  attribute adc13_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc13_decimation : string;
  attribute adc13_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc13_enable : string;
  attribute adc13_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc13_mixer : string;
  attribute adc13_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc20_data_type : string;
  attribute adc20_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc20_decimation : string;
  attribute adc20_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc20_enable : string;
  attribute adc20_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc20_mixer : string;
  attribute adc20_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc21_data_type : string;
  attribute adc21_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc21_decimation : string;
  attribute adc21_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc21_enable : string;
  attribute adc21_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc21_mixer : string;
  attribute adc21_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc22_data_type : string;
  attribute adc22_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc22_decimation : string;
  attribute adc22_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc22_enable : string;
  attribute adc22_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc22_mixer : string;
  attribute adc22_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc23_data_type : string;
  attribute adc23_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc23_decimation : string;
  attribute adc23_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc23_enable : string;
  attribute adc23_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc23_mixer : string;
  attribute adc23_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc30_data_type : string;
  attribute adc30_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc30_decimation : string;
  attribute adc30_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc30_enable : string;
  attribute adc30_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc30_mixer : string;
  attribute adc30_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc31_data_type : string;
  attribute adc31_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc31_decimation : string;
  attribute adc31_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc31_enable : string;
  attribute adc31_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc31_mixer : string;
  attribute adc31_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc32_data_type : string;
  attribute adc32_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc32_decimation : string;
  attribute adc32_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc32_enable : string;
  attribute adc32_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc32_mixer : string;
  attribute adc32_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute adc33_data_type : string;
  attribute adc33_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc33_decimation : string;
  attribute adc33_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute adc33_enable : string;
  attribute adc33_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute adc33_mixer : string;
  attribute adc33_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute dac00_data_type : string;
  attribute dac00_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac00_enable : string;
  attribute dac00_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b1";
  attribute dac00_interpolation : string;
  attribute dac00_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b001";
  attribute dac00_mixer : string;
  attribute dac00_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute dac00_sinc : string;
  attribute dac00_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac01_data_type : string;
  attribute dac01_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac01_enable : string;
  attribute dac01_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac01_interpolation : string;
  attribute dac01_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute dac01_mixer : string;
  attribute dac01_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute dac01_sinc : string;
  attribute dac01_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac02_data_type : string;
  attribute dac02_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac02_enable : string;
  attribute dac02_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac02_interpolation : string;
  attribute dac02_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute dac02_mixer : string;
  attribute dac02_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute dac02_sinc : string;
  attribute dac02_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac03_data_type : string;
  attribute dac03_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac03_enable : string;
  attribute dac03_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac03_interpolation : string;
  attribute dac03_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute dac03_mixer : string;
  attribute dac03_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute dac03_sinc : string;
  attribute dac03_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac10_data_type : string;
  attribute dac10_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac10_enable : string;
  attribute dac10_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac10_interpolation : string;
  attribute dac10_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute dac10_mixer : string;
  attribute dac10_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute dac10_sinc : string;
  attribute dac10_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac11_data_type : string;
  attribute dac11_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac11_enable : string;
  attribute dac11_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac11_interpolation : string;
  attribute dac11_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute dac11_mixer : string;
  attribute dac11_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute dac11_sinc : string;
  attribute dac11_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac12_data_type : string;
  attribute dac12_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac12_enable : string;
  attribute dac12_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac12_interpolation : string;
  attribute dac12_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute dac12_mixer : string;
  attribute dac12_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute dac12_sinc : string;
  attribute dac12_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac13_data_type : string;
  attribute dac13_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac13_enable : string;
  attribute dac13_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
  attribute dac13_interpolation : string;
  attribute dac13_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "3'b000";
  attribute dac13_mixer : string;
  attribute dac13_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "2'b10";
  attribute dac13_sinc : string;
  attribute dac13_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block : entity is "1'b0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block is
  signal \<const0>\ : STD_LOGIC;
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal IP2Bus_Data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IP2Bus_Data0 : STD_LOGIC;
  signal adc00_cal_freeze_reg : STD_LOGIC;
  signal adc00_disable_cal_freeze_input : STD_LOGIC;
  signal adc00_irq_en : STD_LOGIC;
  signal adc00_overvol_irq : STD_LOGIC;
  signal adc00_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc01_irq_en : STD_LOGIC;
  signal adc01_overvol_irq : STD_LOGIC;
  signal adc01_stat_sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal adc02_irq_en : STD_LOGIC;
  signal adc02_overvol_irq : STD_LOGIC;
  signal adc02_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc03_irq_en : STD_LOGIC;
  signal adc03_overvol_irq : STD_LOGIC;
  signal adc03_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc0_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_cmn_irq_en : STD_LOGIC;
  signal adc0_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_drp_en : STD_LOGIC;
  signal adc0_drp_rdy : STD_LOGIC;
  signal adc0_fifo_disable : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc0_multi_band : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal adc0_powerup_state_interrupt : STD_LOGIC;
  signal adc0_powerup_state_irq : STD_LOGIC;
  signal adc0_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc0_reset : STD_LOGIC;
  signal adc0_reset_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal adc0_reset_reg_n_0 : STD_LOGIC;
  signal adc0_restart : STD_LOGIC;
  signal adc0_restart_reg_n_0 : STD_LOGIC;
  signal adc0_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc0_sim_level : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc0_sim_level__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal adc0_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc0_slice1_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc0_slice2_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc0_slice3_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc0_sm_reset_i : STD_LOGIC;
  signal adc10_irq_en : STD_LOGIC;
  signal adc10_overvol_irq : STD_LOGIC;
  signal adc10_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc11_irq_en : STD_LOGIC;
  signal adc11_overvol_irq : STD_LOGIC;
  signal adc11_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc12_irq_en : STD_LOGIC;
  signal adc12_overvol_irq : STD_LOGIC;
  signal adc12_stat_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc13_irq_en : STD_LOGIC;
  signal adc13_overvol_irq : STD_LOGIC;
  signal adc13_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc1_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc1_cmn_irq_en : STD_LOGIC;
  signal adc1_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc1_drp_en : STD_LOGIC;
  signal adc1_drp_rdy : STD_LOGIC;
  signal adc1_drp_we : STD_LOGIC;
  signal adc1_end_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc1_fifo_disable : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc1_multi_band : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal adc1_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc1_reset : STD_LOGIC;
  signal adc1_reset_reg_n_0 : STD_LOGIC;
  signal adc1_restart : STD_LOGIC;
  signal adc1_restart_reg_n_0 : STD_LOGIC;
  signal adc1_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc1_sim_level : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc1_sim_level__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal adc1_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc1_slice1_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc1_slice2_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc1_slice3_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc1_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc20_irq_en : STD_LOGIC;
  signal adc20_overvol_irq : STD_LOGIC;
  signal adc20_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc21_irq_en : STD_LOGIC;
  signal adc21_overvol_irq : STD_LOGIC;
  signal adc21_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc22_irq_en : STD_LOGIC;
  signal adc22_stat_sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal adc23_irq_en : STD_LOGIC;
  signal adc23_overvol_irq : STD_LOGIC;
  signal adc23_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc2_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc2_cmn_irq_en : STD_LOGIC;
  signal adc2_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc2_drp_en : STD_LOGIC;
  signal adc2_drp_rdy : STD_LOGIC;
  signal adc2_drp_we : STD_LOGIC;
  signal adc2_end_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc2_fifo_disable : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc2_multi_band : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal adc2_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc2_reset : STD_LOGIC;
  signal adc2_reset_reg_n_0 : STD_LOGIC;
  signal adc2_restart : STD_LOGIC;
  signal adc2_restart_reg_n_0 : STD_LOGIC;
  signal adc2_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc2_sim_level : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc2_sim_level__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal adc2_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc2_slice1_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc2_slice2_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc2_slice3_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc2_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc30_irq_en : STD_LOGIC;
  signal adc30_overvol_irq : STD_LOGIC;
  signal adc30_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc31_irq_en : STD_LOGIC;
  signal adc31_overvol_irq : STD_LOGIC;
  signal adc31_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc32_irq_en : STD_LOGIC;
  signal adc32_overvol_irq : STD_LOGIC;
  signal adc32_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc33_irq_en : STD_LOGIC;
  signal adc33_overvol_irq : STD_LOGIC;
  signal adc33_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc3_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc3_cmn_irq_en : STD_LOGIC;
  signal adc3_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc3_drp_en : STD_LOGIC;
  signal adc3_drp_rdy : STD_LOGIC;
  signal adc3_drp_we : STD_LOGIC;
  signal adc3_end_stage : STD_LOGIC;
  signal \adc3_end_stage_reg_n_0_[0]\ : STD_LOGIC;
  signal \adc3_end_stage_reg_n_0_[1]\ : STD_LOGIC;
  signal \adc3_end_stage_reg_n_0_[2]\ : STD_LOGIC;
  signal \adc3_end_stage_reg_n_0_[3]\ : STD_LOGIC;
  signal adc3_fifo_disable : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc3_multi_band : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal adc3_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc3_reset : STD_LOGIC;
  signal adc3_reset_reg_n_0 : STD_LOGIC;
  signal adc3_restart : STD_LOGIC;
  signal adc3_restart_reg_n_0 : STD_LOGIC;
  signal adc3_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc3_sim_level : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc3_sim_level__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal adc3_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc3_slice1_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc3_slice2_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc3_slice3_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc3_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_RdAck : STD_LOGIC;
  signal axi_RdAck0 : STD_LOGIC;
  signal axi_RdAck_r : STD_LOGIC;
  signal axi_read_req_tog : STD_LOGIC;
  signal axi_timeout : STD_LOGIC;
  signal axi_timeout_r : STD_LOGIC;
  signal axi_timeout_r2 : STD_LOGIC;
  signal axi_timeout_r20 : STD_LOGIC;
  signal bank0_read : STD_LOGIC_VECTOR ( 64 to 64 );
  signal bank0_write : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal bank10_read : STD_LOGIC;
  signal bank10_write : STD_LOGIC;
  signal bank11_read : STD_LOGIC_VECTOR ( 136 downto 128 );
  signal bank11_write : STD_LOGIC_VECTOR ( 194 downto 2 );
  signal bank12_read : STD_LOGIC;
  signal bank12_write : STD_LOGIC;
  signal bank13_read : STD_LOGIC_VECTOR ( 136 downto 128 );
  signal bank13_write : STD_LOGIC_VECTOR ( 194 downto 2 );
  signal bank14_read : STD_LOGIC;
  signal bank14_write : STD_LOGIC;
  signal bank15_read : STD_LOGIC_VECTOR ( 136 downto 128 );
  signal bank15_write : STD_LOGIC_VECTOR ( 194 downto 2 );
  signal bank16_read : STD_LOGIC;
  signal bank16_write : STD_LOGIC;
  signal bank1_read : STD_LOGIC_VECTOR ( 128 downto 14 );
  signal bank1_write : STD_LOGIC_VECTOR ( 194 downto 2 );
  signal bank2_read : STD_LOGIC;
  signal bank2_write : STD_LOGIC;
  signal bank3_read : STD_LOGIC_VECTOR ( 128 to 128 );
  signal bank3_write : STD_LOGIC_VECTOR ( 194 downto 2 );
  signal bank4_read : STD_LOGIC;
  signal bank4_write : STD_LOGIC;
  signal bank9_read : STD_LOGIC_VECTOR ( 136 downto 14 );
  signal bank9_write : STD_LOGIC_VECTOR ( 194 downto 2 );
  signal clk_adc0_i : STD_LOGIC;
  signal clk_dac0_i : STD_LOGIC;
  signal dac00_irq_en : STD_LOGIC;
  signal dac00_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac01_irq_en : STD_LOGIC;
  signal dac01_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac02_irq_en : STD_LOGIC;
  signal dac02_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac03_irq_en : STD_LOGIC;
  signal dac03_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac0_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac0_cmn_irq_en : STD_LOGIC;
  signal dac0_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac0_drp_en : STD_LOGIC;
  signal dac0_drp_rdy : STD_LOGIC;
  signal dac0_end_stage : STD_LOGIC;
  signal \dac0_end_stage_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac0_end_stage_reg_n_0_[1]\ : STD_LOGIC;
  signal \dac0_end_stage_reg_n_0_[2]\ : STD_LOGIC;
  signal \dac0_end_stage_reg_n_0_[3]\ : STD_LOGIC;
  signal dac0_fifo_disable : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac0_multi_band : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dac0_powerup_state_irq : STD_LOGIC;
  signal dac0_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac0_reset : STD_LOGIC;
  signal dac0_reset_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dac0_reset_reg_n_0 : STD_LOGIC;
  signal dac0_restart : STD_LOGIC;
  signal dac0_restart_reg_n_0 : STD_LOGIC;
  signal dac0_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dac0_sim_level_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac0_sim_level_reg_n_0_[1]\ : STD_LOGIC;
  signal dac0_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal dac0_sm_reset_i : STD_LOGIC;
  signal dac0_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dac10_irq_en : STD_LOGIC;
  signal dac10_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac11_irq_en : STD_LOGIC;
  signal dac11_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac12_irq_en : STD_LOGIC;
  signal dac12_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac13_irq_en : STD_LOGIC;
  signal dac13_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac1_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac1_cmn_irq_en : STD_LOGIC;
  signal dac1_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac1_drp_en : STD_LOGIC;
  signal dac1_drp_rdy : STD_LOGIC;
  signal dac1_drp_we : STD_LOGIC;
  signal dac1_end_stage : STD_LOGIC;
  signal \dac1_end_stage_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac1_end_stage_reg_n_0_[1]\ : STD_LOGIC;
  signal \dac1_end_stage_reg_n_0_[2]\ : STD_LOGIC;
  signal \dac1_end_stage_reg_n_0_[3]\ : STD_LOGIC;
  signal dac1_fifo_disable : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac1_multi_band : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dac1_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac1_reset : STD_LOGIC;
  signal dac1_reset_reg_n_0 : STD_LOGIC;
  signal dac1_restart : STD_LOGIC;
  signal dac1_restart_reg_n_0 : STD_LOGIC;
  signal dac1_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dac1_sim_level_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac1_sim_level_reg_n_0_[1]\ : STD_LOGIC;
  signal dac1_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal drp_RdAck_r : STD_LOGIC;
  signal drp_addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal drp_di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal got_timeout_i_1_n_0 : STD_LOGIC;
  signal got_timeout_reg_n_0 : STD_LOGIC;
  signal \i_adc02_overvol_ack/axi_read_req_r\ : STD_LOGIC;
  signal \i_adc0_powerup_state_ack/axi_read_req_r\ : STD_LOGIC;
  signal i_adc0_reset_count_n_0 : STD_LOGIC;
  signal i_adc0_reset_count_n_1 : STD_LOGIC;
  signal i_axi_lite_ipif_n_109 : STD_LOGIC;
  signal i_axi_lite_ipif_n_110 : STD_LOGIC;
  signal i_axi_lite_ipif_n_115 : STD_LOGIC;
  signal i_axi_lite_ipif_n_119 : STD_LOGIC;
  signal i_axi_lite_ipif_n_120 : STD_LOGIC;
  signal i_axi_lite_ipif_n_121 : STD_LOGIC;
  signal i_axi_lite_ipif_n_123 : STD_LOGIC;
  signal i_axi_lite_ipif_n_124 : STD_LOGIC;
  signal i_axi_lite_ipif_n_125 : STD_LOGIC;
  signal i_axi_lite_ipif_n_17 : STD_LOGIC;
  signal i_axi_lite_ipif_n_18 : STD_LOGIC;
  signal i_axi_lite_ipif_n_22 : STD_LOGIC;
  signal i_axi_lite_ipif_n_23 : STD_LOGIC;
  signal i_axi_lite_ipif_n_26 : STD_LOGIC;
  signal i_axi_lite_ipif_n_27 : STD_LOGIC;
  signal i_axi_lite_ipif_n_28 : STD_LOGIC;
  signal i_axi_lite_ipif_n_32 : STD_LOGIC;
  signal i_axi_lite_ipif_n_33 : STD_LOGIC;
  signal i_axi_lite_ipif_n_36 : STD_LOGIC;
  signal i_axi_lite_ipif_n_37 : STD_LOGIC;
  signal i_axi_lite_ipif_n_40 : STD_LOGIC;
  signal i_axi_lite_ipif_n_41 : STD_LOGIC;
  signal i_axi_lite_ipif_n_44 : STD_LOGIC;
  signal i_axi_lite_ipif_n_46 : STD_LOGIC;
  signal i_axi_lite_ipif_n_47 : STD_LOGIC;
  signal i_axi_lite_ipif_n_48 : STD_LOGIC;
  signal i_axi_lite_ipif_n_49 : STD_LOGIC;
  signal i_axi_lite_ipif_n_50 : STD_LOGIC;
  signal i_axi_lite_ipif_n_51 : STD_LOGIC;
  signal i_axi_lite_ipif_n_52 : STD_LOGIC;
  signal i_axi_lite_ipif_n_53 : STD_LOGIC;
  signal i_axi_lite_ipif_n_54 : STD_LOGIC;
  signal i_axi_lite_ipif_n_55 : STD_LOGIC;
  signal i_axi_lite_ipif_n_56 : STD_LOGIC;
  signal i_axi_lite_ipif_n_57 : STD_LOGIC;
  signal i_axi_lite_ipif_n_58 : STD_LOGIC;
  signal i_axi_lite_ipif_n_59 : STD_LOGIC;
  signal i_axi_lite_ipif_n_6 : STD_LOGIC;
  signal i_axi_lite_ipif_n_60 : STD_LOGIC;
  signal i_axi_lite_ipif_n_61 : STD_LOGIC;
  signal i_axi_lite_ipif_n_62 : STD_LOGIC;
  signal i_axi_lite_ipif_n_63 : STD_LOGIC;
  signal i_axi_lite_ipif_n_64 : STD_LOGIC;
  signal i_axi_lite_ipif_n_65 : STD_LOGIC;
  signal i_axi_lite_ipif_n_66 : STD_LOGIC;
  signal i_axi_lite_ipif_n_67 : STD_LOGIC;
  signal i_axi_lite_ipif_n_68 : STD_LOGIC;
  signal i_axi_lite_ipif_n_69 : STD_LOGIC;
  signal i_axi_lite_ipif_n_70 : STD_LOGIC;
  signal i_axi_lite_ipif_n_71 : STD_LOGIC;
  signal i_axi_lite_ipif_n_72 : STD_LOGIC;
  signal i_axi_lite_ipif_n_73 : STD_LOGIC;
  signal i_axi_lite_ipif_n_74 : STD_LOGIC;
  signal i_axi_lite_ipif_n_75 : STD_LOGIC;
  signal i_axi_lite_ipif_n_76 : STD_LOGIC;
  signal i_axi_lite_ipif_n_77 : STD_LOGIC;
  signal i_axi_lite_ipif_n_78 : STD_LOGIC;
  signal i_axi_lite_ipif_n_79 : STD_LOGIC;
  signal i_axi_lite_ipif_n_80 : STD_LOGIC;
  signal i_axi_lite_ipif_n_81 : STD_LOGIC;
  signal i_axi_lite_ipif_n_82 : STD_LOGIC;
  signal i_axi_lite_ipif_n_83 : STD_LOGIC;
  signal i_axi_lite_ipif_n_84 : STD_LOGIC;
  signal i_axi_lite_ipif_n_85 : STD_LOGIC;
  signal i_axi_lite_ipif_n_96 : STD_LOGIC;
  signal i_axi_lite_ipif_n_97 : STD_LOGIC;
  signal i_dac0_reset_count_n_0 : STD_LOGIC;
  signal i_dac0_reset_count_n_1 : STD_LOGIC;
  signal i_drp_control_top_n_0 : STD_LOGIC;
  signal i_drp_control_top_n_1 : STD_LOGIC;
  signal i_drp_control_top_n_10 : STD_LOGIC;
  signal i_drp_control_top_n_11 : STD_LOGIC;
  signal i_drp_control_top_n_12 : STD_LOGIC;
  signal i_drp_control_top_n_14 : STD_LOGIC;
  signal i_drp_control_top_n_15 : STD_LOGIC;
  signal i_drp_control_top_n_16 : STD_LOGIC;
  signal i_drp_control_top_n_17 : STD_LOGIC;
  signal i_drp_control_top_n_19 : STD_LOGIC;
  signal i_drp_control_top_n_2 : STD_LOGIC;
  signal i_drp_control_top_n_20 : STD_LOGIC;
  signal i_drp_control_top_n_21 : STD_LOGIC;
  signal i_drp_control_top_n_22 : STD_LOGIC;
  signal i_drp_control_top_n_23 : STD_LOGIC;
  signal i_drp_control_top_n_25 : STD_LOGIC;
  signal i_drp_control_top_n_26 : STD_LOGIC;
  signal i_drp_control_top_n_27 : STD_LOGIC;
  signal i_drp_control_top_n_28 : STD_LOGIC;
  signal i_drp_control_top_n_3 : STD_LOGIC;
  signal i_drp_control_top_n_30 : STD_LOGIC;
  signal i_drp_control_top_n_31 : STD_LOGIC;
  signal i_drp_control_top_n_32 : STD_LOGIC;
  signal i_drp_control_top_n_34 : STD_LOGIC;
  signal i_drp_control_top_n_36 : STD_LOGIC;
  signal i_drp_control_top_n_37 : STD_LOGIC;
  signal i_drp_control_top_n_38 : STD_LOGIC;
  signal i_drp_control_top_n_4 : STD_LOGIC;
  signal i_drp_control_top_n_40 : STD_LOGIC;
  signal i_drp_control_top_n_41 : STD_LOGIC;
  signal i_drp_control_top_n_42 : STD_LOGIC;
  signal i_drp_control_top_n_43 : STD_LOGIC;
  signal i_drp_control_top_n_5 : STD_LOGIC;
  signal i_drp_control_top_n_6 : STD_LOGIC;
  signal i_drp_control_top_n_7 : STD_LOGIC;
  signal i_drp_control_top_n_8 : STD_LOGIC;
  signal i_drp_control_top_n_9 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_n_0 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_n_1 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_0 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_10 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_109 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_11 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_110 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_111 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_20 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_21 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_22 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_23 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_39 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_40 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_41 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_42 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_43 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_47 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_5 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_6 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_60 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_61 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_62 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_63 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_64 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_65 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_66 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_7 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_75 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_76 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_77 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_78 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_8 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_84 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_85 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_86 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_9 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_91 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_92 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_93 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_94 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_2 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_4 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_5 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_7 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_0 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_10 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_11 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_12 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_13 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_14 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_15 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_6 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_7 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_8 : STD_LOGIC;
  signal i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_9 : STD_LOGIC;
  signal i_register_decode_n_0 : STD_LOGIC;
  signal i_register_decode_n_1 : STD_LOGIC;
  signal i_register_decode_n_10 : STD_LOGIC;
  signal i_register_decode_n_11 : STD_LOGIC;
  signal i_register_decode_n_12 : STD_LOGIC;
  signal i_register_decode_n_13 : STD_LOGIC;
  signal i_register_decode_n_14 : STD_LOGIC;
  signal i_register_decode_n_15 : STD_LOGIC;
  signal i_register_decode_n_16 : STD_LOGIC;
  signal i_register_decode_n_17 : STD_LOGIC;
  signal i_register_decode_n_18 : STD_LOGIC;
  signal i_register_decode_n_19 : STD_LOGIC;
  signal i_register_decode_n_2 : STD_LOGIC;
  signal i_register_decode_n_20 : STD_LOGIC;
  signal i_register_decode_n_21 : STD_LOGIC;
  signal i_register_decode_n_22 : STD_LOGIC;
  signal i_register_decode_n_23 : STD_LOGIC;
  signal i_register_decode_n_24 : STD_LOGIC;
  signal i_register_decode_n_25 : STD_LOGIC;
  signal i_register_decode_n_26 : STD_LOGIC;
  signal i_register_decode_n_27 : STD_LOGIC;
  signal i_register_decode_n_28 : STD_LOGIC;
  signal i_register_decode_n_29 : STD_LOGIC;
  signal i_register_decode_n_3 : STD_LOGIC;
  signal i_register_decode_n_30 : STD_LOGIC;
  signal i_register_decode_n_31 : STD_LOGIC;
  signal i_register_decode_n_32 : STD_LOGIC;
  signal i_register_decode_n_33 : STD_LOGIC;
  signal i_register_decode_n_34 : STD_LOGIC;
  signal i_register_decode_n_35 : STD_LOGIC;
  signal i_register_decode_n_36 : STD_LOGIC;
  signal i_register_decode_n_37 : STD_LOGIC;
  signal i_register_decode_n_38 : STD_LOGIC;
  signal i_register_decode_n_39 : STD_LOGIC;
  signal i_register_decode_n_4 : STD_LOGIC;
  signal i_register_decode_n_40 : STD_LOGIC;
  signal i_register_decode_n_41 : STD_LOGIC;
  signal i_register_decode_n_42 : STD_LOGIC;
  signal i_register_decode_n_43 : STD_LOGIC;
  signal i_register_decode_n_44 : STD_LOGIC;
  signal i_register_decode_n_5 : STD_LOGIC;
  signal i_register_decode_n_6 : STD_LOGIC;
  signal i_register_decode_n_7 : STD_LOGIC;
  signal i_register_decode_n_8 : STD_LOGIC;
  signal i_register_decode_n_9 : STD_LOGIC;
  signal irq_enables : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal m0_axis_aclk_val_sync : STD_LOGIC;
  signal master_reset : STD_LOGIC;
  signal master_reset_reg_n_0 : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in3_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in5_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in6_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_44_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \por_state_machine_i/drp_arbiter_dac0/fsm_cs\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \por_state_machine_i/mem_data_adc0\ : STD_LOGIC_VECTOR ( 32 downto 29 );
  signal \por_state_machine_i/por_fsm_adc0/rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \por_state_machine_i/por_fsm_dac0/rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_119 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_120 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_121 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_122 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_123 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_124 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_125 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_126 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_127 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_128 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_129 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_130 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_131 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_132 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_133 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_134 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_135 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_136 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_137 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_138 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_139 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_140 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_141 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_142 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_143 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_144 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_145 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_146 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_147 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_148 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_294 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_295 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_296 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_297 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_298 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_299 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_300 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_301 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_302 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_303 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_304 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_305 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_306 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_307 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_308 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_309 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_310 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_311 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_312 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_313 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_314 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_315 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_316 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_317 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_318 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_319 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_320 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_321 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_322 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_323 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_324 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_325 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_326 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_327 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_328 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_329 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_330 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_331 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_332 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_333 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_334 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_335 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_336 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_337 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_338 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_339 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_340 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_341 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_342 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_343 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_344 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_345 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_346 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_347 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_348 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_349 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_350 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_351 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_352 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_353 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_354 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_355 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_356 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_357 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_358 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_359 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_360 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_361 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_362 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_363 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_364 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_365 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_366 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_367 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_368 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_369 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_370 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_371 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_372 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_373 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_374 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_375 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_376 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_377 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_378 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_379 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_380 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_381 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_382 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_383 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_384 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_385 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_386 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_387 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_388 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_389 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_390 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_391 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_392 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_393 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_394 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_395 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_396 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_397 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_398 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_399 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_400 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_401 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_402 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_403 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_404 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_405 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_407 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_408 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_414 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_415 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_416 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_418 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_419 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_421 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_422 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_424 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_425 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_427 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_429 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_430 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_431 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_434 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_437 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_438 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_439 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_440 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_441 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_442 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_443 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_444 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_445 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_446 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_447 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_448 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_449 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_450 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_451 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_452 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_453 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_454 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_455 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_456 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_457 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_458 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_459 : STD_LOGIC;
  signal project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_99 : STD_LOGIC;
  signal read_ack_tog : STD_LOGIC;
  signal read_ack_tog_r : STD_LOGIC;
  signal s0_axis_aclk_val_sync : STD_LOGIC;
  signal sm_reset_pulse0 : STD_LOGIC;
  signal sm_reset_pulse0_1 : STD_LOGIC;
  signal sm_reset_r : STD_LOGIC;
  signal sm_reset_r_0 : STD_LOGIC;
  signal startup_delay : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_adc0_clk_valid_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_adc0_clk_valid_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_adc0_clk_valid_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_adc0_clk_valid_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_adc0_clk_valid_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_adc0_clk_valid_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_adc0_clk_valid_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac0_clk_valid_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac0_clk_valid_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac0_clk_valid_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac0_clk_valid_i : label is 0;
  attribute VERSION of cdc_dac0_clk_valid_i : label is 0;
  attribute XPM_CDC of cdc_dac0_clk_valid_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac0_clk_valid_i : label is "TRUE";
begin
  adc00_cal_frozen <= \<const0>\;
  adc00_status(15) <= \<const0>\;
  adc00_status(14) <= \<const0>\;
  adc00_status(13) <= \<const0>\;
  adc00_status(12) <= \<const0>\;
  adc00_status(11) <= \<const0>\;
  adc00_status(10) <= \<const0>\;
  adc00_status(9) <= \<const0>\;
  adc00_status(8) <= \<const0>\;
  adc00_status(7) <= \<const0>\;
  adc00_status(6) <= \<const0>\;
  adc00_status(5) <= \<const0>\;
  adc00_status(4) <= \<const0>\;
  adc00_status(3) <= \<const0>\;
  adc00_status(2) <= \<const0>\;
  adc00_status(1) <= \<const0>\;
  adc00_status(0) <= \<const0>\;
  adc01_status(15) <= \<const0>\;
  adc01_status(14) <= \<const0>\;
  adc01_status(13) <= \<const0>\;
  adc01_status(12) <= \<const0>\;
  adc01_status(11) <= \<const0>\;
  adc01_status(10) <= \<const0>\;
  adc01_status(9) <= \<const0>\;
  adc01_status(8) <= \<const0>\;
  adc01_status(7) <= \<const0>\;
  adc01_status(6) <= \<const0>\;
  adc01_status(5) <= \<const0>\;
  adc01_status(4) <= \<const0>\;
  adc01_status(3) <= \<const0>\;
  adc01_status(2) <= \<const0>\;
  adc01_status(1) <= \<const0>\;
  adc01_status(0) <= \<const0>\;
  adc02_status(15) <= \<const0>\;
  adc02_status(14) <= \<const0>\;
  adc02_status(13) <= \<const0>\;
  adc02_status(12) <= \<const0>\;
  adc02_status(11) <= \<const0>\;
  adc02_status(10) <= \<const0>\;
  adc02_status(9) <= \<const0>\;
  adc02_status(8) <= \<const0>\;
  adc02_status(7) <= \<const0>\;
  adc02_status(6) <= \<const0>\;
  adc02_status(5) <= \<const0>\;
  adc02_status(4) <= \<const0>\;
  adc02_status(3) <= \<const0>\;
  adc02_status(2) <= \<const0>\;
  adc02_status(1) <= \<const0>\;
  adc02_status(0) <= \<const0>\;
  adc03_status(15) <= \<const0>\;
  adc03_status(14) <= \<const0>\;
  adc03_status(13) <= \<const0>\;
  adc03_status(12) <= \<const0>\;
  adc03_status(11) <= \<const0>\;
  adc03_status(10) <= \<const0>\;
  adc03_status(9) <= \<const0>\;
  adc03_status(8) <= \<const0>\;
  adc03_status(7) <= \<const0>\;
  adc03_status(6) <= \<const0>\;
  adc03_status(5) <= \<const0>\;
  adc03_status(4) <= \<const0>\;
  adc03_status(3) <= \<const0>\;
  adc03_status(2) <= \<const0>\;
  adc03_status(1) <= \<const0>\;
  adc03_status(0) <= \<const0>\;
  adc0_daddr_mon(11) <= \<const0>\;
  adc0_daddr_mon(10) <= \<const0>\;
  adc0_daddr_mon(9) <= \<const0>\;
  adc0_daddr_mon(8) <= \<const0>\;
  adc0_daddr_mon(7) <= \<const0>\;
  adc0_daddr_mon(6) <= \<const0>\;
  adc0_daddr_mon(5) <= \<const0>\;
  adc0_daddr_mon(4) <= \<const0>\;
  adc0_daddr_mon(3) <= \<const0>\;
  adc0_daddr_mon(2) <= \<const0>\;
  adc0_daddr_mon(1) <= \<const0>\;
  adc0_daddr_mon(0) <= \<const0>\;
  adc0_den_mon <= \<const0>\;
  adc0_dgnt_mon <= \<const0>\;
  adc0_di_mon(15) <= \<const0>\;
  adc0_di_mon(14) <= \<const0>\;
  adc0_di_mon(13) <= \<const0>\;
  adc0_di_mon(12) <= \<const0>\;
  adc0_di_mon(11) <= \<const0>\;
  adc0_di_mon(10) <= \<const0>\;
  adc0_di_mon(9) <= \<const0>\;
  adc0_di_mon(8) <= \<const0>\;
  adc0_di_mon(7) <= \<const0>\;
  adc0_di_mon(6) <= \<const0>\;
  adc0_di_mon(5) <= \<const0>\;
  adc0_di_mon(4) <= \<const0>\;
  adc0_di_mon(3) <= \<const0>\;
  adc0_di_mon(2) <= \<const0>\;
  adc0_di_mon(1) <= \<const0>\;
  adc0_di_mon(0) <= \<const0>\;
  adc0_do_mon(15) <= \<const0>\;
  adc0_do_mon(14) <= \<const0>\;
  adc0_do_mon(13) <= \<const0>\;
  adc0_do_mon(12) <= \<const0>\;
  adc0_do_mon(11) <= \<const0>\;
  adc0_do_mon(10) <= \<const0>\;
  adc0_do_mon(9) <= \<const0>\;
  adc0_do_mon(8) <= \<const0>\;
  adc0_do_mon(7) <= \<const0>\;
  adc0_do_mon(6) <= \<const0>\;
  adc0_do_mon(5) <= \<const0>\;
  adc0_do_mon(4) <= \<const0>\;
  adc0_do_mon(3) <= \<const0>\;
  adc0_do_mon(2) <= \<const0>\;
  adc0_do_mon(1) <= \<const0>\;
  adc0_do_mon(0) <= \<const0>\;
  adc0_done <= \<const0>\;
  adc0_drdy_mon <= \<const0>\;
  adc0_dreq_mon <= \<const0>\;
  adc0_dwe_mon <= \<const0>\;
  adc0_pll_dmon <= \<const0>\;
  adc0_pll_lock <= \<const0>\;
  adc0_powerup_state <= \<const0>\;
  adc0_status(3) <= \<const0>\;
  adc0_status(2) <= \<const0>\;
  adc0_status(1) <= \<const0>\;
  adc0_status(0) <= \<const0>\;
  adc10_status(15) <= \<const0>\;
  adc10_status(14) <= \<const0>\;
  adc10_status(13) <= \<const0>\;
  adc10_status(12) <= \<const0>\;
  adc10_status(11) <= \<const0>\;
  adc10_status(10) <= \<const0>\;
  adc10_status(9) <= \<const0>\;
  adc10_status(8) <= \<const0>\;
  adc10_status(7) <= \<const0>\;
  adc10_status(6) <= \<const0>\;
  adc10_status(5) <= \<const0>\;
  adc10_status(4) <= \<const0>\;
  adc10_status(3) <= \<const0>\;
  adc10_status(2) <= \<const0>\;
  adc10_status(1) <= \<const0>\;
  adc10_status(0) <= \<const0>\;
  adc11_status(15) <= \<const0>\;
  adc11_status(14) <= \<const0>\;
  adc11_status(13) <= \<const0>\;
  adc11_status(12) <= \<const0>\;
  adc11_status(11) <= \<const0>\;
  adc11_status(10) <= \<const0>\;
  adc11_status(9) <= \<const0>\;
  adc11_status(8) <= \<const0>\;
  adc11_status(7) <= \<const0>\;
  adc11_status(6) <= \<const0>\;
  adc11_status(5) <= \<const0>\;
  adc11_status(4) <= \<const0>\;
  adc11_status(3) <= \<const0>\;
  adc11_status(2) <= \<const0>\;
  adc11_status(1) <= \<const0>\;
  adc11_status(0) <= \<const0>\;
  adc12_status(15) <= \<const0>\;
  adc12_status(14) <= \<const0>\;
  adc12_status(13) <= \<const0>\;
  adc12_status(12) <= \<const0>\;
  adc12_status(11) <= \<const0>\;
  adc12_status(10) <= \<const0>\;
  adc12_status(9) <= \<const0>\;
  adc12_status(8) <= \<const0>\;
  adc12_status(7) <= \<const0>\;
  adc12_status(6) <= \<const0>\;
  adc12_status(5) <= \<const0>\;
  adc12_status(4) <= \<const0>\;
  adc12_status(3) <= \<const0>\;
  adc12_status(2) <= \<const0>\;
  adc12_status(1) <= \<const0>\;
  adc12_status(0) <= \<const0>\;
  adc13_status(15) <= \<const0>\;
  adc13_status(14) <= \<const0>\;
  adc13_status(13) <= \<const0>\;
  adc13_status(12) <= \<const0>\;
  adc13_status(11) <= \<const0>\;
  adc13_status(10) <= \<const0>\;
  adc13_status(9) <= \<const0>\;
  adc13_status(8) <= \<const0>\;
  adc13_status(7) <= \<const0>\;
  adc13_status(6) <= \<const0>\;
  adc13_status(5) <= \<const0>\;
  adc13_status(4) <= \<const0>\;
  adc13_status(3) <= \<const0>\;
  adc13_status(2) <= \<const0>\;
  adc13_status(1) <= \<const0>\;
  adc13_status(0) <= \<const0>\;
  adc1_daddr_mon(11) <= \<const0>\;
  adc1_daddr_mon(10) <= \<const0>\;
  adc1_daddr_mon(9) <= \<const0>\;
  adc1_daddr_mon(8) <= \<const0>\;
  adc1_daddr_mon(7) <= \<const0>\;
  adc1_daddr_mon(6) <= \<const0>\;
  adc1_daddr_mon(5) <= \<const0>\;
  adc1_daddr_mon(4) <= \<const0>\;
  adc1_daddr_mon(3) <= \<const0>\;
  adc1_daddr_mon(2) <= \<const0>\;
  adc1_daddr_mon(1) <= \<const0>\;
  adc1_daddr_mon(0) <= \<const0>\;
  adc1_den_mon <= \<const0>\;
  adc1_dgnt_mon <= \<const0>\;
  adc1_di_mon(15) <= \<const0>\;
  adc1_di_mon(14) <= \<const0>\;
  adc1_di_mon(13) <= \<const0>\;
  adc1_di_mon(12) <= \<const0>\;
  adc1_di_mon(11) <= \<const0>\;
  adc1_di_mon(10) <= \<const0>\;
  adc1_di_mon(9) <= \<const0>\;
  adc1_di_mon(8) <= \<const0>\;
  adc1_di_mon(7) <= \<const0>\;
  adc1_di_mon(6) <= \<const0>\;
  adc1_di_mon(5) <= \<const0>\;
  adc1_di_mon(4) <= \<const0>\;
  adc1_di_mon(3) <= \<const0>\;
  adc1_di_mon(2) <= \<const0>\;
  adc1_di_mon(1) <= \<const0>\;
  adc1_di_mon(0) <= \<const0>\;
  adc1_do_mon(15) <= \<const0>\;
  adc1_do_mon(14) <= \<const0>\;
  adc1_do_mon(13) <= \<const0>\;
  adc1_do_mon(12) <= \<const0>\;
  adc1_do_mon(11) <= \<const0>\;
  adc1_do_mon(10) <= \<const0>\;
  adc1_do_mon(9) <= \<const0>\;
  adc1_do_mon(8) <= \<const0>\;
  adc1_do_mon(7) <= \<const0>\;
  adc1_do_mon(6) <= \<const0>\;
  adc1_do_mon(5) <= \<const0>\;
  adc1_do_mon(4) <= \<const0>\;
  adc1_do_mon(3) <= \<const0>\;
  adc1_do_mon(2) <= \<const0>\;
  adc1_do_mon(1) <= \<const0>\;
  adc1_do_mon(0) <= \<const0>\;
  adc1_done <= \<const0>\;
  adc1_drdy_mon <= \<const0>\;
  adc1_dreq_mon <= \<const0>\;
  adc1_dwe_mon <= \<const0>\;
  adc1_pll_dmon <= \<const0>\;
  adc1_pll_lock <= \<const0>\;
  adc1_powerup_state <= \<const0>\;
  adc1_status(3) <= \<const0>\;
  adc1_status(2) <= \<const0>\;
  adc1_status(1) <= \<const0>\;
  adc1_status(0) <= \<const0>\;
  adc20_status(15) <= \<const0>\;
  adc20_status(14) <= \<const0>\;
  adc20_status(13) <= \<const0>\;
  adc20_status(12) <= \<const0>\;
  adc20_status(11) <= \<const0>\;
  adc20_status(10) <= \<const0>\;
  adc20_status(9) <= \<const0>\;
  adc20_status(8) <= \<const0>\;
  adc20_status(7) <= \<const0>\;
  adc20_status(6) <= \<const0>\;
  adc20_status(5) <= \<const0>\;
  adc20_status(4) <= \<const0>\;
  adc20_status(3) <= \<const0>\;
  adc20_status(2) <= \<const0>\;
  adc20_status(1) <= \<const0>\;
  adc20_status(0) <= \<const0>\;
  adc21_status(15) <= \<const0>\;
  adc21_status(14) <= \<const0>\;
  adc21_status(13) <= \<const0>\;
  adc21_status(12) <= \<const0>\;
  adc21_status(11) <= \<const0>\;
  adc21_status(10) <= \<const0>\;
  adc21_status(9) <= \<const0>\;
  adc21_status(8) <= \<const0>\;
  adc21_status(7) <= \<const0>\;
  adc21_status(6) <= \<const0>\;
  adc21_status(5) <= \<const0>\;
  adc21_status(4) <= \<const0>\;
  adc21_status(3) <= \<const0>\;
  adc21_status(2) <= \<const0>\;
  adc21_status(1) <= \<const0>\;
  adc21_status(0) <= \<const0>\;
  adc22_status(15) <= \<const0>\;
  adc22_status(14) <= \<const0>\;
  adc22_status(13) <= \<const0>\;
  adc22_status(12) <= \<const0>\;
  adc22_status(11) <= \<const0>\;
  adc22_status(10) <= \<const0>\;
  adc22_status(9) <= \<const0>\;
  adc22_status(8) <= \<const0>\;
  adc22_status(7) <= \<const0>\;
  adc22_status(6) <= \<const0>\;
  adc22_status(5) <= \<const0>\;
  adc22_status(4) <= \<const0>\;
  adc22_status(3) <= \<const0>\;
  adc22_status(2) <= \<const0>\;
  adc22_status(1) <= \<const0>\;
  adc22_status(0) <= \<const0>\;
  adc23_status(15) <= \<const0>\;
  adc23_status(14) <= \<const0>\;
  adc23_status(13) <= \<const0>\;
  adc23_status(12) <= \<const0>\;
  adc23_status(11) <= \<const0>\;
  adc23_status(10) <= \<const0>\;
  adc23_status(9) <= \<const0>\;
  adc23_status(8) <= \<const0>\;
  adc23_status(7) <= \<const0>\;
  adc23_status(6) <= \<const0>\;
  adc23_status(5) <= \<const0>\;
  adc23_status(4) <= \<const0>\;
  adc23_status(3) <= \<const0>\;
  adc23_status(2) <= \<const0>\;
  adc23_status(1) <= \<const0>\;
  adc23_status(0) <= \<const0>\;
  adc2_daddr_mon(11) <= \<const0>\;
  adc2_daddr_mon(10) <= \<const0>\;
  adc2_daddr_mon(9) <= \<const0>\;
  adc2_daddr_mon(8) <= \<const0>\;
  adc2_daddr_mon(7) <= \<const0>\;
  adc2_daddr_mon(6) <= \<const0>\;
  adc2_daddr_mon(5) <= \<const0>\;
  adc2_daddr_mon(4) <= \<const0>\;
  adc2_daddr_mon(3) <= \<const0>\;
  adc2_daddr_mon(2) <= \<const0>\;
  adc2_daddr_mon(1) <= \<const0>\;
  adc2_daddr_mon(0) <= \<const0>\;
  adc2_den_mon <= \<const0>\;
  adc2_dgnt_mon <= \<const0>\;
  adc2_di_mon(15) <= \<const0>\;
  adc2_di_mon(14) <= \<const0>\;
  adc2_di_mon(13) <= \<const0>\;
  adc2_di_mon(12) <= \<const0>\;
  adc2_di_mon(11) <= \<const0>\;
  adc2_di_mon(10) <= \<const0>\;
  adc2_di_mon(9) <= \<const0>\;
  adc2_di_mon(8) <= \<const0>\;
  adc2_di_mon(7) <= \<const0>\;
  adc2_di_mon(6) <= \<const0>\;
  adc2_di_mon(5) <= \<const0>\;
  adc2_di_mon(4) <= \<const0>\;
  adc2_di_mon(3) <= \<const0>\;
  adc2_di_mon(2) <= \<const0>\;
  adc2_di_mon(1) <= \<const0>\;
  adc2_di_mon(0) <= \<const0>\;
  adc2_do_mon(15) <= \<const0>\;
  adc2_do_mon(14) <= \<const0>\;
  adc2_do_mon(13) <= \<const0>\;
  adc2_do_mon(12) <= \<const0>\;
  adc2_do_mon(11) <= \<const0>\;
  adc2_do_mon(10) <= \<const0>\;
  adc2_do_mon(9) <= \<const0>\;
  adc2_do_mon(8) <= \<const0>\;
  adc2_do_mon(7) <= \<const0>\;
  adc2_do_mon(6) <= \<const0>\;
  adc2_do_mon(5) <= \<const0>\;
  adc2_do_mon(4) <= \<const0>\;
  adc2_do_mon(3) <= \<const0>\;
  adc2_do_mon(2) <= \<const0>\;
  adc2_do_mon(1) <= \<const0>\;
  adc2_do_mon(0) <= \<const0>\;
  adc2_done <= \<const0>\;
  adc2_drdy_mon <= \<const0>\;
  adc2_dreq_mon <= \<const0>\;
  adc2_dwe_mon <= \<const0>\;
  adc2_pll_dmon <= \<const0>\;
  adc2_pll_lock <= \<const0>\;
  adc2_powerup_state <= \<const0>\;
  adc2_status(3) <= \<const0>\;
  adc2_status(2) <= \<const0>\;
  adc2_status(1) <= \<const0>\;
  adc2_status(0) <= \<const0>\;
  adc30_status(15) <= \<const0>\;
  adc30_status(14) <= \<const0>\;
  adc30_status(13) <= \<const0>\;
  adc30_status(12) <= \<const0>\;
  adc30_status(11) <= \<const0>\;
  adc30_status(10) <= \<const0>\;
  adc30_status(9) <= \<const0>\;
  adc30_status(8) <= \<const0>\;
  adc30_status(7) <= \<const0>\;
  adc30_status(6) <= \<const0>\;
  adc30_status(5) <= \<const0>\;
  adc30_status(4) <= \<const0>\;
  adc30_status(3) <= \<const0>\;
  adc30_status(2) <= \<const0>\;
  adc30_status(1) <= \<const0>\;
  adc30_status(0) <= \<const0>\;
  adc31_status(15) <= \<const0>\;
  adc31_status(14) <= \<const0>\;
  adc31_status(13) <= \<const0>\;
  adc31_status(12) <= \<const0>\;
  adc31_status(11) <= \<const0>\;
  adc31_status(10) <= \<const0>\;
  adc31_status(9) <= \<const0>\;
  adc31_status(8) <= \<const0>\;
  adc31_status(7) <= \<const0>\;
  adc31_status(6) <= \<const0>\;
  adc31_status(5) <= \<const0>\;
  adc31_status(4) <= \<const0>\;
  adc31_status(3) <= \<const0>\;
  adc31_status(2) <= \<const0>\;
  adc31_status(1) <= \<const0>\;
  adc31_status(0) <= \<const0>\;
  adc32_status(15) <= \<const0>\;
  adc32_status(14) <= \<const0>\;
  adc32_status(13) <= \<const0>\;
  adc32_status(12) <= \<const0>\;
  adc32_status(11) <= \<const0>\;
  adc32_status(10) <= \<const0>\;
  adc32_status(9) <= \<const0>\;
  adc32_status(8) <= \<const0>\;
  adc32_status(7) <= \<const0>\;
  adc32_status(6) <= \<const0>\;
  adc32_status(5) <= \<const0>\;
  adc32_status(4) <= \<const0>\;
  adc32_status(3) <= \<const0>\;
  adc32_status(2) <= \<const0>\;
  adc32_status(1) <= \<const0>\;
  adc32_status(0) <= \<const0>\;
  adc33_status(15) <= \<const0>\;
  adc33_status(14) <= \<const0>\;
  adc33_status(13) <= \<const0>\;
  adc33_status(12) <= \<const0>\;
  adc33_status(11) <= \<const0>\;
  adc33_status(10) <= \<const0>\;
  adc33_status(9) <= \<const0>\;
  adc33_status(8) <= \<const0>\;
  adc33_status(7) <= \<const0>\;
  adc33_status(6) <= \<const0>\;
  adc33_status(5) <= \<const0>\;
  adc33_status(4) <= \<const0>\;
  adc33_status(3) <= \<const0>\;
  adc33_status(2) <= \<const0>\;
  adc33_status(1) <= \<const0>\;
  adc33_status(0) <= \<const0>\;
  adc3_daddr_mon(11) <= \<const0>\;
  adc3_daddr_mon(10) <= \<const0>\;
  adc3_daddr_mon(9) <= \<const0>\;
  adc3_daddr_mon(8) <= \<const0>\;
  adc3_daddr_mon(7) <= \<const0>\;
  adc3_daddr_mon(6) <= \<const0>\;
  adc3_daddr_mon(5) <= \<const0>\;
  adc3_daddr_mon(4) <= \<const0>\;
  adc3_daddr_mon(3) <= \<const0>\;
  adc3_daddr_mon(2) <= \<const0>\;
  adc3_daddr_mon(1) <= \<const0>\;
  adc3_daddr_mon(0) <= \<const0>\;
  adc3_den_mon <= \<const0>\;
  adc3_dgnt_mon <= \<const0>\;
  adc3_di_mon(15) <= \<const0>\;
  adc3_di_mon(14) <= \<const0>\;
  adc3_di_mon(13) <= \<const0>\;
  adc3_di_mon(12) <= \<const0>\;
  adc3_di_mon(11) <= \<const0>\;
  adc3_di_mon(10) <= \<const0>\;
  adc3_di_mon(9) <= \<const0>\;
  adc3_di_mon(8) <= \<const0>\;
  adc3_di_mon(7) <= \<const0>\;
  adc3_di_mon(6) <= \<const0>\;
  adc3_di_mon(5) <= \<const0>\;
  adc3_di_mon(4) <= \<const0>\;
  adc3_di_mon(3) <= \<const0>\;
  adc3_di_mon(2) <= \<const0>\;
  adc3_di_mon(1) <= \<const0>\;
  adc3_di_mon(0) <= \<const0>\;
  adc3_do_mon(15) <= \<const0>\;
  adc3_do_mon(14) <= \<const0>\;
  adc3_do_mon(13) <= \<const0>\;
  adc3_do_mon(12) <= \<const0>\;
  adc3_do_mon(11) <= \<const0>\;
  adc3_do_mon(10) <= \<const0>\;
  adc3_do_mon(9) <= \<const0>\;
  adc3_do_mon(8) <= \<const0>\;
  adc3_do_mon(7) <= \<const0>\;
  adc3_do_mon(6) <= \<const0>\;
  adc3_do_mon(5) <= \<const0>\;
  adc3_do_mon(4) <= \<const0>\;
  adc3_do_mon(3) <= \<const0>\;
  adc3_do_mon(2) <= \<const0>\;
  adc3_do_mon(1) <= \<const0>\;
  adc3_do_mon(0) <= \<const0>\;
  adc3_done <= \<const0>\;
  adc3_drdy_mon <= \<const0>\;
  adc3_dreq_mon <= \<const0>\;
  adc3_dwe_mon <= \<const0>\;
  adc3_pll_dmon <= \<const0>\;
  adc3_pll_lock <= \<const0>\;
  adc3_powerup_state <= \<const0>\;
  adc3_status(3) <= \<const0>\;
  adc3_status(2) <= \<const0>\;
  adc3_status(1) <= \<const0>\;
  adc3_status(0) <= \<const0>\;
  dac00_status(15) <= \<const0>\;
  dac00_status(14) <= \<const0>\;
  dac00_status(13) <= \<const0>\;
  dac00_status(12) <= \<const0>\;
  dac00_status(11) <= \<const0>\;
  dac00_status(10) <= \<const0>\;
  dac00_status(9) <= \<const0>\;
  dac00_status(8) <= \<const0>\;
  dac00_status(7) <= \<const0>\;
  dac00_status(6) <= \<const0>\;
  dac00_status(5) <= \<const0>\;
  dac00_status(4) <= \<const0>\;
  dac00_status(3) <= \<const0>\;
  dac00_status(2) <= \<const0>\;
  dac00_status(1) <= \<const0>\;
  dac00_status(0) <= \<const0>\;
  dac01_status(15) <= \<const0>\;
  dac01_status(14) <= \<const0>\;
  dac01_status(13) <= \<const0>\;
  dac01_status(12) <= \<const0>\;
  dac01_status(11) <= \<const0>\;
  dac01_status(10) <= \<const0>\;
  dac01_status(9) <= \<const0>\;
  dac01_status(8) <= \<const0>\;
  dac01_status(7) <= \<const0>\;
  dac01_status(6) <= \<const0>\;
  dac01_status(5) <= \<const0>\;
  dac01_status(4) <= \<const0>\;
  dac01_status(3) <= \<const0>\;
  dac01_status(2) <= \<const0>\;
  dac01_status(1) <= \<const0>\;
  dac01_status(0) <= \<const0>\;
  dac02_status(15) <= \<const0>\;
  dac02_status(14) <= \<const0>\;
  dac02_status(13) <= \<const0>\;
  dac02_status(12) <= \<const0>\;
  dac02_status(11) <= \<const0>\;
  dac02_status(10) <= \<const0>\;
  dac02_status(9) <= \<const0>\;
  dac02_status(8) <= \<const0>\;
  dac02_status(7) <= \<const0>\;
  dac02_status(6) <= \<const0>\;
  dac02_status(5) <= \<const0>\;
  dac02_status(4) <= \<const0>\;
  dac02_status(3) <= \<const0>\;
  dac02_status(2) <= \<const0>\;
  dac02_status(1) <= \<const0>\;
  dac02_status(0) <= \<const0>\;
  dac03_status(15) <= \<const0>\;
  dac03_status(14) <= \<const0>\;
  dac03_status(13) <= \<const0>\;
  dac03_status(12) <= \<const0>\;
  dac03_status(11) <= \<const0>\;
  dac03_status(10) <= \<const0>\;
  dac03_status(9) <= \<const0>\;
  dac03_status(8) <= \<const0>\;
  dac03_status(7) <= \<const0>\;
  dac03_status(6) <= \<const0>\;
  dac03_status(5) <= \<const0>\;
  dac03_status(4) <= \<const0>\;
  dac03_status(3) <= \<const0>\;
  dac03_status(2) <= \<const0>\;
  dac03_status(1) <= \<const0>\;
  dac03_status(0) <= \<const0>\;
  dac0_daddr_mon(11) <= \<const0>\;
  dac0_daddr_mon(10) <= \<const0>\;
  dac0_daddr_mon(9) <= \<const0>\;
  dac0_daddr_mon(8) <= \<const0>\;
  dac0_daddr_mon(7) <= \<const0>\;
  dac0_daddr_mon(6) <= \<const0>\;
  dac0_daddr_mon(5) <= \<const0>\;
  dac0_daddr_mon(4) <= \<const0>\;
  dac0_daddr_mon(3) <= \<const0>\;
  dac0_daddr_mon(2) <= \<const0>\;
  dac0_daddr_mon(1) <= \<const0>\;
  dac0_daddr_mon(0) <= \<const0>\;
  dac0_den_mon <= \<const0>\;
  dac0_dgnt_mon <= \<const0>\;
  dac0_di_mon(15) <= \<const0>\;
  dac0_di_mon(14) <= \<const0>\;
  dac0_di_mon(13) <= \<const0>\;
  dac0_di_mon(12) <= \<const0>\;
  dac0_di_mon(11) <= \<const0>\;
  dac0_di_mon(10) <= \<const0>\;
  dac0_di_mon(9) <= \<const0>\;
  dac0_di_mon(8) <= \<const0>\;
  dac0_di_mon(7) <= \<const0>\;
  dac0_di_mon(6) <= \<const0>\;
  dac0_di_mon(5) <= \<const0>\;
  dac0_di_mon(4) <= \<const0>\;
  dac0_di_mon(3) <= \<const0>\;
  dac0_di_mon(2) <= \<const0>\;
  dac0_di_mon(1) <= \<const0>\;
  dac0_di_mon(0) <= \<const0>\;
  dac0_do_mon(15) <= \<const0>\;
  dac0_do_mon(14) <= \<const0>\;
  dac0_do_mon(13) <= \<const0>\;
  dac0_do_mon(12) <= \<const0>\;
  dac0_do_mon(11) <= \<const0>\;
  dac0_do_mon(10) <= \<const0>\;
  dac0_do_mon(9) <= \<const0>\;
  dac0_do_mon(8) <= \<const0>\;
  dac0_do_mon(7) <= \<const0>\;
  dac0_do_mon(6) <= \<const0>\;
  dac0_do_mon(5) <= \<const0>\;
  dac0_do_mon(4) <= \<const0>\;
  dac0_do_mon(3) <= \<const0>\;
  dac0_do_mon(2) <= \<const0>\;
  dac0_do_mon(1) <= \<const0>\;
  dac0_do_mon(0) <= \<const0>\;
  dac0_done <= \<const0>\;
  dac0_drdy_mon <= \<const0>\;
  dac0_dreq_mon <= \<const0>\;
  dac0_dwe_mon <= \<const0>\;
  dac0_pll_dmon <= \<const0>\;
  dac0_pll_lock <= \<const0>\;
  dac0_powerup_state <= \<const0>\;
  dac0_status(3) <= \<const0>\;
  dac0_status(2) <= \<const0>\;
  dac0_status(1) <= \<const0>\;
  dac0_status(0) <= \<const0>\;
  dac10_status(15) <= \<const0>\;
  dac10_status(14) <= \<const0>\;
  dac10_status(13) <= \<const0>\;
  dac10_status(12) <= \<const0>\;
  dac10_status(11) <= \<const0>\;
  dac10_status(10) <= \<const0>\;
  dac10_status(9) <= \<const0>\;
  dac10_status(8) <= \<const0>\;
  dac10_status(7) <= \<const0>\;
  dac10_status(6) <= \<const0>\;
  dac10_status(5) <= \<const0>\;
  dac10_status(4) <= \<const0>\;
  dac10_status(3) <= \<const0>\;
  dac10_status(2) <= \<const0>\;
  dac10_status(1) <= \<const0>\;
  dac10_status(0) <= \<const0>\;
  dac11_status(15) <= \<const0>\;
  dac11_status(14) <= \<const0>\;
  dac11_status(13) <= \<const0>\;
  dac11_status(12) <= \<const0>\;
  dac11_status(11) <= \<const0>\;
  dac11_status(10) <= \<const0>\;
  dac11_status(9) <= \<const0>\;
  dac11_status(8) <= \<const0>\;
  dac11_status(7) <= \<const0>\;
  dac11_status(6) <= \<const0>\;
  dac11_status(5) <= \<const0>\;
  dac11_status(4) <= \<const0>\;
  dac11_status(3) <= \<const0>\;
  dac11_status(2) <= \<const0>\;
  dac11_status(1) <= \<const0>\;
  dac11_status(0) <= \<const0>\;
  dac12_status(15) <= \<const0>\;
  dac12_status(14) <= \<const0>\;
  dac12_status(13) <= \<const0>\;
  dac12_status(12) <= \<const0>\;
  dac12_status(11) <= \<const0>\;
  dac12_status(10) <= \<const0>\;
  dac12_status(9) <= \<const0>\;
  dac12_status(8) <= \<const0>\;
  dac12_status(7) <= \<const0>\;
  dac12_status(6) <= \<const0>\;
  dac12_status(5) <= \<const0>\;
  dac12_status(4) <= \<const0>\;
  dac12_status(3) <= \<const0>\;
  dac12_status(2) <= \<const0>\;
  dac12_status(1) <= \<const0>\;
  dac12_status(0) <= \<const0>\;
  dac13_status(15) <= \<const0>\;
  dac13_status(14) <= \<const0>\;
  dac13_status(13) <= \<const0>\;
  dac13_status(12) <= \<const0>\;
  dac13_status(11) <= \<const0>\;
  dac13_status(10) <= \<const0>\;
  dac13_status(9) <= \<const0>\;
  dac13_status(8) <= \<const0>\;
  dac13_status(7) <= \<const0>\;
  dac13_status(6) <= \<const0>\;
  dac13_status(5) <= \<const0>\;
  dac13_status(4) <= \<const0>\;
  dac13_status(3) <= \<const0>\;
  dac13_status(2) <= \<const0>\;
  dac13_status(1) <= \<const0>\;
  dac13_status(0) <= \<const0>\;
  dac1_daddr_mon(11) <= \<const0>\;
  dac1_daddr_mon(10) <= \<const0>\;
  dac1_daddr_mon(9) <= \<const0>\;
  dac1_daddr_mon(8) <= \<const0>\;
  dac1_daddr_mon(7) <= \<const0>\;
  dac1_daddr_mon(6) <= \<const0>\;
  dac1_daddr_mon(5) <= \<const0>\;
  dac1_daddr_mon(4) <= \<const0>\;
  dac1_daddr_mon(3) <= \<const0>\;
  dac1_daddr_mon(2) <= \<const0>\;
  dac1_daddr_mon(1) <= \<const0>\;
  dac1_daddr_mon(0) <= \<const0>\;
  dac1_den_mon <= \<const0>\;
  dac1_dgnt_mon <= \<const0>\;
  dac1_di_mon(15) <= \<const0>\;
  dac1_di_mon(14) <= \<const0>\;
  dac1_di_mon(13) <= \<const0>\;
  dac1_di_mon(12) <= \<const0>\;
  dac1_di_mon(11) <= \<const0>\;
  dac1_di_mon(10) <= \<const0>\;
  dac1_di_mon(9) <= \<const0>\;
  dac1_di_mon(8) <= \<const0>\;
  dac1_di_mon(7) <= \<const0>\;
  dac1_di_mon(6) <= \<const0>\;
  dac1_di_mon(5) <= \<const0>\;
  dac1_di_mon(4) <= \<const0>\;
  dac1_di_mon(3) <= \<const0>\;
  dac1_di_mon(2) <= \<const0>\;
  dac1_di_mon(1) <= \<const0>\;
  dac1_di_mon(0) <= \<const0>\;
  dac1_do_mon(15) <= \<const0>\;
  dac1_do_mon(14) <= \<const0>\;
  dac1_do_mon(13) <= \<const0>\;
  dac1_do_mon(12) <= \<const0>\;
  dac1_do_mon(11) <= \<const0>\;
  dac1_do_mon(10) <= \<const0>\;
  dac1_do_mon(9) <= \<const0>\;
  dac1_do_mon(8) <= \<const0>\;
  dac1_do_mon(7) <= \<const0>\;
  dac1_do_mon(6) <= \<const0>\;
  dac1_do_mon(5) <= \<const0>\;
  dac1_do_mon(4) <= \<const0>\;
  dac1_do_mon(3) <= \<const0>\;
  dac1_do_mon(2) <= \<const0>\;
  dac1_do_mon(1) <= \<const0>\;
  dac1_do_mon(0) <= \<const0>\;
  dac1_done <= \<const0>\;
  dac1_drdy_mon <= \<const0>\;
  dac1_dreq_mon <= \<const0>\;
  dac1_dwe_mon <= \<const0>\;
  dac1_pll_dmon <= \<const0>\;
  dac1_pll_lock <= \<const0>\;
  dac1_powerup_state <= \<const0>\;
  dac1_status(3) <= \<const0>\;
  dac1_status(2) <= \<const0>\;
  dac1_status(1) <= \<const0>\;
  dac1_status(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\IP2Bus_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_84,
      Q => IP2Bus_Data(0),
      R => '0'
    );
\IP2Bus_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_74,
      Q => IP2Bus_Data(10),
      R => '0'
    );
\IP2Bus_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_73,
      Q => IP2Bus_Data(11),
      R => '0'
    );
\IP2Bus_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_72,
      Q => IP2Bus_Data(12),
      R => '0'
    );
\IP2Bus_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_71,
      Q => IP2Bus_Data(13),
      R => '0'
    );
\IP2Bus_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_70,
      Q => IP2Bus_Data(14),
      R => '0'
    );
\IP2Bus_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_69,
      Q => IP2Bus_Data(15),
      R => '0'
    );
\IP2Bus_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_68,
      Q => IP2Bus_Data(16),
      R => '0'
    );
\IP2Bus_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_67,
      Q => IP2Bus_Data(17),
      R => '0'
    );
\IP2Bus_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_66,
      Q => IP2Bus_Data(18),
      R => '0'
    );
\IP2Bus_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_65,
      Q => IP2Bus_Data(19),
      R => '0'
    );
\IP2Bus_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_83,
      Q => IP2Bus_Data(1),
      R => '0'
    );
\IP2Bus_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_64,
      Q => IP2Bus_Data(20),
      R => '0'
    );
\IP2Bus_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_63,
      Q => IP2Bus_Data(21),
      R => '0'
    );
\IP2Bus_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_62,
      Q => IP2Bus_Data(22),
      R => '0'
    );
\IP2Bus_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_61,
      Q => IP2Bus_Data(23),
      R => '0'
    );
\IP2Bus_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_60,
      Q => IP2Bus_Data(24),
      R => '0'
    );
\IP2Bus_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_59,
      Q => IP2Bus_Data(25),
      R => '0'
    );
\IP2Bus_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_58,
      Q => IP2Bus_Data(26),
      R => '0'
    );
\IP2Bus_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_57,
      Q => IP2Bus_Data(27),
      R => '0'
    );
\IP2Bus_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_56,
      Q => IP2Bus_Data(28),
      R => '0'
    );
\IP2Bus_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_55,
      Q => IP2Bus_Data(29),
      R => '0'
    );
\IP2Bus_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_82,
      Q => IP2Bus_Data(2),
      R => '0'
    );
\IP2Bus_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_54,
      Q => IP2Bus_Data(30),
      R => '0'
    );
\IP2Bus_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_53,
      Q => IP2Bus_Data(31),
      R => '0'
    );
\IP2Bus_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_81,
      Q => IP2Bus_Data(3),
      R => '0'
    );
\IP2Bus_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_80,
      Q => IP2Bus_Data(4),
      R => '0'
    );
\IP2Bus_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_79,
      Q => IP2Bus_Data(5),
      R => '0'
    );
\IP2Bus_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_78,
      Q => IP2Bus_Data(6),
      R => '0'
    );
\IP2Bus_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_77,
      Q => IP2Bus_Data(7),
      R => '0'
    );
\IP2Bus_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_76,
      Q => IP2Bus_Data(8),
      R => '0'
    );
\IP2Bus_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_75,
      Q => IP2Bus_Data(9),
      R => '0'
    );
adc00_cal_freeze_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(141),
      D => s_axi_wdata(0),
      Q => adc00_cal_freeze_reg,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc00_disable_cal_freeze_input_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(141),
      D => s_axi_wdata(2),
      Q => adc00_disable_cal_freeze_input,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc00_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(0),
      Q => adc00_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc01_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(1),
      Q => adc01_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc02_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(2),
      Q => adc02_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc03_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(3),
      Q => adc03_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(0),
      Q => adc0_cmn_en(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(10),
      Q => adc0_cmn_en(10),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(11),
      Q => adc0_cmn_en(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(12),
      Q => adc0_cmn_en(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(13),
      Q => adc0_cmn_en(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(14),
      Q => adc0_cmn_en(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(15),
      Q => adc0_cmn_en(15),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(1),
      Q => adc0_cmn_en(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(2),
      Q => adc0_cmn_en(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(3),
      Q => adc0_cmn_en(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(4),
      Q => adc0_cmn_en(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(5),
      Q => adc0_cmn_en(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(6),
      Q => adc0_cmn_en(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(7),
      Q => adc0_cmn_en(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(8),
      Q => adc0_cmn_en(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(9),
      Q => adc0_cmn_en(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc0_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(4),
      Q => adc0_cmn_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(0),
      Q => p_44_in(0),
      S => adc3_end_stage
    );
\adc0_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(1),
      Q => p_44_in(1),
      S => adc3_end_stage
    );
\adc0_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(2),
      Q => p_44_in(2),
      S => adc3_end_stage
    );
\adc0_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(3),
      Q => p_44_in(3),
      S => adc3_end_stage
    );
\adc0_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(140),
      D => s_axi_wdata(0),
      Q => adc0_fifo_disable(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_fifo_disable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(140),
      D => s_axi_wdata(1),
      Q => adc0_fifo_disable(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc0_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(4),
      Q => irq_enables(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_multi_band_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(194),
      D => s_axi_wdata(0),
      Q => adc0_multi_band(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_multi_band_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(194),
      D => s_axi_wdata(1),
      Q => adc0_multi_band(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_multi_band_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(194),
      D => s_axi_wdata(2),
      Q => adc0_multi_band(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(0),
      Q => adc0_ref_clk_freq(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(10),
      Q => adc0_ref_clk_freq(10),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(11),
      Q => adc0_ref_clk_freq(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(12),
      Q => adc0_ref_clk_freq(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(13),
      Q => adc0_ref_clk_freq(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(14),
      Q => adc0_ref_clk_freq(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(15),
      Q => adc0_ref_clk_freq(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(16),
      Q => adc0_ref_clk_freq(16),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(17),
      Q => adc0_ref_clk_freq(17),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(18),
      Q => adc0_ref_clk_freq(18),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(19),
      Q => adc0_ref_clk_freq(19),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(1),
      Q => adc0_ref_clk_freq(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(20),
      Q => adc0_ref_clk_freq(20),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(21),
      Q => adc0_ref_clk_freq(21),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(22),
      Q => adc0_ref_clk_freq(22),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(23),
      Q => adc0_ref_clk_freq(23),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(24),
      Q => adc0_ref_clk_freq(24),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(25),
      Q => adc0_ref_clk_freq(25),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(26),
      Q => adc0_ref_clk_freq(26),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(27),
      Q => adc0_ref_clk_freq(27),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(28),
      Q => adc0_ref_clk_freq(28),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(29),
      Q => adc0_ref_clk_freq(29),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(2),
      Q => adc0_ref_clk_freq(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(30),
      Q => adc0_ref_clk_freq(30),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(31),
      Q => adc0_ref_clk_freq(31),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(3),
      Q => adc0_ref_clk_freq(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(4),
      Q => adc0_ref_clk_freq(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(5),
      Q => adc0_ref_clk_freq(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(6),
      Q => adc0_ref_clk_freq(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(7),
      Q => adc0_ref_clk_freq(7),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(8),
      Q => adc0_ref_clk_freq(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(9),
      Q => adc0_ref_clk_freq(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc0_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_reset,
      Q => adc0_reset_reg_n_0,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc0_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_restart,
      Q => adc0_restart_reg_n_0,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(0),
      Q => adc0_sample_rate(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(10),
      Q => adc0_sample_rate(10),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(11),
      Q => adc0_sample_rate(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(12),
      Q => adc0_sample_rate(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(13),
      Q => adc0_sample_rate(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(14),
      Q => adc0_sample_rate(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(15),
      Q => adc0_sample_rate(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(16),
      Q => adc0_sample_rate(16),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(17),
      Q => adc0_sample_rate(17),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(18),
      Q => adc0_sample_rate(18),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(19),
      Q => adc0_sample_rate(19),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(1),
      Q => adc0_sample_rate(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(20),
      Q => adc0_sample_rate(20),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(21),
      Q => adc0_sample_rate(21),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(22),
      Q => adc0_sample_rate(22),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(23),
      Q => adc0_sample_rate(23),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(24),
      Q => adc0_sample_rate(24),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(25),
      Q => adc0_sample_rate(25),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(26),
      Q => adc0_sample_rate(26),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(27),
      Q => adc0_sample_rate(27),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(28),
      Q => adc0_sample_rate(28),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(29),
      Q => adc0_sample_rate(29),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(2),
      Q => adc0_sample_rate(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(30),
      Q => adc0_sample_rate(30),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(31),
      Q => adc0_sample_rate(31),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(3),
      Q => adc0_sample_rate(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(4),
      Q => adc0_sample_rate(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(5),
      Q => adc0_sample_rate(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(6),
      Q => adc0_sample_rate(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(7),
      Q => adc0_sample_rate(7),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(8),
      Q => adc0_sample_rate(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(9),
      Q => adc0_sample_rate(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(64),
      D => s_axi_wdata(0),
      Q => adc0_sim_level(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(64),
      D => s_axi_wdata(1),
      Q => \adc0_sim_level__0\(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(131),
      D => s_axi_wdata(14),
      Q => adc0_slice0_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(131),
      D => s_axi_wdata(15),
      Q => adc0_slice0_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice0_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(131),
      D => s_axi_wdata(2),
      Q => adc0_slice0_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice0_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(131),
      D => s_axi_wdata(3),
      Q => adc0_slice0_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(133),
      D => s_axi_wdata(14),
      Q => adc0_slice1_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(133),
      D => s_axi_wdata(15),
      Q => adc0_slice1_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice1_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(133),
      D => s_axi_wdata(2),
      Q => adc0_slice1_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice1_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(133),
      D => s_axi_wdata(3),
      Q => adc0_slice1_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(135),
      D => s_axi_wdata(14),
      Q => adc0_slice2_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(135),
      D => s_axi_wdata(15),
      Q => adc0_slice2_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice2_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(135),
      D => s_axi_wdata(2),
      Q => adc0_slice2_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice2_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(135),
      D => s_axi_wdata(3),
      Q => adc0_slice2_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(137),
      D => s_axi_wdata(14),
      Q => adc0_slice3_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(137),
      D => s_axi_wdata(15),
      Q => adc0_slice3_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice3_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(137),
      D => s_axi_wdata(2),
      Q => adc0_slice3_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_slice3_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(137),
      D => s_axi_wdata(3),
      Q => adc0_slice3_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc0_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(8),
      Q => p_44_in(8),
      R => adc3_end_stage
    );
\adc0_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(9),
      Q => p_44_in(9),
      R => adc3_end_stage
    );
\adc0_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(10),
      Q => p_44_in(10),
      R => adc3_end_stage
    );
\adc0_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(11),
      Q => p_44_in(11),
      R => adc3_end_stage
    );
adc10_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(0),
      Q => adc10_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc11_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(1),
      Q => adc11_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc12_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(2),
      Q => adc12_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc13_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(3),
      Q => adc13_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(0),
      Q => adc1_cmn_en(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(10),
      Q => adc1_cmn_en(10),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(11),
      Q => adc1_cmn_en(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(12),
      Q => adc1_cmn_en(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(13),
      Q => adc1_cmn_en(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(14),
      Q => adc1_cmn_en(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(15),
      Q => adc1_cmn_en(15),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(1),
      Q => adc1_cmn_en(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(2),
      Q => adc1_cmn_en(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(3),
      Q => adc1_cmn_en(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(4),
      Q => adc1_cmn_en(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(5),
      Q => adc1_cmn_en(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(6),
      Q => adc1_cmn_en(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(7),
      Q => adc1_cmn_en(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(8),
      Q => adc1_cmn_en(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(9),
      Q => adc1_cmn_en(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc1_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(4),
      Q => adc1_cmn_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(0),
      Q => adc1_end_stage(0),
      S => adc3_end_stage
    );
\adc1_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(1),
      Q => adc1_end_stage(1),
      S => adc3_end_stage
    );
\adc1_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(2),
      Q => adc1_end_stage(2),
      S => adc3_end_stage
    );
\adc1_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(3),
      Q => adc1_end_stage(3),
      S => adc3_end_stage
    );
\adc1_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(140),
      D => s_axi_wdata(0),
      Q => adc1_fifo_disable(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_fifo_disable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(140),
      D => s_axi_wdata(1),
      Q => adc1_fifo_disable(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc1_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(5),
      Q => irq_enables(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_multi_band_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(194),
      D => s_axi_wdata(0),
      Q => adc1_multi_band(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_multi_band_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(194),
      D => s_axi_wdata(1),
      Q => adc1_multi_band(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_multi_band_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(194),
      D => s_axi_wdata(2),
      Q => adc1_multi_band(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(0),
      Q => adc1_ref_clk_freq(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(10),
      Q => adc1_ref_clk_freq(10),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(11),
      Q => adc1_ref_clk_freq(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(12),
      Q => adc1_ref_clk_freq(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(13),
      Q => adc1_ref_clk_freq(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(14),
      Q => adc1_ref_clk_freq(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(15),
      Q => adc1_ref_clk_freq(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(16),
      Q => adc1_ref_clk_freq(16),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(17),
      Q => adc1_ref_clk_freq(17),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(18),
      Q => adc1_ref_clk_freq(18),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(19),
      Q => adc1_ref_clk_freq(19),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(1),
      Q => adc1_ref_clk_freq(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(20),
      Q => adc1_ref_clk_freq(20),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(21),
      Q => adc1_ref_clk_freq(21),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(22),
      Q => adc1_ref_clk_freq(22),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(23),
      Q => adc1_ref_clk_freq(23),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(24),
      Q => adc1_ref_clk_freq(24),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(25),
      Q => adc1_ref_clk_freq(25),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(26),
      Q => adc1_ref_clk_freq(26),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(27),
      Q => adc1_ref_clk_freq(27),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(28),
      Q => adc1_ref_clk_freq(28),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(29),
      Q => adc1_ref_clk_freq(29),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(2),
      Q => adc1_ref_clk_freq(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(30),
      Q => adc1_ref_clk_freq(30),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(31),
      Q => adc1_ref_clk_freq(31),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(3),
      Q => adc1_ref_clk_freq(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(4),
      Q => adc1_ref_clk_freq(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(5),
      Q => adc1_ref_clk_freq(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(6),
      Q => adc1_ref_clk_freq(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(7),
      Q => adc1_ref_clk_freq(7),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(8),
      Q => adc1_ref_clk_freq(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(9),
      Q => adc1_ref_clk_freq(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc1_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_reset,
      Q => adc1_reset_reg_n_0,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc1_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_restart,
      Q => adc1_restart_reg_n_0,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(0),
      Q => adc1_sample_rate(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(10),
      Q => adc1_sample_rate(10),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(11),
      Q => adc1_sample_rate(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(12),
      Q => adc1_sample_rate(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(13),
      Q => adc1_sample_rate(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(14),
      Q => adc1_sample_rate(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(15),
      Q => adc1_sample_rate(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(16),
      Q => adc1_sample_rate(16),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(17),
      Q => adc1_sample_rate(17),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(18),
      Q => adc1_sample_rate(18),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(19),
      Q => adc1_sample_rate(19),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(1),
      Q => adc1_sample_rate(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(20),
      Q => adc1_sample_rate(20),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(21),
      Q => adc1_sample_rate(21),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(22),
      Q => adc1_sample_rate(22),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(23),
      Q => adc1_sample_rate(23),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(24),
      Q => adc1_sample_rate(24),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(25),
      Q => adc1_sample_rate(25),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(26),
      Q => adc1_sample_rate(26),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(27),
      Q => adc1_sample_rate(27),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(28),
      Q => adc1_sample_rate(28),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(29),
      Q => adc1_sample_rate(29),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(2),
      Q => adc1_sample_rate(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(30),
      Q => adc1_sample_rate(30),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(31),
      Q => adc1_sample_rate(31),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(3),
      Q => adc1_sample_rate(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(4),
      Q => adc1_sample_rate(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(5),
      Q => adc1_sample_rate(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(6),
      Q => adc1_sample_rate(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(7),
      Q => adc1_sample_rate(7),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(8),
      Q => adc1_sample_rate(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(9),
      Q => adc1_sample_rate(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(64),
      D => s_axi_wdata(0),
      Q => adc1_sim_level(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(64),
      D => s_axi_wdata(1),
      Q => \adc1_sim_level__0\(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(131),
      D => s_axi_wdata(14),
      Q => adc1_slice0_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(131),
      D => s_axi_wdata(15),
      Q => adc1_slice0_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice0_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(131),
      D => s_axi_wdata(2),
      Q => adc1_slice0_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice0_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(131),
      D => s_axi_wdata(3),
      Q => adc1_slice0_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(133),
      D => s_axi_wdata(14),
      Q => adc1_slice1_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(133),
      D => s_axi_wdata(15),
      Q => adc1_slice1_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice1_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(133),
      D => s_axi_wdata(2),
      Q => adc1_slice1_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice1_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(133),
      D => s_axi_wdata(3),
      Q => adc1_slice1_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(135),
      D => s_axi_wdata(14),
      Q => adc1_slice2_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(135),
      D => s_axi_wdata(15),
      Q => adc1_slice2_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice2_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(135),
      D => s_axi_wdata(2),
      Q => adc1_slice2_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice2_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(135),
      D => s_axi_wdata(3),
      Q => adc1_slice2_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(137),
      D => s_axi_wdata(14),
      Q => adc1_slice3_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(137),
      D => s_axi_wdata(15),
      Q => adc1_slice3_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice3_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(137),
      D => s_axi_wdata(2),
      Q => adc1_slice3_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_slice3_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(137),
      D => s_axi_wdata(3),
      Q => adc1_slice3_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc1_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(8),
      Q => adc1_start_stage(0),
      R => adc3_end_stage
    );
\adc1_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(9),
      Q => adc1_start_stage(1),
      R => adc3_end_stage
    );
\adc1_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(10),
      Q => adc1_start_stage(2),
      R => adc3_end_stage
    );
\adc1_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(11),
      Q => adc1_start_stage(3),
      R => adc3_end_stage
    );
adc20_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(0),
      Q => adc20_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc21_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(1),
      Q => adc21_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc22_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(2),
      Q => adc22_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc23_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(3),
      Q => adc23_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(0),
      Q => adc2_cmn_en(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(10),
      Q => adc2_cmn_en(10),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(11),
      Q => adc2_cmn_en(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(12),
      Q => adc2_cmn_en(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(13),
      Q => adc2_cmn_en(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(14),
      Q => adc2_cmn_en(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(15),
      Q => adc2_cmn_en(15),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(1),
      Q => adc2_cmn_en(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(2),
      Q => adc2_cmn_en(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(3),
      Q => adc2_cmn_en(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(4),
      Q => adc2_cmn_en(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(5),
      Q => adc2_cmn_en(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(6),
      Q => adc2_cmn_en(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(7),
      Q => adc2_cmn_en(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(8),
      Q => adc2_cmn_en(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(9),
      Q => adc2_cmn_en(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc2_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(4),
      Q => adc2_cmn_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(0),
      Q => adc2_end_stage(0),
      S => adc3_end_stage
    );
\adc2_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(1),
      Q => adc2_end_stage(1),
      S => adc3_end_stage
    );
\adc2_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(2),
      Q => adc2_end_stage(2),
      S => adc3_end_stage
    );
\adc2_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(3),
      Q => adc2_end_stage(3),
      S => adc3_end_stage
    );
\adc2_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(140),
      D => s_axi_wdata(0),
      Q => adc2_fifo_disable(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_fifo_disable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(140),
      D => s_axi_wdata(1),
      Q => adc2_fifo_disable(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc2_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(6),
      Q => irq_enables(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_multi_band_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(194),
      D => s_axi_wdata(0),
      Q => adc2_multi_band(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_multi_band_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(194),
      D => s_axi_wdata(1),
      Q => adc2_multi_band(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_multi_band_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(194),
      D => s_axi_wdata(2),
      Q => adc2_multi_band(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(0),
      Q => adc2_ref_clk_freq(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(10),
      Q => adc2_ref_clk_freq(10),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(11),
      Q => adc2_ref_clk_freq(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(12),
      Q => adc2_ref_clk_freq(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(13),
      Q => adc2_ref_clk_freq(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(14),
      Q => adc2_ref_clk_freq(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(15),
      Q => adc2_ref_clk_freq(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(16),
      Q => adc2_ref_clk_freq(16),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(17),
      Q => adc2_ref_clk_freq(17),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(18),
      Q => adc2_ref_clk_freq(18),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(19),
      Q => adc2_ref_clk_freq(19),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(1),
      Q => adc2_ref_clk_freq(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(20),
      Q => adc2_ref_clk_freq(20),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(21),
      Q => adc2_ref_clk_freq(21),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(22),
      Q => adc2_ref_clk_freq(22),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(23),
      Q => adc2_ref_clk_freq(23),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(24),
      Q => adc2_ref_clk_freq(24),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(25),
      Q => adc2_ref_clk_freq(25),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(26),
      Q => adc2_ref_clk_freq(26),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(27),
      Q => adc2_ref_clk_freq(27),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(28),
      Q => adc2_ref_clk_freq(28),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(29),
      Q => adc2_ref_clk_freq(29),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(2),
      Q => adc2_ref_clk_freq(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(30),
      Q => adc2_ref_clk_freq(30),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(31),
      Q => adc2_ref_clk_freq(31),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(3),
      Q => adc2_ref_clk_freq(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(4),
      Q => adc2_ref_clk_freq(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(5),
      Q => adc2_ref_clk_freq(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(6),
      Q => adc2_ref_clk_freq(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(7),
      Q => adc2_ref_clk_freq(7),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(8),
      Q => adc2_ref_clk_freq(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(9),
      Q => adc2_ref_clk_freq(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc2_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_reset,
      Q => adc2_reset_reg_n_0,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc2_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_restart,
      Q => adc2_restart_reg_n_0,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(0),
      Q => adc2_sample_rate(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(10),
      Q => adc2_sample_rate(10),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(11),
      Q => adc2_sample_rate(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(12),
      Q => adc2_sample_rate(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(13),
      Q => adc2_sample_rate(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(14),
      Q => adc2_sample_rate(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(15),
      Q => adc2_sample_rate(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(16),
      Q => adc2_sample_rate(16),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(17),
      Q => adc2_sample_rate(17),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(18),
      Q => adc2_sample_rate(18),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(19),
      Q => adc2_sample_rate(19),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(1),
      Q => adc2_sample_rate(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(20),
      Q => adc2_sample_rate(20),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(21),
      Q => adc2_sample_rate(21),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(22),
      Q => adc2_sample_rate(22),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(23),
      Q => adc2_sample_rate(23),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(24),
      Q => adc2_sample_rate(24),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(25),
      Q => adc2_sample_rate(25),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(26),
      Q => adc2_sample_rate(26),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(27),
      Q => adc2_sample_rate(27),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(28),
      Q => adc2_sample_rate(28),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(29),
      Q => adc2_sample_rate(29),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(2),
      Q => adc2_sample_rate(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(30),
      Q => adc2_sample_rate(30),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(31),
      Q => adc2_sample_rate(31),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(3),
      Q => adc2_sample_rate(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(4),
      Q => adc2_sample_rate(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(5),
      Q => adc2_sample_rate(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(6),
      Q => adc2_sample_rate(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(7),
      Q => adc2_sample_rate(7),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(8),
      Q => adc2_sample_rate(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(9),
      Q => adc2_sample_rate(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(64),
      D => s_axi_wdata(0),
      Q => adc2_sim_level(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(64),
      D => s_axi_wdata(1),
      Q => \adc2_sim_level__0\(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(131),
      D => s_axi_wdata(14),
      Q => adc2_slice0_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(131),
      D => s_axi_wdata(15),
      Q => adc2_slice0_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice0_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(131),
      D => s_axi_wdata(2),
      Q => adc2_slice0_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice0_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(131),
      D => s_axi_wdata(3),
      Q => adc2_slice0_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(133),
      D => s_axi_wdata(14),
      Q => adc2_slice1_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(133),
      D => s_axi_wdata(15),
      Q => adc2_slice1_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice1_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(133),
      D => s_axi_wdata(2),
      Q => adc2_slice1_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice1_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(133),
      D => s_axi_wdata(3),
      Q => adc2_slice1_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(135),
      D => s_axi_wdata(14),
      Q => adc2_slice2_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(135),
      D => s_axi_wdata(15),
      Q => adc2_slice2_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice2_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(135),
      D => s_axi_wdata(2),
      Q => adc2_slice2_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice2_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(135),
      D => s_axi_wdata(3),
      Q => adc2_slice2_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(137),
      D => s_axi_wdata(14),
      Q => adc2_slice3_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(137),
      D => s_axi_wdata(15),
      Q => adc2_slice3_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice3_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(137),
      D => s_axi_wdata(2),
      Q => adc2_slice3_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_slice3_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(137),
      D => s_axi_wdata(3),
      Q => adc2_slice3_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc2_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(8),
      Q => adc2_start_stage(0),
      R => adc3_end_stage
    );
\adc2_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(9),
      Q => adc2_start_stage(1),
      R => adc3_end_stage
    );
\adc2_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(10),
      Q => adc2_start_stage(2),
      R => adc3_end_stage
    );
\adc2_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(11),
      Q => adc2_start_stage(3),
      R => adc3_end_stage
    );
adc30_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(0),
      Q => adc30_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc31_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(1),
      Q => adc31_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc32_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(2),
      Q => adc32_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc33_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(3),
      Q => adc33_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(0),
      Q => adc3_cmn_en(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(10),
      Q => adc3_cmn_en(10),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(11),
      Q => adc3_cmn_en(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(12),
      Q => adc3_cmn_en(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(13),
      Q => adc3_cmn_en(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(14),
      Q => adc3_cmn_en(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(15),
      Q => adc3_cmn_en(15),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(1),
      Q => adc3_cmn_en(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(2),
      Q => adc3_cmn_en(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(3),
      Q => adc3_cmn_en(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(4),
      Q => adc3_cmn_en(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(5),
      Q => adc3_cmn_en(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(6),
      Q => adc3_cmn_en(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(7),
      Q => adc3_cmn_en(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(8),
      Q => adc3_cmn_en(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(9),
      Q => adc3_cmn_en(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc3_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(4),
      Q => adc3_cmn_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_end_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => master_reset_reg_n_0,
      I1 => s_axi_aresetn,
      O => adc3_end_stage
    );
\adc3_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(0),
      Q => \adc3_end_stage_reg_n_0_[0]\,
      S => adc3_end_stage
    );
\adc3_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(1),
      Q => \adc3_end_stage_reg_n_0_[1]\,
      S => adc3_end_stage
    );
\adc3_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(2),
      Q => \adc3_end_stage_reg_n_0_[2]\,
      S => adc3_end_stage
    );
\adc3_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(3),
      Q => \adc3_end_stage_reg_n_0_[3]\,
      S => adc3_end_stage
    );
\adc3_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(140),
      D => s_axi_wdata(0),
      Q => adc3_fifo_disable(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_fifo_disable_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(140),
      D => s_axi_wdata(1),
      Q => adc3_fifo_disable(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc3_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(7),
      Q => irq_enables(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_multi_band_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(194),
      D => s_axi_wdata(0),
      Q => adc3_multi_band(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_multi_band_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(194),
      D => s_axi_wdata(1),
      Q => adc3_multi_band(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_multi_band_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(194),
      D => s_axi_wdata(2),
      Q => adc3_multi_band(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(0),
      Q => adc3_ref_clk_freq(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(10),
      Q => adc3_ref_clk_freq(10),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(11),
      Q => adc3_ref_clk_freq(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(12),
      Q => adc3_ref_clk_freq(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(13),
      Q => adc3_ref_clk_freq(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(14),
      Q => adc3_ref_clk_freq(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(15),
      Q => adc3_ref_clk_freq(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(16),
      Q => adc3_ref_clk_freq(16),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(17),
      Q => adc3_ref_clk_freq(17),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(18),
      Q => adc3_ref_clk_freq(18),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(19),
      Q => adc3_ref_clk_freq(19),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(1),
      Q => adc3_ref_clk_freq(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(20),
      Q => adc3_ref_clk_freq(20),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(21),
      Q => adc3_ref_clk_freq(21),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(22),
      Q => adc3_ref_clk_freq(22),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(23),
      Q => adc3_ref_clk_freq(23),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(24),
      Q => adc3_ref_clk_freq(24),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(25),
      Q => adc3_ref_clk_freq(25),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(26),
      Q => adc3_ref_clk_freq(26),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(27),
      Q => adc3_ref_clk_freq(27),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(28),
      Q => adc3_ref_clk_freq(28),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(29),
      Q => adc3_ref_clk_freq(29),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(2),
      Q => adc3_ref_clk_freq(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(30),
      Q => adc3_ref_clk_freq(30),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(31),
      Q => adc3_ref_clk_freq(31),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(3),
      Q => adc3_ref_clk_freq(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(4),
      Q => adc3_ref_clk_freq(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(5),
      Q => adc3_ref_clk_freq(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(6),
      Q => adc3_ref_clk_freq(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(7),
      Q => adc3_ref_clk_freq(7),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(8),
      Q => adc3_ref_clk_freq(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(9),
      Q => adc3_ref_clk_freq(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc3_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_reset,
      Q => adc3_reset_reg_n_0,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
adc3_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_restart,
      Q => adc3_restart_reg_n_0,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(0),
      Q => adc3_sample_rate(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(10),
      Q => adc3_sample_rate(10),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(11),
      Q => adc3_sample_rate(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(12),
      Q => adc3_sample_rate(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(13),
      Q => adc3_sample_rate(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(14),
      Q => adc3_sample_rate(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(15),
      Q => adc3_sample_rate(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(16),
      Q => adc3_sample_rate(16),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(17),
      Q => adc3_sample_rate(17),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(18),
      Q => adc3_sample_rate(18),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(19),
      Q => adc3_sample_rate(19),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(1),
      Q => adc3_sample_rate(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(20),
      Q => adc3_sample_rate(20),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(21),
      Q => adc3_sample_rate(21),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(22),
      Q => adc3_sample_rate(22),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(23),
      Q => adc3_sample_rate(23),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(24),
      Q => adc3_sample_rate(24),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(25),
      Q => adc3_sample_rate(25),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(26),
      Q => adc3_sample_rate(26),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(27),
      Q => adc3_sample_rate(27),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(28),
      Q => adc3_sample_rate(28),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(29),
      Q => adc3_sample_rate(29),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(2),
      Q => adc3_sample_rate(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(30),
      Q => adc3_sample_rate(30),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(31),
      Q => adc3_sample_rate(31),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(3),
      Q => adc3_sample_rate(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(4),
      Q => adc3_sample_rate(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(5),
      Q => adc3_sample_rate(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(6),
      Q => adc3_sample_rate(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(7),
      Q => adc3_sample_rate(7),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(8),
      Q => adc3_sample_rate(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(9),
      Q => adc3_sample_rate(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(64),
      D => s_axi_wdata(0),
      Q => adc3_sim_level(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(64),
      D => s_axi_wdata(1),
      Q => \adc3_sim_level__0\(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(131),
      D => s_axi_wdata(14),
      Q => adc3_slice0_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(131),
      D => s_axi_wdata(15),
      Q => adc3_slice0_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice0_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(131),
      D => s_axi_wdata(2),
      Q => adc3_slice0_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice0_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(131),
      D => s_axi_wdata(3),
      Q => adc3_slice0_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(133),
      D => s_axi_wdata(14),
      Q => adc3_slice1_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(133),
      D => s_axi_wdata(15),
      Q => adc3_slice1_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice1_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(133),
      D => s_axi_wdata(2),
      Q => adc3_slice1_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice1_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(133),
      D => s_axi_wdata(3),
      Q => adc3_slice1_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(135),
      D => s_axi_wdata(14),
      Q => adc3_slice2_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(135),
      D => s_axi_wdata(15),
      Q => adc3_slice2_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice2_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(135),
      D => s_axi_wdata(2),
      Q => adc3_slice2_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice2_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(135),
      D => s_axi_wdata(3),
      Q => adc3_slice2_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(137),
      D => s_axi_wdata(14),
      Q => adc3_slice3_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(137),
      D => s_axi_wdata(15),
      Q => adc3_slice3_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice3_irq_en_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(137),
      D => s_axi_wdata(2),
      Q => adc3_slice3_irq_en(2),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_slice3_irq_en_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(137),
      D => s_axi_wdata(3),
      Q => adc3_slice3_irq_en(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\adc3_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(8),
      Q => adc3_start_stage(0),
      R => adc3_end_stage
    );
\adc3_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(9),
      Q => adc3_start_stage(1),
      R => adc3_end_stage
    );
\adc3_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(10),
      Q => adc3_start_stage(2),
      R => adc3_end_stage
    );
\adc3_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(11),
      Q => adc3_start_stage(3),
      R => adc3_end_stage
    );
axi_RdAck_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_115,
      Q => axi_RdAck_r,
      R => i_axi_lite_ipif_n_121
    );
axi_RdAck_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_RdAck0,
      Q => axi_RdAck,
      R => i_axi_lite_ipif_n_121
    );
axi_timeout_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(31),
      Q => irq_enables(31),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
axi_timeout_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_timeout_r20,
      Q => axi_timeout_r2,
      R => i_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_n_1
    );
axi_timeout_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_timeout,
      Q => axi_timeout_r,
      R => i_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_n_1
    );
cdc_adc0_clk_valid_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => m0_axis_aclk_val_sync,
      src_clk => '0',
      src_in => m0_axis_aresetn
    );
cdc_dac0_clk_valid_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => s_axi_aclk,
      dest_out => s0_axis_aclk_val_sync,
      src_clk => '0',
      src_in => s0_axis_aresetn
    );
dac00_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(0),
      Q => dac00_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac01_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(1),
      Q => dac01_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac02_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(2),
      Q => dac02_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac03_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(3),
      Q => dac03_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(0),
      Q => dac0_cmn_en(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(10),
      Q => dac0_cmn_en(10),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(11),
      Q => dac0_cmn_en(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(12),
      Q => dac0_cmn_en(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(13),
      Q => dac0_cmn_en(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(14),
      Q => dac0_cmn_en(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(15),
      Q => dac0_cmn_en(15),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(1),
      Q => dac0_cmn_en(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(2),
      Q => dac0_cmn_en(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(3),
      Q => dac0_cmn_en(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(4),
      Q => dac0_cmn_en(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(5),
      Q => dac0_cmn_en(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(6),
      Q => dac0_cmn_en(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(7),
      Q => dac0_cmn_en(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(8),
      Q => dac0_cmn_en(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(9),
      Q => dac0_cmn_en(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac0_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(4),
      Q => dac0_cmn_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac0_end_stage,
      D => s_axi_wdata(0),
      Q => \dac0_end_stage_reg_n_0_[0]\,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac0_end_stage,
      D => s_axi_wdata(1),
      Q => \dac0_end_stage_reg_n_0_[1]\,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac0_end_stage,
      D => s_axi_wdata(2),
      Q => \dac0_end_stage_reg_n_0_[2]\,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac0_end_stage,
      D => s_axi_wdata(3),
      Q => \dac0_end_stage_reg_n_0_[3]\,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_120,
      Q => dac0_fifo_disable(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac0_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(0),
      Q => irq_enables(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_multi_band_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(194),
      D => s_axi_wdata(0),
      Q => dac0_multi_band(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_multi_band_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(194),
      D => s_axi_wdata(1),
      Q => dac0_multi_band(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_multi_band_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(194),
      D => s_axi_wdata(2),
      Q => dac0_multi_band(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(0),
      Q => dac0_ref_clk_freq(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(10),
      Q => dac0_ref_clk_freq(10),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(11),
      Q => dac0_ref_clk_freq(11),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(12),
      Q => dac0_ref_clk_freq(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(13),
      Q => dac0_ref_clk_freq(13),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(14),
      Q => dac0_ref_clk_freq(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(15),
      Q => dac0_ref_clk_freq(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(16),
      Q => dac0_ref_clk_freq(16),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(17),
      Q => dac0_ref_clk_freq(17),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(18),
      Q => dac0_ref_clk_freq(18),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(19),
      Q => dac0_ref_clk_freq(19),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(1),
      Q => dac0_ref_clk_freq(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(20),
      Q => dac0_ref_clk_freq(20),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(21),
      Q => dac0_ref_clk_freq(21),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(22),
      Q => dac0_ref_clk_freq(22),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(23),
      Q => dac0_ref_clk_freq(23),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(24),
      Q => dac0_ref_clk_freq(24),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(25),
      Q => dac0_ref_clk_freq(25),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(26),
      Q => dac0_ref_clk_freq(26),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(27),
      Q => dac0_ref_clk_freq(27),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(28),
      Q => dac0_ref_clk_freq(28),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(29),
      Q => dac0_ref_clk_freq(29),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(2),
      Q => dac0_ref_clk_freq(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(30),
      Q => dac0_ref_clk_freq(30),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(31),
      Q => dac0_ref_clk_freq(31),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(3),
      Q => dac0_ref_clk_freq(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(4),
      Q => dac0_ref_clk_freq(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(5),
      Q => dac0_ref_clk_freq(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(6),
      Q => dac0_ref_clk_freq(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(7),
      Q => dac0_ref_clk_freq(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(8),
      Q => dac0_ref_clk_freq(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(9),
      Q => dac0_ref_clk_freq(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac0_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_reset,
      Q => dac0_reset_reg_n_0,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac0_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_restart,
      Q => dac0_restart_reg_n_0,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(0),
      Q => dac0_sample_rate(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(10),
      Q => dac0_sample_rate(10),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(11),
      Q => dac0_sample_rate(11),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(12),
      Q => dac0_sample_rate(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(13),
      Q => dac0_sample_rate(13),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(14),
      Q => dac0_sample_rate(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(15),
      Q => dac0_sample_rate(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(16),
      Q => dac0_sample_rate(16),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(17),
      Q => dac0_sample_rate(17),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(18),
      Q => dac0_sample_rate(18),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(19),
      Q => dac0_sample_rate(19),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(1),
      Q => dac0_sample_rate(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(20),
      Q => dac0_sample_rate(20),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(21),
      Q => dac0_sample_rate(21),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(22),
      Q => dac0_sample_rate(22),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(23),
      Q => dac0_sample_rate(23),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(24),
      Q => dac0_sample_rate(24),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(25),
      Q => dac0_sample_rate(25),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(26),
      Q => dac0_sample_rate(26),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(27),
      Q => dac0_sample_rate(27),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(28),
      Q => dac0_sample_rate(28),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(29),
      Q => dac0_sample_rate(29),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(2),
      Q => dac0_sample_rate(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(30),
      Q => dac0_sample_rate(30),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(31),
      Q => dac0_sample_rate(31),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(3),
      Q => dac0_sample_rate(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(4),
      Q => dac0_sample_rate(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(5),
      Q => dac0_sample_rate(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(6),
      Q => dac0_sample_rate(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(7),
      Q => dac0_sample_rate(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(8),
      Q => dac0_sample_rate(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(9),
      Q => dac0_sample_rate(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(64),
      D => s_axi_wdata(0),
      Q => \dac0_sim_level_reg_n_0_[0]\,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(64),
      D => s_axi_wdata(1),
      Q => \dac0_sim_level_reg_n_0_[1]\,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(131),
      D => s_axi_wdata(14),
      Q => dac0_slice0_irq_en(14),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(131),
      D => s_axi_wdata(15),
      Q => dac0_slice0_irq_en(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(133),
      D => s_axi_wdata(14),
      Q => p_0_in0_in(0),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(133),
      D => s_axi_wdata(15),
      Q => p_0_in0_in(1),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(135),
      D => s_axi_wdata(14),
      Q => p_0_in1_in(0),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(135),
      D => s_axi_wdata(15),
      Q => p_0_in1_in(1),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(137),
      D => s_axi_wdata(14),
      Q => p_0_in2_in(0),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(137),
      D => s_axi_wdata(15),
      Q => p_0_in2_in(1),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac0_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(2),
      D => s_axi_wdata(8),
      Q => dac0_start_stage(0),
      R => adc3_end_stage
    );
\dac0_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(2),
      D => s_axi_wdata(9),
      Q => dac0_start_stage(1),
      R => adc3_end_stage
    );
\dac0_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(2),
      D => s_axi_wdata(10),
      Q => dac0_start_stage(2),
      R => adc3_end_stage
    );
\dac0_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(2),
      D => s_axi_wdata(11),
      Q => dac0_start_stage(3),
      R => adc3_end_stage
    );
dac10_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(0),
      Q => dac10_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac11_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(1),
      Q => dac11_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac12_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(2),
      Q => dac12_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac13_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(3),
      Q => dac13_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(0),
      Q => dac1_cmn_en(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(10),
      Q => dac1_cmn_en(10),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(11),
      Q => dac1_cmn_en(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(12),
      Q => dac1_cmn_en(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(13),
      Q => dac1_cmn_en(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(14),
      Q => dac1_cmn_en(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(15),
      Q => dac1_cmn_en(15),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(1),
      Q => dac1_cmn_en(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(2),
      Q => dac1_cmn_en(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(3),
      Q => dac1_cmn_en(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(4),
      Q => dac1_cmn_en(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(5),
      Q => dac1_cmn_en(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(6),
      Q => dac1_cmn_en(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(7),
      Q => dac1_cmn_en(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(8),
      Q => dac1_cmn_en(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(9),
      Q => dac1_cmn_en(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac1_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(4),
      Q => dac1_cmn_irq_en,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac1_end_stage,
      D => s_axi_wdata(0),
      Q => \dac1_end_stage_reg_n_0_[0]\,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac1_end_stage,
      D => s_axi_wdata(1),
      Q => \dac1_end_stage_reg_n_0_[1]\,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac1_end_stage,
      D => s_axi_wdata(2),
      Q => \dac1_end_stage_reg_n_0_[2]\,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac1_end_stage,
      D => s_axi_wdata(3),
      Q => \dac1_end_stage_reg_n_0_[3]\,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_119,
      Q => dac1_fifo_disable(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac1_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(1),
      Q => irq_enables(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_multi_band_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(194),
      D => s_axi_wdata(0),
      Q => dac1_multi_band(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_multi_band_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(194),
      D => s_axi_wdata(1),
      Q => dac1_multi_band(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_multi_band_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(194),
      D => s_axi_wdata(2),
      Q => dac1_multi_band(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(0),
      Q => dac1_ref_clk_freq(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(10),
      Q => dac1_ref_clk_freq(10),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(11),
      Q => dac1_ref_clk_freq(11),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(12),
      Q => dac1_ref_clk_freq(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(13),
      Q => dac1_ref_clk_freq(13),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(14),
      Q => dac1_ref_clk_freq(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(15),
      Q => dac1_ref_clk_freq(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(16),
      Q => dac1_ref_clk_freq(16),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(17),
      Q => dac1_ref_clk_freq(17),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(18),
      Q => dac1_ref_clk_freq(18),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(19),
      Q => dac1_ref_clk_freq(19),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(1),
      Q => dac1_ref_clk_freq(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(20),
      Q => dac1_ref_clk_freq(20),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(21),
      Q => dac1_ref_clk_freq(21),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(22),
      Q => dac1_ref_clk_freq(22),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(23),
      Q => dac1_ref_clk_freq(23),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(24),
      Q => dac1_ref_clk_freq(24),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(25),
      Q => dac1_ref_clk_freq(25),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(26),
      Q => dac1_ref_clk_freq(26),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(27),
      Q => dac1_ref_clk_freq(27),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(28),
      Q => dac1_ref_clk_freq(28),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(29),
      Q => dac1_ref_clk_freq(29),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(2),
      Q => dac1_ref_clk_freq(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(30),
      Q => dac1_ref_clk_freq(30),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(31),
      Q => dac1_ref_clk_freq(31),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(3),
      Q => dac1_ref_clk_freq(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(4),
      Q => dac1_ref_clk_freq(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(5),
      Q => dac1_ref_clk_freq(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(6),
      Q => dac1_ref_clk_freq(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(7),
      Q => dac1_ref_clk_freq(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(8),
      Q => dac1_ref_clk_freq(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(9),
      Q => dac1_ref_clk_freq(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac1_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac1_reset,
      Q => dac1_reset_reg_n_0,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
dac1_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac1_restart,
      Q => dac1_restart_reg_n_0,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(0),
      Q => dac1_sample_rate(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(10),
      Q => dac1_sample_rate(10),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(11),
      Q => dac1_sample_rate(11),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(12),
      Q => dac1_sample_rate(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(13),
      Q => dac1_sample_rate(13),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(14),
      Q => dac1_sample_rate(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(15),
      Q => dac1_sample_rate(15),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(16),
      Q => dac1_sample_rate(16),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(17),
      Q => dac1_sample_rate(17),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(18),
      Q => dac1_sample_rate(18),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(19),
      Q => dac1_sample_rate(19),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(1),
      Q => dac1_sample_rate(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(20),
      Q => dac1_sample_rate(20),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(21),
      Q => dac1_sample_rate(21),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(22),
      Q => dac1_sample_rate(22),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(23),
      Q => dac1_sample_rate(23),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(24),
      Q => dac1_sample_rate(24),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(25),
      Q => dac1_sample_rate(25),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(26),
      Q => dac1_sample_rate(26),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(27),
      Q => dac1_sample_rate(27),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(28),
      Q => dac1_sample_rate(28),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(29),
      Q => dac1_sample_rate(29),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(2),
      Q => dac1_sample_rate(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(30),
      Q => dac1_sample_rate(30),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(31),
      Q => dac1_sample_rate(31),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(3),
      Q => dac1_sample_rate(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(4),
      Q => dac1_sample_rate(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(5),
      Q => dac1_sample_rate(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(6),
      Q => dac1_sample_rate(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(7),
      Q => dac1_sample_rate(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(8),
      Q => dac1_sample_rate(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(9),
      Q => dac1_sample_rate(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(64),
      D => s_axi_wdata(0),
      Q => \dac1_sim_level_reg_n_0_[0]\,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(64),
      D => s_axi_wdata(1),
      Q => \dac1_sim_level_reg_n_0_[1]\,
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(131),
      D => s_axi_wdata(14),
      Q => p_0_in3_in(0),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(131),
      D => s_axi_wdata(15),
      Q => p_0_in3_in(1),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(133),
      D => s_axi_wdata(14),
      Q => p_0_in4_in(0),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(133),
      D => s_axi_wdata(15),
      Q => p_0_in4_in(1),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(135),
      D => s_axi_wdata(14),
      Q => p_0_in5_in(0),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(135),
      D => s_axi_wdata(15),
      Q => p_0_in5_in(1),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(137),
      D => s_axi_wdata(14),
      Q => p_0_in6_in(0),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(137),
      D => s_axi_wdata(15),
      Q => p_0_in6_in(1),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\dac1_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(2),
      D => s_axi_wdata(8),
      Q => dac1_start_stage(0),
      R => adc3_end_stage
    );
\dac1_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(2),
      D => s_axi_wdata(9),
      Q => dac1_start_stage(1),
      R => adc3_end_stage
    );
\dac1_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(2),
      D => s_axi_wdata(10),
      Q => dac1_start_stage(2),
      R => adc3_end_stage
    );
\dac1_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(2),
      D => s_axi_wdata(11),
      Q => dac1_start_stage(3),
      R => adc3_end_stage
    );
drp_RdAck_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_437,
      Q => drp_RdAck_r,
      R => '0'
    );
\drp_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(2),
      Q => drp_addr(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_6,
      Q => drp_addr(10),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(3),
      Q => drp_addr(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(4),
      Q => drp_addr(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(5),
      Q => drp_addr(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(6),
      Q => drp_addr(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(7),
      Q => drp_addr(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(8),
      Q => drp_addr(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(9),
      Q => drp_addr(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(10),
      Q => drp_addr(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(11),
      Q => drp_addr(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(0),
      Q => drp_di(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(10),
      Q => drp_di(10),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(11),
      Q => drp_di(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(12),
      Q => drp_di(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(13),
      Q => drp_di(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(14),
      Q => drp_di(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(15),
      Q => drp_di(15),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(1),
      Q => drp_di(1),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(2),
      Q => drp_di(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(3),
      Q => drp_di(3),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(4),
      Q => drp_di(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(5),
      Q => drp_di(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(6),
      Q => drp_di(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(7),
      Q => drp_di(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(8),
      Q => drp_di(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\drp_di_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(9),
      Q => drp_di(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
got_timeout_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => axi_timeout_r2,
      I1 => irq_enables(31),
      I2 => got_timeout_reg_n_0,
      O => got_timeout_i_1_n_0
    );
got_timeout_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => got_timeout_i_1_n_0,
      Q => got_timeout_reg_n_0,
      R => i_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_n_1
    );
i_adc0_reset_count: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_reset_count
     port map (
      Q(7 downto 0) => adc0_reset_cnt(7 downto 0),
      adc0_sm_reset_i => adc0_sm_reset_i,
      bank9_read(0) => bank9_read(14),
      read_ack_tog_r_reg_0 => i_adc0_reset_count_n_1,
      read_ack_tog_reg_0 => i_adc0_reset_count_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sm_reset_pulse0 => sm_reset_pulse0_1,
      sm_reset_r => sm_reset_r,
      sm_reset_r_reg_0 => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
i_axi_lite_ipif: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_axi_lite_ipif
     port map (
      D(1) => i_axi_lite_ipif_n_17,
      D(0) => i_axi_lite_ipif_n_18,
      E(0) => dac1_end_stage,
      \FSM_onehot_state_reg[0]\(1) => i_axi_lite_ipif_n_22,
      \FSM_onehot_state_reg[0]\(0) => i_axi_lite_ipif_n_23,
      \FSM_onehot_state_reg[0]_0\(1) => i_axi_lite_ipif_n_27,
      \FSM_onehot_state_reg[0]_0\(0) => i_axi_lite_ipif_n_28,
      \FSM_onehot_state_reg[0]_1\(1) => i_axi_lite_ipif_n_32,
      \FSM_onehot_state_reg[0]_1\(0) => i_axi_lite_ipif_n_33,
      \FSM_onehot_state_reg[0]_2\(1) => i_axi_lite_ipif_n_36,
      \FSM_onehot_state_reg[0]_2\(0) => i_axi_lite_ipif_n_37,
      \FSM_onehot_state_reg[0]_3\(1) => i_axi_lite_ipif_n_40,
      \FSM_onehot_state_reg[0]_3\(0) => i_axi_lite_ipif_n_41,
      \FSM_onehot_state_reg[0]_4\ => i_axi_lite_ipif_n_47,
      \FSM_onehot_state_reg[0]_5\ => i_axi_lite_ipif_n_48,
      \FSM_onehot_state_reg[0]_6\ => i_axi_lite_ipif_n_49,
      \FSM_onehot_state_reg[0]_7\ => i_axi_lite_ipif_n_50,
      \FSM_onehot_state_reg[0]_8\ => i_axi_lite_ipif_n_51,
      \FSM_onehot_state_reg[0]_9\ => i_axi_lite_ipif_n_52,
      \FSM_onehot_state_reg[1]\(1) => dac1_drp_en,
      \FSM_onehot_state_reg[1]\(0) => i_drp_control_top_n_14,
      \FSM_onehot_state_reg[1]_0\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_438,
      \FSM_onehot_state_reg[1]_1\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_407,
      \FSM_onehot_state_reg[1]_2\(1) => adc3_drp_en,
      \FSM_onehot_state_reg[1]_2\(0) => i_drp_control_top_n_25,
      \FSM_onehot_state_reg[1]_3\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_442,
      \FSM_onehot_state_reg[1]_4\(1) => adc2_drp_en,
      \FSM_onehot_state_reg[1]_4\(0) => i_drp_control_top_n_34,
      \FSM_onehot_state_reg[1]_5\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_441,
      \FSM_onehot_state_reg[1]_6\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_439,
      \FSM_onehot_state_reg[1]_7\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_440,
      \FSM_onehot_state_reg[3]\ => i_axi_lite_ipif_n_26,
      \FSM_onehot_state_reg[3]_0\ => i_axi_lite_ipif_n_44,
      \FSM_onehot_state_reg[3]_1\ => i_axi_lite_ipif_n_46,
      \FSM_onehot_state_reg[4]\ => i_drp_control_top_n_9,
      \FSM_onehot_state_reg[4]_0\ => i_drp_control_top_n_7,
      \FSM_onehot_state_reg[4]_1\ => i_drp_control_top_n_8,
      \FSM_onehot_state_reg[4]_2\ => i_drp_control_top_n_10,
      \FSM_onehot_state_reg[4]_3\(1) => drp_addr(6),
      \FSM_onehot_state_reg[4]_3\(0) => drp_addr(0),
      \FSM_onehot_state_reg[4]_4\ => i_drp_control_top_n_20,
      \FSM_onehot_state_reg[4]_5\ => i_drp_control_top_n_21,
      \FSM_onehot_state_reg[4]_6\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_421,
      \FSM_onehot_state_reg[4]_7\ => i_drp_control_top_n_41,
      \FSM_onehot_state_reg[4]_8\ => i_drp_control_top_n_42,
      \FSM_onehot_state_reg[4]_9\ => i_drp_control_top_n_43,
      \FSM_sequential_access_cs[2]_i_7\ => adc1_drp_rdy,
      \FSM_sequential_fsm_cs_reg[1]\(3) => i_drp_control_top_n_15,
      \FSM_sequential_fsm_cs_reg[1]\(2) => i_drp_control_top_n_16,
      \FSM_sequential_fsm_cs_reg[1]\(1) => dac0_drp_en,
      \FSM_sequential_fsm_cs_reg[1]\(0) => i_drp_control_top_n_19,
      \FSM_sequential_fsm_cs_reg[1]_0\(3) => i_drp_control_top_n_36,
      \FSM_sequential_fsm_cs_reg[1]_0\(2) => i_drp_control_top_n_37,
      \FSM_sequential_fsm_cs_reg[1]_0\(1) => adc1_drp_en,
      \FSM_sequential_fsm_cs_reg[1]_0\(0) => i_drp_control_top_n_40,
      \FSM_sequential_fsm_cs_reg[2]\(3) => i_drp_control_top_n_26,
      \FSM_sequential_fsm_cs_reg[2]\(2) => i_drp_control_top_n_27,
      \FSM_sequential_fsm_cs_reg[2]\(1) => adc0_drp_en,
      \FSM_sequential_fsm_cs_reg[2]\(0) => i_drp_control_top_n_30,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ => i_axi_lite_ipif_n_110,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\(0) => bank0_read(64),
      \IP2Bus_Data[0]_i_10\ => adc2_reset_reg_n_0,
      \IP2Bus_Data[0]_i_11\ => adc1_reset_reg_n_0,
      \IP2Bus_Data[0]_i_13\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_23,
      \IP2Bus_Data[0]_i_14\(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_450,
      \IP2Bus_Data[0]_i_14\(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_451,
      \IP2Bus_Data[0]_i_16\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_414,
      \IP2Bus_Data[0]_i_16_0\ => adc0_reset_reg_n_0,
      \IP2Bus_Data[0]_i_17\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_41,
      \IP2Bus_Data[0]_i_18\ => i_register_decode_n_25,
      \IP2Bus_Data[0]_i_2\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_61,
      \IP2Bus_Data[0]_i_20\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_10,
      \IP2Bus_Data[0]_i_21\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_459,
      \IP2Bus_Data[0]_i_21_0\ => dac1_reset_reg_n_0,
      \IP2Bus_Data[0]_i_22\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_66,
      \IP2Bus_Data[0]_i_23\ => i_register_decode_n_7,
      \IP2Bus_Data[0]_i_23_0\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_434,
      \IP2Bus_Data[0]_i_25\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_91,
      \IP2Bus_Data[0]_i_28\(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_447,
      \IP2Bus_Data[0]_i_28\(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_448,
      \IP2Bus_Data[0]_i_28_0\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_449,
      \IP2Bus_Data[0]_i_29\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_77,
      \IP2Bus_Data[0]_i_32\(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_444,
      \IP2Bus_Data[0]_i_32\(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_445,
      \IP2Bus_Data[0]_i_32_0\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_446,
      \IP2Bus_Data[0]_i_4\ => adc3_reset_reg_n_0,
      \IP2Bus_Data[0]_i_4_0\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_452,
      \IP2Bus_Data[0]_i_6\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_453,
      \IP2Bus_Data[0]_i_6_0\ => dac0_reset_reg_n_0,
      \IP2Bus_Data[10]_i_5\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_430,
      \IP2Bus_Data[11]_i_14\(3 downto 0) => adc1_start_stage(3 downto 0),
      \IP2Bus_Data[11]_i_3\(3 downto 0) => adc3_start_stage(3 downto 0),
      \IP2Bus_Data[11]_i_4\(3 downto 0) => adc2_start_stage(3 downto 0),
      \IP2Bus_Data[11]_i_5\(3 downto 0) => dac1_start_stage(3 downto 0),
      \IP2Bus_Data[11]_i_5_0\(3 downto 0) => dac0_start_stage(3 downto 0),
      \IP2Bus_Data[12]_i_25\ => i_register_decode_n_6,
      \IP2Bus_Data[12]_i_25_0\ => i_register_decode_n_43,
      \IP2Bus_Data[12]_i_25_1\ => i_register_decode_n_36,
      \IP2Bus_Data[14]_i_34\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_39,
      \IP2Bus_Data[14]_i_39\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_109,
      \IP2Bus_Data[14]_i_43\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_84,
      \IP2Bus_Data[15]_i_11\(1 downto 0) => p_0_in3_in(1 downto 0),
      \IP2Bus_Data[15]_i_11_0\(1 downto 0) => p_0_in5_in(1 downto 0),
      \IP2Bus_Data[15]_i_11_1\(1 downto 0) => p_0_in4_in(1 downto 0),
      \IP2Bus_Data[15]_i_12\(15 downto 0) => dac0_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_12_0\(1 downto 0) => p_0_in2_in(1 downto 0),
      \IP2Bus_Data[15]_i_13\(1 downto 0) => p_0_in0_in(1 downto 0),
      \IP2Bus_Data[15]_i_17\(3 downto 2) => adc0_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_17\(1 downto 0) => adc0_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_2\(1 downto 0) => dac0_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_21\(3 downto 2) => adc0_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_21\(1 downto 0) => adc0_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_22\(3 downto 2) => adc2_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_22\(1 downto 0) => adc2_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_22_0\(3 downto 2) => adc2_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_22_0\(1 downto 0) => adc2_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_24\(3 downto 2) => adc3_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_24\(1 downto 0) => adc3_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_24_0\(3 downto 2) => adc3_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_24_0\(1 downto 0) => adc3_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_25\(15 downto 0) => adc3_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_25_0\(3 downto 2) => adc3_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_25_0\(1 downto 0) => adc3_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_26\(2 downto 1) => adc1_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_26\(0) => adc1_slice0_irq_en(2),
      \IP2Bus_Data[15]_i_26_0\(3 downto 2) => adc1_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_26_0\(1 downto 0) => adc1_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_26_1\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_86,
      \IP2Bus_Data[15]_i_27\(15 downto 0) => adc1_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_27_0\(3 downto 2) => adc1_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_27_0\(1 downto 0) => adc1_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_29\ => i_register_decode_n_26,
      \IP2Bus_Data[15]_i_29_0\ => i_register_decode_n_1,
      \IP2Bus_Data[15]_i_29_1\ => i_register_decode_n_35,
      \IP2Bus_Data[15]_i_30\(1 downto 0) => p_0_in6_in(1 downto 0),
      \IP2Bus_Data[15]_i_33\ => i_register_decode_n_32,
      \IP2Bus_Data[15]_i_43\ => i_register_decode_n_12,
      \IP2Bus_Data[15]_i_45\(1 downto 0) => p_0_in1_in(1 downto 0),
      \IP2Bus_Data[15]_i_48\ => i_register_decode_n_38,
      \IP2Bus_Data[15]_i_5\(3 downto 2) => adc0_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_5\(1 downto 0) => adc0_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_59\(15 downto 0) => adc2_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_59_0\(3 downto 2) => adc2_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_59_0\(1 downto 0) => adc2_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_5_0\(15 downto 0) => adc0_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_5_1\(3 downto 2) => adc0_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_5_1\(1 downto 0) => adc0_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_5_2\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_47,
      \IP2Bus_Data[15]_i_60\(3 downto 2) => adc2_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_60\(1 downto 0) => adc2_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_60_0\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_111,
      \IP2Bus_Data[15]_i_63\(3 downto 2) => adc3_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_63\(1 downto 0) => adc3_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_7\(3 downto 2) => adc1_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_7\(1 downto 0) => adc1_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_9\(15 downto 0) => dac1_cmn_en(15 downto 0),
      \IP2Bus_Data[16]_i_16\ => i_register_decode_n_19,
      \IP2Bus_Data[1]_i_10\(1) => \dac0_sim_level_reg_n_0_[1]\,
      \IP2Bus_Data[1]_i_10\(0) => \dac0_sim_level_reg_n_0_[0]\,
      \IP2Bus_Data[1]_i_10_0\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_63,
      \IP2Bus_Data[1]_i_14\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_42,
      \IP2Bus_Data[1]_i_15\(1) => \adc3_sim_level__0\(1),
      \IP2Bus_Data[1]_i_15\(0) => adc3_sim_level(0),
      \IP2Bus_Data[1]_i_15_0\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_20,
      \IP2Bus_Data[1]_i_15_1\(1 downto 0) => adc3_fifo_disable(1 downto 0),
      \IP2Bus_Data[1]_i_18\(1) => \adc2_sim_level__0\(1),
      \IP2Bus_Data[1]_i_18\(0) => adc2_sim_level(0),
      \IP2Bus_Data[1]_i_18_0\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_93,
      \IP2Bus_Data[1]_i_2\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_7,
      \IP2Bus_Data[1]_i_29\(1 downto 0) => adc0_fifo_disable(1 downto 0),
      \IP2Bus_Data[1]_i_29_0\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_443,
      \IP2Bus_Data[1]_i_3\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_455,
      \IP2Bus_Data[1]_i_39\(1 downto 0) => adc2_fifo_disable(1 downto 0),
      \IP2Bus_Data[1]_i_4\(1) => \adc0_sim_level__0\(1),
      \IP2Bus_Data[1]_i_4\(0) => adc0_sim_level(0),
      \IP2Bus_Data[1]_i_40\(1) => \adc1_sim_level__0\(1),
      \IP2Bus_Data[1]_i_40\(0) => adc1_sim_level(0),
      \IP2Bus_Data[1]_i_40_0\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_78,
      \IP2Bus_Data[1]_i_43\(1 downto 0) => adc1_fifo_disable(1 downto 0),
      \IP2Bus_Data[1]_i_9\(1) => \dac1_sim_level_reg_n_0_[1]\,
      \IP2Bus_Data[1]_i_9\(0) => \dac1_sim_level_reg_n_0_[0]\,
      \IP2Bus_Data[1]_i_9_0\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_9,
      \IP2Bus_Data[2]_i_10\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_40,
      \IP2Bus_Data[2]_i_12\(2 downto 0) => adc3_multi_band(2 downto 0),
      \IP2Bus_Data[2]_i_16\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_92,
      \IP2Bus_Data[2]_i_16_0\(2 downto 0) => adc2_multi_band(2 downto 0),
      \IP2Bus_Data[2]_i_19\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_75,
      \IP2Bus_Data[2]_i_19_0\(2 downto 0) => adc1_multi_band(2 downto 0),
      \IP2Bus_Data[2]_i_21\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_8,
      \IP2Bus_Data[2]_i_21_0\(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_457,
      \IP2Bus_Data[2]_i_21_0\(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_458,
      \IP2Bus_Data[2]_i_22\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_64,
      \IP2Bus_Data[2]_i_28\(2 downto 0) => adc0_multi_band(2 downto 0),
      \IP2Bus_Data[2]_i_3\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_21,
      \IP2Bus_Data[2]_i_39\ => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_5,
      \IP2Bus_Data[2]_i_42\ => i_register_decode_n_41,
      \IP2Bus_Data[2]_i_46\ => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_2,
      \IP2Bus_Data[2]_i_48\(2 downto 0) => dac1_multi_band(2 downto 0),
      \IP2Bus_Data[2]_i_49\(2 downto 0) => dac0_multi_band(2 downto 0),
      \IP2Bus_Data[2]_i_5\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_456,
      \IP2Bus_Data[31]_i_28\ => i_register_decode_n_44,
      \IP2Bus_Data[31]_i_28_0\ => i_register_decode_n_18,
      \IP2Bus_Data[31]_i_3\(31 downto 0) => dac1_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_3_0\(31 downto 0) => dac1_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_3_1\(31 downto 0) => dac0_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_3_2\(31 downto 0) => dac0_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_3_3\ => got_timeout_reg_n_0,
      \IP2Bus_Data[31]_i_5\(31 downto 0) => adc1_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_5_0\(31 downto 0) => adc1_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_7\(31 downto 0) => adc3_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_7_0\(31 downto 0) => adc3_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_7_1\(31 downto 0) => adc2_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_7_2\(31 downto 0) => adc2_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[3]_i_10\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_43,
      \IP2Bus_Data[3]_i_14\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_94,
      \IP2Bus_Data[3]_i_14_0\(3 downto 0) => adc2_end_stage(3 downto 0),
      \IP2Bus_Data[3]_i_16\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_76,
      \IP2Bus_Data[3]_i_16_0\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_0,
      \IP2Bus_Data[3]_i_23\(3) => \dac0_end_stage_reg_n_0_[3]\,
      \IP2Bus_Data[3]_i_23\(2) => \dac0_end_stage_reg_n_0_[2]\,
      \IP2Bus_Data[3]_i_23\(1) => \dac0_end_stage_reg_n_0_[1]\,
      \IP2Bus_Data[3]_i_23\(0) => \dac0_end_stage_reg_n_0_[0]\,
      \IP2Bus_Data[3]_i_23_0\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_454,
      \IP2Bus_Data[3]_i_24\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_11,
      \IP2Bus_Data[3]_i_3\(3 downto 0) => adc1_end_stage(3 downto 0),
      \IP2Bus_Data[3]_i_40\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_110,
      \IP2Bus_Data[3]_i_44\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_85,
      \IP2Bus_Data[3]_i_5\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_22,
      \IP2Bus_Data[3]_i_57\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_65,
      \IP2Bus_Data[3]_i_5_0\(3) => \adc3_end_stage_reg_n_0_[3]\,
      \IP2Bus_Data[3]_i_5_0\(2) => \adc3_end_stage_reg_n_0_[2]\,
      \IP2Bus_Data[3]_i_5_0\(1) => \adc3_end_stage_reg_n_0_[1]\,
      \IP2Bus_Data[3]_i_5_0\(0) => \adc3_end_stage_reg_n_0_[0]\,
      \IP2Bus_Data[3]_i_6\(3) => \dac1_end_stage_reg_n_0_[3]\,
      \IP2Bus_Data[3]_i_6\(2) => \dac1_end_stage_reg_n_0_[2]\,
      \IP2Bus_Data[3]_i_6\(1) => \dac1_end_stage_reg_n_0_[1]\,
      \IP2Bus_Data[3]_i_6\(0) => \dac1_end_stage_reg_n_0_[0]\,
      \IP2Bus_Data[4]_i_18\ => i_register_decode_n_27,
      \IP2Bus_Data[4]_i_2\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_5,
      \IP2Bus_Data[7]_i_3\(7 downto 0) => dac0_reset_cnt(7 downto 0),
      \IP2Bus_Data[7]_i_4\(7 downto 0) => adc0_reset_cnt(7 downto 0),
      \IP2Bus_Data[9]_i_30\ => i_register_decode_n_37,
      \IP2Bus_Data[9]_i_5\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_429,
      \IP2Bus_Data_reg[15]\(15 downto 0) => startup_delay(15 downto 0),
      \IP2Bus_Data_reg[31]\(31 downto 0) => adc0_ref_clk_freq(31 downto 0),
      \IP2Bus_Data_reg[31]_0\(31 downto 0) => adc0_sample_rate(31 downto 0),
      \IP2Bus_Data_reg[5]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_62,
      \IP2Bus_Data_reg[6]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_60,
      \IP2Bus_Data_reg[7]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_6,
      Q(10) => i_axi_lite_ipif_n_6,
      Q(9 downto 0) => Bus2IP_Addr(11 downto 2),
      SR(0) => i_axi_lite_ipif_n_123,
      access_type_reg => i_drp_control_top_n_0,
      access_type_reg_0 => i_drp_control_top_n_1,
      access_type_reg_1 => i_drp_control_top_n_2,
      access_type_reg_2 => i_drp_control_top_n_3,
      access_type_reg_3 => i_drp_control_top_n_4,
      access_type_reg_4 => i_drp_control_top_n_5,
      adc00_disable_cal_freeze_input => adc00_disable_cal_freeze_input,
      adc00_disable_cal_freeze_input_reg => i_register_decode_n_40,
      adc00_irq_en => adc00_irq_en,
      adc00_irq_sync(2 downto 0) => adc00_stat_sync(3 downto 1),
      adc00_overvol_irq => adc00_overvol_irq,
      adc01_irq_en => adc01_irq_en,
      adc01_irq_sync(1 downto 0) => adc01_stat_sync(2 downto 1),
      adc01_overvol_irq => adc01_overvol_irq,
      adc02_irq_en => adc02_irq_en,
      adc02_irq_sync(2 downto 0) => adc02_stat_sync(3 downto 1),
      adc02_overvol_irq => adc02_overvol_irq,
      adc03_irq_en => adc03_irq_en,
      adc03_irq_sync(2 downto 0) => adc03_stat_sync(3 downto 1),
      adc03_overvol_irq => adc03_overvol_irq,
      adc0_cmn_irq_en => adc0_cmn_irq_en,
      adc0_common_stat(15 downto 0) => adc0_common_stat(15 downto 0),
      adc0_do_mon(15 downto 0) => \por_state_machine_i/por_fsm_adc0/rdata\(15 downto 0),
      adc0_done => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_99,
      adc0_drp_rdy => adc0_drp_rdy,
      adc0_powerup_state_irq => adc0_powerup_state_irq,
      adc0_reset => adc0_reset,
      adc0_restart => adc0_restart,
      \adc0_sample_rate_reg[31]\(31) => i_axi_lite_ipif_n_53,
      \adc0_sample_rate_reg[31]\(30) => i_axi_lite_ipif_n_54,
      \adc0_sample_rate_reg[31]\(29) => i_axi_lite_ipif_n_55,
      \adc0_sample_rate_reg[31]\(28) => i_axi_lite_ipif_n_56,
      \adc0_sample_rate_reg[31]\(27) => i_axi_lite_ipif_n_57,
      \adc0_sample_rate_reg[31]\(26) => i_axi_lite_ipif_n_58,
      \adc0_sample_rate_reg[31]\(25) => i_axi_lite_ipif_n_59,
      \adc0_sample_rate_reg[31]\(24) => i_axi_lite_ipif_n_60,
      \adc0_sample_rate_reg[31]\(23) => i_axi_lite_ipif_n_61,
      \adc0_sample_rate_reg[31]\(22) => i_axi_lite_ipif_n_62,
      \adc0_sample_rate_reg[31]\(21) => i_axi_lite_ipif_n_63,
      \adc0_sample_rate_reg[31]\(20) => i_axi_lite_ipif_n_64,
      \adc0_sample_rate_reg[31]\(19) => i_axi_lite_ipif_n_65,
      \adc0_sample_rate_reg[31]\(18) => i_axi_lite_ipif_n_66,
      \adc0_sample_rate_reg[31]\(17) => i_axi_lite_ipif_n_67,
      \adc0_sample_rate_reg[31]\(16) => i_axi_lite_ipif_n_68,
      \adc0_sample_rate_reg[31]\(15) => i_axi_lite_ipif_n_69,
      \adc0_sample_rate_reg[31]\(14) => i_axi_lite_ipif_n_70,
      \adc0_sample_rate_reg[31]\(13) => i_axi_lite_ipif_n_71,
      \adc0_sample_rate_reg[31]\(12) => i_axi_lite_ipif_n_72,
      \adc0_sample_rate_reg[31]\(11) => i_axi_lite_ipif_n_73,
      \adc0_sample_rate_reg[31]\(10) => i_axi_lite_ipif_n_74,
      \adc0_sample_rate_reg[31]\(9) => i_axi_lite_ipif_n_75,
      \adc0_sample_rate_reg[31]\(8) => i_axi_lite_ipif_n_76,
      \adc0_sample_rate_reg[31]\(7) => i_axi_lite_ipif_n_77,
      \adc0_sample_rate_reg[31]\(6) => i_axi_lite_ipif_n_78,
      \adc0_sample_rate_reg[31]\(5) => i_axi_lite_ipif_n_79,
      \adc0_sample_rate_reg[31]\(4) => i_axi_lite_ipif_n_80,
      \adc0_sample_rate_reg[31]\(3) => i_axi_lite_ipif_n_81,
      \adc0_sample_rate_reg[31]\(2) => i_axi_lite_ipif_n_82,
      \adc0_sample_rate_reg[31]\(1) => i_axi_lite_ipif_n_83,
      \adc0_sample_rate_reg[31]\(0) => i_axi_lite_ipif_n_84,
      adc10_irq_en => adc10_irq_en,
      adc10_irq_sync(1 downto 0) => adc10_stat_sync(3 downto 2),
      adc10_overvol_irq => adc10_overvol_irq,
      adc11_irq_en => adc11_irq_en,
      adc11_irq_sync(2 downto 0) => adc11_stat_sync(3 downto 1),
      adc11_overvol_irq => adc11_overvol_irq,
      adc12_irq_en => adc12_irq_en,
      adc13_irq_en => adc13_irq_en,
      adc13_irq_sync(2 downto 0) => adc13_stat_sync(3 downto 1),
      adc13_overvol_irq => adc13_overvol_irq,
      adc1_cmn_irq_en => adc1_cmn_irq_en,
      adc1_common_stat(15 downto 0) => adc1_common_stat(15 downto 0),
      adc1_do_mon(15) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_310,
      adc1_do_mon(14) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_311,
      adc1_do_mon(13) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_312,
      adc1_do_mon(12) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_313,
      adc1_do_mon(11) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_314,
      adc1_do_mon(10) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_315,
      adc1_do_mon(9) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_316,
      adc1_do_mon(8) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_317,
      adc1_do_mon(7) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_318,
      adc1_do_mon(6) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_319,
      adc1_do_mon(5) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_320,
      adc1_do_mon(4) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_321,
      adc1_do_mon(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_322,
      adc1_do_mon(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_323,
      adc1_do_mon(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_324,
      adc1_do_mon(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_325,
      adc1_reset => adc1_reset,
      adc1_restart => adc1_restart,
      adc20_irq_en => adc20_irq_en,
      adc20_irq_sync(2 downto 0) => adc20_stat_sync(3 downto 1),
      adc20_overvol_irq => adc20_overvol_irq,
      adc21_irq_en => adc21_irq_en,
      adc21_irq_sync(2 downto 0) => adc21_stat_sync(3 downto 1),
      adc21_overvol_irq => adc21_overvol_irq,
      adc22_irq_en => adc22_irq_en,
      adc23_irq_en => adc23_irq_en,
      adc23_irq_sync(2 downto 0) => adc23_stat_sync(3 downto 1),
      adc23_overvol_irq => adc23_overvol_irq,
      adc2_cmn_irq_en => adc2_cmn_irq_en,
      adc2_common_stat(15 downto 0) => adc2_common_stat(15 downto 0),
      adc2_do_mon(15) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_342,
      adc2_do_mon(14) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_343,
      adc2_do_mon(13) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_344,
      adc2_do_mon(12) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_345,
      adc2_do_mon(11) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_346,
      adc2_do_mon(10) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_347,
      adc2_do_mon(9) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_348,
      adc2_do_mon(8) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_349,
      adc2_do_mon(7) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_350,
      adc2_do_mon(6) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_351,
      adc2_do_mon(5) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_352,
      adc2_do_mon(4) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_353,
      adc2_do_mon(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_354,
      adc2_do_mon(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_355,
      adc2_do_mon(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_356,
      adc2_do_mon(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_357,
      adc2_drp_we => adc2_drp_we,
      adc2_reset => adc2_reset,
      adc2_restart => adc2_restart,
      adc30_irq_en => adc30_irq_en,
      adc30_irq_sync(2 downto 0) => adc30_stat_sync(3 downto 1),
      adc30_overvol_irq => adc30_overvol_irq,
      adc31_irq_en => adc31_irq_en,
      adc31_irq_sync(2 downto 0) => adc31_stat_sync(3 downto 1),
      adc31_overvol_irq => adc31_overvol_irq,
      adc32_irq_en => adc32_irq_en,
      adc32_irq_sync(1) => adc32_stat_sync(3),
      adc32_irq_sync(0) => adc32_stat_sync(1),
      adc32_overvol_irq => adc32_overvol_irq,
      adc33_irq_en => adc33_irq_en,
      adc33_irq_sync(2 downto 0) => adc33_stat_sync(3 downto 1),
      adc33_overvol_irq => adc33_overvol_irq,
      \adc3_cmn_en_reg[0]\ => i_register_decode_n_10,
      adc3_cmn_irq_en => adc3_cmn_irq_en,
      adc3_cmn_irq_en_reg => i_register_decode_n_15,
      adc3_common_stat(15 downto 0) => adc3_common_stat(15 downto 0),
      adc3_do_mon(15) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_374,
      adc3_do_mon(14) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_375,
      adc3_do_mon(13) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_376,
      adc3_do_mon(12) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_377,
      adc3_do_mon(11) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_378,
      adc3_do_mon(10) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_379,
      adc3_do_mon(9) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_380,
      adc3_do_mon(8) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_381,
      adc3_do_mon(7) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_382,
      adc3_do_mon(6) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_383,
      adc3_do_mon(5) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_384,
      adc3_do_mon(4) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_385,
      adc3_do_mon(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_386,
      adc3_do_mon(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_387,
      adc3_do_mon(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_388,
      adc3_do_mon(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_389,
      adc3_drp_we => adc3_drp_we,
      \adc3_fifo_disable_reg[0]\ => i_register_decode_n_39,
      \adc3_multi_band_reg[0]\ => i_register_decode_n_4,
      \adc3_ref_clk_freq_reg[0]\ => i_register_decode_n_2,
      adc3_reset => adc3_reset,
      adc3_reset_reg => i_register_decode_n_17,
      adc3_restart => adc3_restart,
      adc3_restart_reg => i_register_decode_n_13,
      \adc3_sample_rate_reg[0]\ => i_register_decode_n_3,
      \adc3_sim_level_reg[0]\ => i_register_decode_n_0,
      \adc3_slice0_irq_en_reg[2]\ => i_register_decode_n_9,
      \adc3_slice1_irq_en_reg[2]\ => i_register_decode_n_33,
      \adc3_slice2_irq_en_reg[2]\ => i_register_decode_n_34,
      \adc3_slice3_irq_en_reg[2]\ => i_register_decode_n_16,
      \adc3_start_stage_reg[0]\ => i_register_decode_n_23,
      axi_RdAck => axi_RdAck,
      axi_RdAck_r_reg => i_register_decode_n_28,
      axi_read_req_r => \i_adc0_powerup_state_ack/axi_read_req_r\,
      axi_read_req_r_0 => \i_adc02_overvol_ack/axi_read_req_r\,
      axi_read_req_r_reg => i_axi_lite_ipif_n_124,
      axi_read_req_r_reg_0 => i_axi_lite_ipif_n_125,
      axi_read_req_r_reg_1 => i_register_decode_n_20,
      axi_read_req_r_reg_10 => i_register_decode_n_21,
      axi_read_req_r_reg_11 => i_register_decode_n_22,
      axi_read_req_r_reg_2 => i_register_decode_n_30,
      axi_read_req_r_reg_3 => i_register_decode_n_31,
      axi_read_req_r_reg_4 => i_register_decode_n_29,
      axi_read_req_r_reg_5 => i_register_decode_n_24,
      axi_read_req_r_reg_6 => i_register_decode_n_42,
      axi_read_req_r_reg_7 => i_register_decode_n_5,
      axi_read_req_r_reg_8 => i_register_decode_n_11,
      axi_read_req_r_reg_9 => i_register_decode_n_8,
      axi_read_req_tog => axi_read_req_tog,
      axi_read_req_tog_reg => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_7,
      axi_timeout => axi_timeout,
      axi_timeout_en_reg => i_register_decode_n_14,
      axi_timeout_r => axi_timeout_r,
      axi_timeout_r20 => axi_timeout_r20,
      bank0_write(1) => bank0_write(65),
      bank0_write(0) => bank0_write(2),
      bank10_read => bank10_read,
      bank10_write => bank10_write,
      bank11_write(11 downto 9) => bank11_write(194 downto 192),
      bank11_write(8 downto 7) => bank11_write(140 downto 139),
      bank11_write(6) => bank11_write(137),
      bank11_write(5) => bank11_write(135),
      bank11_write(4) => bank11_write(133),
      bank11_write(3) => bank11_write(131),
      bank11_write(2) => bank11_write(129),
      bank11_write(1) => bank11_write(64),
      bank11_write(0) => bank11_write(2),
      bank12_read => bank12_read,
      bank12_write => bank12_write,
      bank13_write(11 downto 9) => bank13_write(194 downto 192),
      bank13_write(8 downto 7) => bank13_write(140 downto 139),
      bank13_write(6) => bank13_write(137),
      bank13_write(5) => bank13_write(135),
      bank13_write(4) => bank13_write(133),
      bank13_write(3) => bank13_write(131),
      bank13_write(2) => bank13_write(129),
      bank13_write(1) => bank13_write(64),
      bank13_write(0) => bank13_write(2),
      bank14_read => bank14_read,
      bank14_write => bank14_write,
      bank15_write(11 downto 9) => bank15_write(194 downto 192),
      bank15_write(8 downto 7) => bank15_write(140 downto 139),
      bank15_write(6) => bank15_write(137),
      bank15_write(5) => bank15_write(135),
      bank15_write(4) => bank15_write(133),
      bank15_write(3) => bank15_write(131),
      bank15_write(2) => bank15_write(129),
      bank15_write(1) => bank15_write(64),
      bank15_write(0) => bank15_write(2),
      bank16_read => bank16_read,
      bank16_write => bank16_write,
      bank1_write(10 downto 8) => bank1_write(194 downto 192),
      bank1_write(7) => bank1_write(139),
      bank1_write(6) => bank1_write(137),
      bank1_write(5) => bank1_write(135),
      bank1_write(4) => bank1_write(133),
      bank1_write(3) => bank1_write(131),
      bank1_write(2) => bank1_write(129),
      bank1_write(1) => bank1_write(64),
      bank1_write(0) => bank1_write(2),
      bank2_read => bank2_read,
      bank2_write => bank2_write,
      bank3_write(10 downto 8) => bank3_write(194 downto 192),
      bank3_write(7) => bank3_write(139),
      bank3_write(6) => bank3_write(137),
      bank3_write(5) => bank3_write(135),
      bank3_write(4) => bank3_write(133),
      bank3_write(3) => bank3_write(131),
      bank3_write(2) => bank3_write(129),
      bank3_write(1) => bank3_write(64),
      bank3_write(0) => bank3_write(2),
      bank4_read => bank4_read,
      bank4_write => bank4_write,
      bank9_write(12 downto 10) => bank9_write(194 downto 192),
      bank9_write(9 downto 7) => bank9_write(141 downto 139),
      bank9_write(6) => bank9_write(137),
      bank9_write(5) => bank9_write(135),
      bank9_write(4) => bank9_write(133),
      bank9_write(3) => bank9_write(131),
      bank9_write(2) => bank9_write(129),
      bank9_write(1) => bank9_write(64),
      bank9_write(0) => bank9_write(2),
      \bus2ip_addr_reg_reg[11]\ => i_axi_lite_ipif_n_85,
      \bus2ip_addr_reg_reg[11]_0\(4) => bank15_read(136),
      \bus2ip_addr_reg_reg[11]_0\(3) => bank15_read(134),
      \bus2ip_addr_reg_reg[11]_0\(2) => bank15_read(132),
      \bus2ip_addr_reg_reg[11]_0\(1) => bank15_read(130),
      \bus2ip_addr_reg_reg[11]_0\(0) => bank15_read(128),
      \bus2ip_addr_reg_reg[13]\ => i_axi_lite_ipif_n_121,
      \bus2ip_addr_reg_reg[14]\(4) => bank13_read(136),
      \bus2ip_addr_reg_reg[14]\(3) => bank13_read(134),
      \bus2ip_addr_reg_reg[14]\(2) => bank13_read(132),
      \bus2ip_addr_reg_reg[14]\(1) => bank13_read(130),
      \bus2ip_addr_reg_reg[14]\(0) => bank13_read(128),
      \bus2ip_addr_reg_reg[14]_0\(1) => bank1_read(128),
      \bus2ip_addr_reg_reg[14]_0\(0) => bank1_read(14),
      \bus2ip_addr_reg_reg[14]_1\ => i_axi_lite_ipif_n_115,
      \bus2ip_addr_reg_reg[15]\ => i_axi_lite_ipif_n_96,
      \bus2ip_addr_reg_reg[15]_0\ => i_axi_lite_ipif_n_97,
      \bus2ip_addr_reg_reg[15]_1\(4) => bank11_read(136),
      \bus2ip_addr_reg_reg[15]_1\(3) => bank11_read(134),
      \bus2ip_addr_reg_reg[15]_1\(2) => bank11_read(132),
      \bus2ip_addr_reg_reg[15]_1\(1) => bank11_read(130),
      \bus2ip_addr_reg_reg[15]_1\(0) => bank11_read(128),
      \bus2ip_addr_reg_reg[16]\(5) => bank9_read(136),
      \bus2ip_addr_reg_reg[16]\(4) => bank9_read(134),
      \bus2ip_addr_reg_reg[16]\(3) => bank9_read(132),
      \bus2ip_addr_reg_reg[16]\(2) => bank9_read(130),
      \bus2ip_addr_reg_reg[16]\(1) => bank9_read(128),
      \bus2ip_addr_reg_reg[16]\(0) => bank9_read(14),
      \bus2ip_addr_reg_reg[16]_0\ => i_axi_lite_ipif_n_109,
      \bus2ip_addr_reg_reg[16]_1\(0) => bank3_read(128),
      \bus2ip_addr_reg_reg[16]_2\(0) => IP2Bus_Data0,
      dac00_irq_en => dac00_irq_en,
      dac00_irq_sync(1 downto 0) => dac00_stat_sync(1 downto 0),
      dac01_irq_en => dac01_irq_en,
      dac01_irq_sync(1 downto 0) => dac01_stat_sync(1 downto 0),
      dac02_irq_en => dac02_irq_en,
      dac02_irq_sync(1 downto 0) => dac02_stat_sync(1 downto 0),
      dac03_irq_en => dac03_irq_en,
      dac03_irq_sync(1 downto 0) => dac03_stat_sync(1 downto 0),
      dac0_cmn_irq_en => dac0_cmn_irq_en,
      dac0_common_stat(15 downto 0) => dac0_common_stat(15 downto 0),
      dac0_do_mon(15 downto 0) => \por_state_machine_i/por_fsm_dac0/rdata\(15 downto 0),
      dac0_drp_rdy => dac0_drp_rdy,
      dac0_fifo_disable(0) => dac0_fifo_disable(0),
      dac0_powerup_state_irq => dac0_powerup_state_irq,
      dac0_reset => dac0_reset,
      dac0_restart => dac0_restart,
      dac10_irq_en => dac10_irq_en,
      dac10_irq_sync(1 downto 0) => dac10_stat_sync(1 downto 0),
      dac11_irq_en => dac11_irq_en,
      dac11_irq_sync(1 downto 0) => dac11_stat_sync(1 downto 0),
      dac12_irq_en => dac12_irq_en,
      dac12_irq_sync(1 downto 0) => dac12_stat_sync(1 downto 0),
      dac13_irq_en => dac13_irq_en,
      dac13_irq_sync(1 downto 0) => dac13_stat_sync(1 downto 0),
      dac1_cmn_irq_en => dac1_cmn_irq_en,
      dac1_common_stat(15 downto 0) => dac1_common_stat(15 downto 0),
      dac1_do_mon(13) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_127,
      dac1_do_mon(12) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_128,
      dac1_do_mon(11) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_129,
      dac1_do_mon(10) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_130,
      dac1_do_mon(9) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_131,
      dac1_do_mon(8) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_132,
      dac1_do_mon(7) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_133,
      dac1_do_mon(6) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_134,
      dac1_do_mon(5) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_135,
      dac1_do_mon(4) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_136,
      dac1_do_mon(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_137,
      dac1_do_mon(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_138,
      dac1_do_mon(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_139,
      dac1_do_mon(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_140,
      dac1_drp_we => dac1_drp_we,
      \dac1_end_stage_reg[0]\ => master_reset_reg_n_0,
      dac1_fifo_disable(0) => dac1_fifo_disable(0),
      dac1_reset => dac1_reset,
      dac1_restart => dac1_restart,
      drp_RdAck_r => drp_RdAck_r,
      irq_enables(6) => irq_enables(31),
      irq_enables(5 downto 2) => irq_enables(7 downto 4),
      irq_enables(1 downto 0) => irq_enables(1 downto 0),
      master_reset => master_reset,
      master_reset_reg(0) => dac0_end_stage,
      mem_data_adc0(3 downto 0) => \por_state_machine_i/mem_data_adc0\(32 downto 29),
      p_44_in(7 downto 4) => p_44_in(11 downto 8),
      p_44_in(3 downto 0) => p_44_in(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(17 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(17 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      \s_axi_rdata_reg_reg[31]\(31 downto 0) => IP2Bus_Data(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_rvalid_reg_reg => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0,
      s_axi_wdata(0) => s_axi_wdata(0),
      \s_axi_wdata[0]_0\ => i_axi_lite_ipif_n_120,
      s_axi_wdata_0_sp_1 => i_axi_lite_ipif_n_119,
      s_axi_wready => s_axi_wready,
      s_axi_wready_reg_i_2 => adc2_drp_rdy,
      s_axi_wready_reg_i_2_0 => adc3_drp_rdy,
      s_axi_wready_reg_i_2_1 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_431,
      s_axi_wready_reg_i_2_2 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_422,
      s_axi_wvalid => s_axi_wvalid,
      signal_lost(0) => adc00_cal_freeze_reg,
      user_drp_drdy => dac1_drp_rdy
    );
i_dac0_reset_count: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_reset_count_0
     port map (
      Q(7 downto 0) => dac0_reset_cnt(7 downto 0),
      axi_read_req_r_reg_0(0) => bank1_read(14),
      dac0_sm_reset_i => dac0_sm_reset_i,
      read_ack_tog_r_reg_0 => i_dac0_reset_count_n_1,
      read_ack_tog_reg_0 => i_dac0_reset_count_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sm_reset_pulse0 => sm_reset_pulse0,
      sm_reset_r => sm_reset_r_0,
      sm_reset_r_reg_0 => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
i_drp_control_top: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_drp_control_top
     port map (
      D(2) => i_axi_lite_ipif_n_22,
      D(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_415,
      D(0) => i_axi_lite_ipif_n_23,
      \FSM_onehot_state_reg[0]\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_439,
      \FSM_onehot_state_reg[2]\(2) => i_drp_control_top_n_12,
      \FSM_onehot_state_reg[2]\(1) => dac1_drp_en,
      \FSM_onehot_state_reg[2]\(0) => i_drp_control_top_n_14,
      \FSM_onehot_state_reg[2]_0\(2) => i_drp_control_top_n_23,
      \FSM_onehot_state_reg[2]_0\(1) => adc3_drp_en,
      \FSM_onehot_state_reg[2]_0\(0) => i_drp_control_top_n_25,
      \FSM_onehot_state_reg[2]_1\(2) => i_drp_control_top_n_32,
      \FSM_onehot_state_reg[2]_1\(1) => adc2_drp_en,
      \FSM_onehot_state_reg[2]_1\(0) => i_drp_control_top_n_34,
      \FSM_onehot_state_reg[3]\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_438,
      \FSM_onehot_state_reg[3]_0\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_407,
      \FSM_onehot_state_reg[3]_1\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_442,
      \FSM_onehot_state_reg[3]_2\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_441,
      \FSM_onehot_state_reg[3]_3\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_440,
      \FSM_onehot_state_reg[3]_4\ => adc1_drp_rdy,
      \FSM_onehot_state_reg[3]_5\ => adc2_drp_rdy,
      \FSM_onehot_state_reg[3]_6\ => adc3_drp_rdy,
      \FSM_onehot_state_reg[4]\ => i_drp_control_top_n_11,
      \FSM_onehot_state_reg[4]_0\(4) => i_drp_control_top_n_15,
      \FSM_onehot_state_reg[4]_0\(3) => i_drp_control_top_n_16,
      \FSM_onehot_state_reg[4]_0\(2) => i_drp_control_top_n_17,
      \FSM_onehot_state_reg[4]_0\(1) => dac0_drp_en,
      \FSM_onehot_state_reg[4]_0\(0) => i_drp_control_top_n_19,
      \FSM_onehot_state_reg[4]_1\ => i_drp_control_top_n_20,
      \FSM_onehot_state_reg[4]_10\(2) => i_axi_lite_ipif_n_17,
      \FSM_onehot_state_reg[4]_10\(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_416,
      \FSM_onehot_state_reg[4]_10\(0) => i_axi_lite_ipif_n_18,
      \FSM_onehot_state_reg[4]_11\(3) => i_axi_lite_ipif_n_36,
      \FSM_onehot_state_reg[4]_11\(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_418,
      \FSM_onehot_state_reg[4]_11\(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_419,
      \FSM_onehot_state_reg[4]_11\(0) => i_axi_lite_ipif_n_37,
      \FSM_onehot_state_reg[4]_12\(2) => i_axi_lite_ipif_n_40,
      \FSM_onehot_state_reg[4]_12\(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_424,
      \FSM_onehot_state_reg[4]_12\(0) => i_axi_lite_ipif_n_41,
      \FSM_onehot_state_reg[4]_13\(2) => i_axi_lite_ipif_n_32,
      \FSM_onehot_state_reg[4]_13\(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_425,
      \FSM_onehot_state_reg[4]_13\(0) => i_axi_lite_ipif_n_33,
      \FSM_onehot_state_reg[4]_14\(2) => i_axi_lite_ipif_n_27,
      \FSM_onehot_state_reg[4]_14\(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_427,
      \FSM_onehot_state_reg[4]_14\(0) => i_axi_lite_ipif_n_28,
      \FSM_onehot_state_reg[4]_2\ => i_drp_control_top_n_21,
      \FSM_onehot_state_reg[4]_3\ => i_drp_control_top_n_22,
      \FSM_onehot_state_reg[4]_4\(4) => i_drp_control_top_n_26,
      \FSM_onehot_state_reg[4]_4\(3) => i_drp_control_top_n_27,
      \FSM_onehot_state_reg[4]_4\(2) => i_drp_control_top_n_28,
      \FSM_onehot_state_reg[4]_4\(1) => adc0_drp_en,
      \FSM_onehot_state_reg[4]_4\(0) => i_drp_control_top_n_30,
      \FSM_onehot_state_reg[4]_5\ => i_drp_control_top_n_31,
      \FSM_onehot_state_reg[4]_6\(4) => i_drp_control_top_n_36,
      \FSM_onehot_state_reg[4]_6\(3) => i_drp_control_top_n_37,
      \FSM_onehot_state_reg[4]_6\(2) => i_drp_control_top_n_38,
      \FSM_onehot_state_reg[4]_6\(1) => adc1_drp_en,
      \FSM_onehot_state_reg[4]_6\(0) => i_drp_control_top_n_40,
      \FSM_onehot_state_reg[4]_7\ => i_drp_control_top_n_41,
      \FSM_onehot_state_reg[4]_8\ => i_drp_control_top_n_42,
      \FSM_onehot_state_reg[4]_9\ => i_drp_control_top_n_43,
      Q(10 downto 0) => drp_addr(10 downto 0),
      SR(0) => i_axi_lite_ipif_n_123,
      access_type_reg => i_drp_control_top_n_0,
      access_type_reg_0 => i_drp_control_top_n_1,
      access_type_reg_1 => i_drp_control_top_n_2,
      access_type_reg_10 => i_axi_lite_ipif_n_49,
      access_type_reg_2 => i_drp_control_top_n_3,
      access_type_reg_3 => i_drp_control_top_n_4,
      access_type_reg_4 => i_drp_control_top_n_5,
      access_type_reg_5 => i_axi_lite_ipif_n_48,
      access_type_reg_6 => i_axi_lite_ipif_n_47,
      access_type_reg_7 => i_axi_lite_ipif_n_52,
      access_type_reg_8 => i_axi_lite_ipif_n_50,
      access_type_reg_9 => i_axi_lite_ipif_n_51,
      adc1_drp_we => adc1_drp_we,
      bank10_read => bank10_read,
      bank10_write => bank10_write,
      bank12_read => bank12_read,
      bank12_write => bank12_write,
      bank14_read => bank14_read,
      bank14_write => bank14_write,
      bank16_read => bank16_read,
      bank16_write => bank16_write,
      bank2_read => bank2_read,
      bank2_write => bank2_write,
      bank4_read => bank4_read,
      bank4_write => bank4_write,
      dac0_drp_rdy => dac0_drp_rdy,
      \drp_addr_reg[0]\ => i_drp_control_top_n_7,
      \drp_addr_reg[0]_0\ => i_drp_control_top_n_8,
      \drp_addr_reg[3]\ => i_drp_control_top_n_6,
      \drp_addr_reg[7]\ => i_drp_control_top_n_9,
      \drp_addr_reg[8]\ => i_drp_control_top_n_10,
      dummy_read_req_reg(0) => \por_state_machine_i/drp_arbiter_dac0/fsm_cs\(2),
      s_axi_aclk => s_axi_aclk,
      user_drp_drdy => dac1_drp_rdy
    );
i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl
     port map (
      adc0_bufg_gt_0 => clk_adc0_i,
      clk_adc0 => clk_adc0,
      clk_dac0 => clk_dac0,
      dac0_bufg_gt_0 => clk_dac0_i,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5
    );
i_project_1_usp_rf_data_converter_0_i_0_irq_req_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_req_ack
     port map (
      axi_RdAck_reg => i_adc0_reset_count_n_1,
      axi_RdAck_reg_0 => i_adc0_reset_count_n_0,
      axi_RdAck_reg_1 => i_dac0_reset_count_n_1,
      axi_RdAck_reg_2 => i_dac0_reset_count_n_0,
      axi_read_req_r_reg_0(0) => bank0_read(64),
      read_ack_tog_reg_0 => i_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_n_0,
      read_ack_tog_reg_1 => i_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_n_1,
      read_ack_tog_reg_2 => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_project_1_usp_rf_data_converter_0_i_0_irq_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_irq_sync
     port map (
      \IP2Bus_Data[0]_i_33\(3 downto 2) => adc3_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[0]_i_33\(1 downto 0) => adc3_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[0]_i_40\(3 downto 2) => adc0_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[0]_i_40\(1 downto 0) => adc0_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[0]_i_43\(1 downto 0) => p_0_in3_in(1 downto 0),
      \IP2Bus_Data[0]_i_48\(1 downto 0) => dac0_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[0]_i_51\(3 downto 2) => adc2_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[0]_i_51\(1 downto 0) => adc2_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[0]_i_9\ => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_0,
      \IP2Bus_Data[15]_i_19\(3 downto 2) => adc0_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_19\(1 downto 0) => adc0_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_67\(3 downto 2) => adc1_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_67\(1 downto 0) => adc1_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_95\(2 downto 1) => adc2_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_95\(0) => adc2_slice2_irq_en(3),
      \IP2Bus_Data[1]_i_22\(1 downto 0) => p_0_in4_in(1 downto 0),
      \IP2Bus_Data[1]_i_25\(1 downto 0) => p_0_in0_in(1 downto 0),
      \IP2Bus_Data[1]_i_61\(3 downto 2) => adc1_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[1]_i_61\(1 downto 0) => adc1_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[2]_i_11\(3 downto 2) => adc3_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[2]_i_11\(1 downto 0) => adc3_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[2]_i_32\(3 downto 2) => adc0_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[2]_i_32\(1 downto 0) => adc0_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[2]_i_39\ => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_4,
      \IP2Bus_Data[2]_i_47\(1 downto 0) => p_0_in5_in(1 downto 0),
      \IP2Bus_Data[2]_i_50\(1 downto 0) => p_0_in1_in(1 downto 0),
      \IP2Bus_Data[3]_i_40\(3 downto 2) => adc2_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[3]_i_40\(1 downto 0) => adc2_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[3]_i_44\(0) => bank11_read(130),
      \IP2Bus_Data[3]_i_45\(3 downto 2) => adc1_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[3]_i_45\(1 downto 0) => adc1_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[3]_i_60\(1 downto 0) => p_0_in6_in(1 downto 0),
      \IP2Bus_Data[3]_i_79\(1 downto 0) => p_0_in2_in(1 downto 0),
      Q(3 downto 2) => adc1_slice0_irq_en(15 downto 14),
      Q(1 downto 0) => adc1_slice0_irq_en(3 downto 2),
      adc00_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_294,
      adc00_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_295,
      adc00_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_296,
      adc00_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_297,
      adc00_irq_en => adc00_irq_en,
      adc00_irq_sync(3 downto 0) => adc00_stat_sync(3 downto 0),
      adc00_overvol_irq => adc00_overvol_irq,
      adc01_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_298,
      adc01_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_299,
      adc01_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_300,
      adc01_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_301,
      adc01_irq_en => adc01_irq_en,
      adc01_irq_sync(2 downto 0) => adc01_stat_sync(2 downto 0),
      adc01_overvol_irq => adc01_overvol_irq,
      adc02_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_302,
      adc02_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_303,
      adc02_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_304,
      adc02_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_305,
      adc02_irq_en => adc02_irq_en,
      adc02_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_5,
      adc02_irq_sync(3 downto 0) => adc02_stat_sync(3 downto 0),
      adc02_overvol_irq => adc02_overvol_irq,
      adc03_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_306,
      adc03_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_307,
      adc03_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_308,
      adc03_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_309,
      adc03_irq_en => adc03_irq_en,
      adc03_irq_sync(3 downto 0) => adc03_stat_sync(3 downto 0),
      adc03_overvol_irq => adc03_overvol_irq,
      adc0_cmn_irq_en => adc0_cmn_irq_en,
      adc0_powerup_state_irq => adc0_powerup_state_irq,
      \adc0_slice0_irq_en_reg[15]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_41,
      \adc0_slice1_irq_en_reg[15]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_47,
      \adc0_slice1_irq_en_reg[2]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_42,
      \adc0_slice2_irq_en_reg[2]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_40,
      \adc0_slice3_irq_en_reg[2]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_43,
      adc10_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_326,
      adc10_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_327,
      adc10_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_328,
      adc10_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_329,
      adc10_irq_en => adc10_irq_en,
      adc10_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_77,
      adc10_irq_sync(2 downto 1) => adc10_stat_sync(3 downto 2),
      adc10_irq_sync(0) => adc10_stat_sync(0),
      adc10_overvol_irq => adc10_overvol_irq,
      adc11_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_330,
      adc11_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_331,
      adc11_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_332,
      adc11_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_333,
      adc11_irq_en => adc11_irq_en,
      adc11_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_78,
      adc11_irq_sync(3 downto 0) => adc11_stat_sync(3 downto 0),
      adc11_overvol_irq => adc11_overvol_irq,
      adc12_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_334,
      adc12_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_335,
      adc12_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_336,
      adc12_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_337,
      adc12_irq_en => adc12_irq_en,
      adc12_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_62,
      adc12_irq_en_reg_0 => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_75,
      adc12_irq_sync(0) => adc12_stat_sync(0),
      adc12_overvol_irq => adc12_overvol_irq,
      adc13_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_338,
      adc13_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_339,
      adc13_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_340,
      adc13_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_341,
      adc13_irq_en => adc13_irq_en,
      adc13_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_76,
      adc13_irq_sync(3 downto 0) => adc13_stat_sync(3 downto 0),
      adc13_overvol_irq => adc13_overvol_irq,
      \adc1_slice0_irq_en_reg[3]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_0,
      \adc1_slice2_irq_en_reg[14]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_84,
      \adc1_slice2_irq_en_reg[15]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_86,
      \adc1_slice2_irq_en_reg[3]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_85,
      adc20_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_358,
      adc20_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_359,
      adc20_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_360,
      adc20_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_361,
      adc20_irq_en => adc20_irq_en,
      adc20_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_60,
      adc20_irq_en_reg_0 => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_91,
      adc20_irq_sync(3 downto 0) => adc20_stat_sync(3 downto 0),
      adc20_overvol_irq => adc20_overvol_irq,
      adc21_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_362,
      adc21_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_363,
      adc21_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_364,
      adc21_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_365,
      adc21_irq_en => adc21_irq_en,
      adc21_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_93,
      adc21_irq_sync(3 downto 0) => adc21_stat_sync(3 downto 0),
      adc21_overvol_irq => adc21_overvol_irq,
      adc22_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_366,
      adc22_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_367,
      adc22_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_368,
      adc22_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_369,
      adc22_irq_en => adc22_irq_en,
      adc22_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_92,
      adc22_irq_sync(1) => adc22_stat_sync(2),
      adc22_irq_sync(0) => adc22_stat_sync(0),
      adc23_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_370,
      adc23_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_371,
      adc23_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_372,
      adc23_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_373,
      adc23_irq_en => adc23_irq_en,
      adc23_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_94,
      adc23_irq_sync(3 downto 0) => adc23_stat_sync(3 downto 0),
      adc23_overvol_irq => adc23_overvol_irq,
      \adc2_slice2_irq_en_reg[14]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_109,
      \adc2_slice2_irq_en_reg[15]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_111,
      \adc2_slice2_irq_en_reg[3]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_110,
      adc30_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_390,
      adc30_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_391,
      adc30_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_392,
      adc30_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_393,
      adc30_irq_en => adc30_irq_en,
      adc30_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_23,
      adc30_irq_sync(3 downto 0) => adc30_stat_sync(3 downto 0),
      adc30_overvol_irq => adc30_overvol_irq,
      adc31_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_394,
      adc31_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_395,
      adc31_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_396,
      adc31_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_397,
      adc31_irq_en => adc31_irq_en,
      adc31_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_20,
      adc31_irq_sync(3 downto 0) => adc31_stat_sync(3 downto 0),
      adc31_overvol_irq => adc31_overvol_irq,
      adc32_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_398,
      adc32_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_399,
      adc32_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_400,
      adc32_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_401,
      adc32_irq_en => adc32_irq_en,
      adc32_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_6,
      adc32_irq_sync(2) => adc32_stat_sync(3),
      adc32_irq_sync(1 downto 0) => adc32_stat_sync(1 downto 0),
      adc32_overvol_irq => adc32_overvol_irq,
      adc33_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_402,
      adc33_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_403,
      adc33_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_404,
      adc33_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_405,
      adc33_irq_en => adc33_irq_en,
      adc33_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_22,
      adc33_irq_sync(3 downto 0) => adc33_stat_sync(3 downto 0),
      adc33_overvol_irq => adc33_overvol_irq,
      \adc3_slice2_irq_en_reg[14]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_39,
      \adc3_slice2_irq_en_reg[15]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_21,
      dac00_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_119,
      dac00_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_120,
      dac00_irq_en => dac00_irq_en,
      dac00_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_66,
      dac00_irq_sync(1 downto 0) => dac00_stat_sync(1 downto 0),
      dac01_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_121,
      dac01_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_122,
      dac01_irq_en => dac01_irq_en,
      dac01_irq_sync(1 downto 0) => dac01_stat_sync(1 downto 0),
      dac02_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_123,
      dac02_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_124,
      dac02_irq_en => dac02_irq_en,
      dac02_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_64,
      dac02_irq_sync(1 downto 0) => dac02_stat_sync(1 downto 0),
      dac03_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_125,
      dac03_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_126,
      dac03_irq_en => dac03_irq_en,
      dac03_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_65,
      dac03_irq_sync(1 downto 0) => dac03_stat_sync(1 downto 0),
      dac0_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_61,
      \dac0_slice1_irq_en_reg[14]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_63,
      dac10_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_141,
      dac10_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_142,
      dac10_irq_en => dac10_irq_en,
      dac10_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_10,
      dac10_irq_sync(1 downto 0) => dac10_stat_sync(1 downto 0),
      dac11_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_143,
      dac11_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_144,
      dac11_irq_en => dac11_irq_en,
      dac11_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_9,
      dac11_irq_sync(1 downto 0) => dac11_stat_sync(1 downto 0),
      dac12_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_145,
      dac12_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_146,
      dac12_irq_en => dac12_irq_en,
      dac12_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_7,
      dac12_irq_sync(1 downto 0) => dac12_stat_sync(1 downto 0),
      dac13_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_147,
      dac13_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_148,
      dac13_irq_en => dac13_irq_en,
      dac13_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_11,
      dac13_irq_sync(1 downto 0) => dac13_stat_sync(1 downto 0),
      irq => irq,
      irq_0 => got_timeout_reg_n_0,
      irq_INST_0_i_13_0(3 downto 2) => adc2_slice1_irq_en(15 downto 14),
      irq_INST_0_i_13_0(1 downto 0) => adc2_slice1_irq_en(3 downto 2),
      irq_INST_0_i_24_0(3 downto 2) => adc3_slice1_irq_en(15 downto 14),
      irq_INST_0_i_24_0(1 downto 0) => adc3_slice1_irq_en(3 downto 2),
      irq_INST_0_i_26_0(3 downto 2) => adc3_slice3_irq_en(15 downto 14),
      irq_INST_0_i_26_0(1 downto 0) => adc3_slice3_irq_en(3 downto 2),
      irq_INST_0_i_35_0(3 downto 2) => adc0_slice3_irq_en(15 downto 14),
      irq_INST_0_i_35_0(1 downto 0) => adc0_slice3_irq_en(3 downto 2),
      irq_enables(6) => irq_enables(31),
      irq_enables(5 downto 2) => irq_enables(7 downto 4),
      irq_enables(1 downto 0) => irq_enables(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      \syncstages_ff_reg[4]\ => i_project_1_usp_rf_data_converter_0_i_0_irq_sync_n_8
    );
i_project_1_usp_rf_data_converter_0_i_0_overvol_irq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_overvol_irq
     port map (
      Q(0) => adc1_slice2_irq_en(2),
      adc00_irq_sync(0) => adc00_stat_sync(0),
      adc00_overvol_irq => adc00_overvol_irq,
      adc01_irq_sync(0) => adc01_stat_sync(0),
      adc01_overvol_irq => adc01_overvol_irq,
      adc02_irq_sync(0) => adc02_stat_sync(0),
      adc02_overvol_irq => adc02_overvol_irq,
      adc03_irq_sync(0) => adc03_stat_sync(0),
      adc03_overvol_irq => adc03_overvol_irq,
      adc0_done => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_99,
      adc10_irq_sync(0) => adc10_stat_sync(0),
      adc10_overvol_irq => adc10_overvol_irq,
      adc11_irq_sync(0) => adc11_stat_sync(0),
      adc11_overvol_irq => adc11_overvol_irq,
      adc12_irq_sync(0) => adc12_stat_sync(0),
      adc12_overvol_irq => adc12_overvol_irq,
      adc13_irq_sync(0) => adc13_stat_sync(0),
      adc13_overvol_irq => adc13_overvol_irq,
      adc13_overvol_out_reg_0 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_446,
      \adc1_slice2_irq_en_reg[2]\ => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_2,
      adc20_irq_sync(0) => adc20_stat_sync(0),
      adc20_overvol_irq => adc20_overvol_irq,
      adc21_irq_sync(0) => adc21_stat_sync(0),
      adc21_overvol_irq => adc21_overvol_irq,
      adc22_irq_sync(1) => adc22_stat_sync(2),
      adc22_irq_sync(0) => adc22_stat_sync(0),
      adc22_overvol_out_reg_0 => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_4,
      adc23_irq_sync(0) => adc23_stat_sync(0),
      adc23_overvol_irq => adc23_overvol_irq,
      adc23_overvol_out_reg_0 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_449,
      \adc2_slice2_irq_en_reg[2]\ => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_5,
      adc30_irq_sync(0) => adc30_stat_sync(0),
      adc30_overvol_irq => adc30_overvol_irq,
      adc31_irq_sync(0) => adc31_stat_sync(0),
      adc31_overvol_irq => adc31_overvol_irq,
      adc32_irq_sync(0) => adc32_stat_sync(0),
      adc32_overvol_irq => adc32_overvol_irq,
      adc33_irq_sync(0) => adc33_stat_sync(0),
      adc33_overvol_irq => adc33_overvol_irq,
      adc33_overvol_out_reg_0 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_452,
      axi_RdAck0 => axi_RdAck0,
      axi_RdAck_i_4 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_11,
      axi_RdAck_i_4_0 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_10,
      axi_RdAck_i_5 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_13,
      axi_RdAck_i_5_0 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_12,
      axi_RdAck_i_7 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_15,
      axi_RdAck_i_7_0 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_14,
      axi_RdAck_r => axi_RdAck_r,
      axi_RdAck_reg => i_project_1_usp_rf_data_converter_0_i_0_irq_req_ack_n_0,
      axi_RdAck_reg_0 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_6,
      axi_RdAck_reg_1 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_7,
      axi_RdAck_reg_2 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_8,
      axi_RdAck_reg_3 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_9,
      axi_read_req_r => \i_adc02_overvol_ack/axi_read_req_r\,
      axi_read_req_r_reg(3) => bank9_read(136),
      axi_read_req_r_reg(2) => bank9_read(134),
      axi_read_req_r_reg(1) => bank9_read(132),
      axi_read_req_r_reg(0) => bank9_read(130),
      axi_read_req_r_reg_0(3) => bank11_read(136),
      axi_read_req_r_reg_0(2) => bank11_read(134),
      axi_read_req_r_reg_0(1) => bank11_read(132),
      axi_read_req_r_reg_0(0) => bank11_read(130),
      axi_read_req_r_reg_1(3) => bank13_read(136),
      axi_read_req_r_reg_1(2) => bank13_read(134),
      axi_read_req_r_reg_1(1) => bank13_read(132),
      axi_read_req_r_reg_1(0) => bank13_read(130),
      axi_read_req_r_reg_2(3) => bank15_read(136),
      axi_read_req_r_reg_2(2) => bank15_read(134),
      axi_read_req_r_reg_2(1) => bank15_read(132),
      axi_read_req_r_reg_2(0) => bank15_read(130),
      axi_read_req_tog_reg => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_7,
      axi_read_req_tog_reg_0 => i_axi_lite_ipif_n_85,
      axi_read_req_tog_reg_1 => i_register_decode_n_30,
      axi_read_req_tog_reg_2 => i_axi_lite_ipif_n_97,
      axi_read_req_tog_reg_3 => i_register_decode_n_38,
      axi_read_req_tog_reg_4 => i_axi_lite_ipif_n_125,
      irq_INST_0_i_12(1) => adc2_slice2_irq_en(14),
      irq_INST_0_i_12(0) => adc2_slice2_irq_en(2),
      read_ack_tog => read_ack_tog,
      read_ack_tog_r => read_ack_tog_r,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq
     port map (
      adc0_powerup_state_interrupt => adc0_powerup_state_interrupt,
      adc0_powerup_state_irq => adc0_powerup_state_irq,
      adc0_powerup_state_out_reg_0 => adc0_restart_reg_n_0,
      axi_read_req_r => \i_adc0_powerup_state_ack/axi_read_req_r\,
      axi_read_req_r_reg(0) => bank9_read(128),
      axi_read_req_r_reg_0(0) => bank11_read(128),
      axi_read_req_r_reg_1(0) => bank13_read(128),
      axi_read_req_r_reg_2(0) => bank15_read(128),
      axi_read_req_r_reg_3(0) => bank1_read(128),
      axi_read_req_r_reg_4(0) => bank3_read(128),
      axi_read_req_tog => axi_read_req_tog,
      axi_read_req_tog_reg => i_axi_lite_ipif_n_85,
      axi_read_req_tog_reg_0 => i_register_decode_n_20,
      axi_read_req_tog_reg_1 => i_axi_lite_ipif_n_96,
      axi_read_req_tog_reg_2 => i_axi_lite_ipif_n_97,
      axi_read_req_tog_reg_3 => i_axi_lite_ipif_n_110,
      axi_read_req_tog_reg_4 => i_axi_lite_ipif_n_124,
      dac0_cmn_irq_en => dac0_cmn_irq_en,
      dac0_cmn_irq_en_reg => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_0,
      dac0_powerup_state_irq => dac0_powerup_state_irq,
      dac0_powerup_state_out_reg_0 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_454,
      dac0_powerup_state_out_reg_1 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_408,
      dac0_powerup_state_out_reg_2 => dac0_restart_reg_n_0,
      read_ack_tog => read_ack_tog,
      read_ack_tog_r => read_ack_tog_r,
      read_ack_tog_r_reg => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_7,
      read_ack_tog_r_reg_0 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_9,
      read_ack_tog_r_reg_1 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_11,
      read_ack_tog_r_reg_2 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_13,
      read_ack_tog_r_reg_3 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_15,
      read_ack_tog_reg => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_6,
      read_ack_tog_reg_0 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_8,
      read_ack_tog_reg_1 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_10,
      read_ack_tog_reg_2 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_12,
      read_ack_tog_reg_3 => i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq_n_14,
      read_ack_tog_reg_4 => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_register_decode: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_register_decode
     port map (
      Q(7 downto 0) => Bus2IP_Addr(9 downto 2),
      \bus2ip_addr_reg_reg[2]\ => i_register_decode_n_3,
      \bus2ip_addr_reg_reg[2]_0\ => i_register_decode_n_5,
      \bus2ip_addr_reg_reg[2]_1\ => i_register_decode_n_7,
      \bus2ip_addr_reg_reg[2]_2\ => i_register_decode_n_9,
      \bus2ip_addr_reg_reg[2]_3\ => i_register_decode_n_10,
      \bus2ip_addr_reg_reg[2]_4\ => i_register_decode_n_16,
      \bus2ip_addr_reg_reg[2]_5\ => i_register_decode_n_19,
      \bus2ip_addr_reg_reg[2]_6\ => i_register_decode_n_33,
      \bus2ip_addr_reg_reg[2]_7\ => i_register_decode_n_37,
      \bus2ip_addr_reg_reg[2]_8\ => i_register_decode_n_38,
      \bus2ip_addr_reg_reg[2]_9\ => i_register_decode_n_43,
      \bus2ip_addr_reg_reg[3]\ => i_register_decode_n_22,
      \bus2ip_addr_reg_reg[3]_0\ => i_register_decode_n_28,
      \bus2ip_addr_reg_reg[3]_1\ => i_register_decode_n_30,
      \bus2ip_addr_reg_reg[3]_2\ => i_register_decode_n_32,
      \bus2ip_addr_reg_reg[3]_3\ => i_register_decode_n_34,
      \bus2ip_addr_reg_reg[4]\ => i_register_decode_n_26,
      \bus2ip_addr_reg_reg[4]_0\ => i_register_decode_n_27,
      \bus2ip_addr_reg_reg[4]_1\ => i_register_decode_n_41,
      \bus2ip_addr_reg_reg[5]\ => i_register_decode_n_18,
      \bus2ip_addr_reg_reg[5]_0\ => i_register_decode_n_29,
      \bus2ip_addr_reg_reg[5]_1\ => i_register_decode_n_36,
      \bus2ip_addr_reg_reg[5]_2\ => i_register_decode_n_42,
      \bus2ip_addr_reg_reg[6]\ => i_register_decode_n_1,
      \bus2ip_addr_reg_reg[6]_0\ => i_register_decode_n_12,
      \bus2ip_addr_reg_reg[6]_1\ => i_register_decode_n_13,
      \bus2ip_addr_reg_reg[6]_2\ => i_register_decode_n_31,
      \bus2ip_addr_reg_reg[6]_3\ => i_register_decode_n_40,
      \bus2ip_addr_reg_reg[7]\ => i_register_decode_n_6,
      \bus2ip_addr_reg_reg[7]_0\ => i_register_decode_n_44,
      \bus2ip_addr_reg_reg[8]\ => i_register_decode_n_8,
      \bus2ip_addr_reg_reg[8]_0\ => i_register_decode_n_11,
      \bus2ip_addr_reg_reg[8]_1\ => i_register_decode_n_15,
      \bus2ip_addr_reg_reg[9]\ => i_register_decode_n_0,
      \bus2ip_addr_reg_reg[9]_0\ => i_register_decode_n_2,
      \bus2ip_addr_reg_reg[9]_1\ => i_register_decode_n_4,
      \bus2ip_addr_reg_reg[9]_10\ => i_register_decode_n_39,
      \bus2ip_addr_reg_reg[9]_2\ => i_register_decode_n_14,
      \bus2ip_addr_reg_reg[9]_3\ => i_register_decode_n_17,
      \bus2ip_addr_reg_reg[9]_4\ => i_register_decode_n_20,
      \bus2ip_addr_reg_reg[9]_5\ => i_register_decode_n_21,
      \bus2ip_addr_reg_reg[9]_6\ => i_register_decode_n_23,
      \bus2ip_addr_reg_reg[9]_7\ => i_register_decode_n_24,
      \bus2ip_addr_reg_reg[9]_8\ => i_register_decode_n_25,
      \bus2ip_addr_reg_reg[9]_9\ => i_register_decode_n_35
    );
master_reset_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => master_reset,
      Q => master_reset_reg_n_0,
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_rf_wrapper
     port map (
      D(15 downto 0) => \por_state_machine_i/por_fsm_dac0/rdata\(15 downto 0),
      \FSM_onehot_state_reg[2]\(1) => i_drp_control_top_n_17,
      \FSM_onehot_state_reg[2]\(0) => dac0_drp_en,
      \FSM_onehot_state_reg[2]_0\(1) => i_drp_control_top_n_12,
      \FSM_onehot_state_reg[2]_0\(0) => dac1_drp_en,
      \FSM_onehot_state_reg[2]_1\(1) => i_drp_control_top_n_38,
      \FSM_onehot_state_reg[2]_1\(0) => adc1_drp_en,
      \FSM_onehot_state_reg[2]_2\(1) => i_drp_control_top_n_32,
      \FSM_onehot_state_reg[2]_2\(0) => adc2_drp_en,
      \FSM_onehot_state_reg[2]_3\(1) => i_drp_control_top_n_23,
      \FSM_onehot_state_reg[2]_3\(0) => adc3_drp_en,
      \FSM_onehot_state_reg[3]\ => i_drp_control_top_n_2,
      \FSM_onehot_state_reg[4]\(3) => i_drp_control_top_n_26,
      \FSM_onehot_state_reg[4]\(2) => i_drp_control_top_n_27,
      \FSM_onehot_state_reg[4]\(1) => i_drp_control_top_n_28,
      \FSM_onehot_state_reg[4]\(0) => adc0_drp_en,
      \FSM_sequential_fsm_cs_reg[0]\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_438,
      \FSM_sequential_fsm_cs_reg[0]_0\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_440,
      \FSM_sequential_fsm_cs_reg[0]_1\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_441,
      \FSM_sequential_fsm_cs_reg[0]_2\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_442,
      \FSM_sequential_fsm_cs_reg[1]\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_407,
      \FSM_sequential_fsm_cs_reg[1]_0\ => i_axi_lite_ipif_n_26,
      \FSM_sequential_fsm_cs_reg[1]_1\ => i_axi_lite_ipif_n_46,
      \FSM_sequential_fsm_cs_reg[1]_2\ => i_drp_control_top_n_31,
      \FSM_sequential_fsm_cs_reg[1]_3\ => i_drp_control_top_n_22,
      \FSM_sequential_fsm_cs_reg[1]_4\ => i_drp_control_top_n_11,
      \FSM_sequential_fsm_cs_reg[2]\(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_415,
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_416,
      \FSM_sequential_fsm_cs_reg[2]_1\(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_418,
      \FSM_sequential_fsm_cs_reg[2]_1\(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_419,
      \FSM_sequential_fsm_cs_reg[2]_2\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_421,
      \FSM_sequential_fsm_cs_reg[2]_3\(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_424,
      \FSM_sequential_fsm_cs_reg[2]_4\(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_425,
      \FSM_sequential_fsm_cs_reg[2]_5\(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_427,
      \FSM_sequential_fsm_cs_reg[2]_6\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_439,
      \FSM_sequential_fsm_cs_reg[2]_7\ => i_axi_lite_ipif_n_44,
      \FSM_sequential_por_sm_state_reg[1]\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_414,
      \FSM_sequential_por_sm_state_reg[2]\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_454,
      \FSM_sequential_por_sm_state_reg[2]_0\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_455,
      \IP2Bus_Data[10]_i_13\ => i_axi_lite_ipif_n_109,
      Q(0) => \por_state_machine_i/drp_arbiter_dac0/fsm_cs\(2),
      access_type_reg => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_422,
      access_type_reg_0 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_431,
      access_type_reg_1 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_437,
      adc00_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_294,
      adc00_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_295,
      adc00_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_296,
      adc00_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_297,
      adc01_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_298,
      adc01_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_299,
      adc01_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_300,
      adc01_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_301,
      adc02_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_302,
      adc02_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_303,
      adc02_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_304,
      adc02_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_305,
      adc03_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_306,
      adc03_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_307,
      adc03_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_308,
      adc03_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_309,
      \adc0_bg_cal_off_reg[0]\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_443,
      adc0_clk_n => adc0_clk_n,
      adc0_clk_p => adc0_clk_p,
      adc0_common_stat(15 downto 0) => adc0_common_stat(15 downto 0),
      adc0_done => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_99,
      adc0_done_i_reg_0(0) => adc0_fifo_disable(0),
      adc0_drp_rdy => adc0_drp_rdy,
      adc0_powerup_state_interrupt => adc0_powerup_state_interrupt,
      adc0_sm_reset_i => adc0_sm_reset_i,
      \adc0_start_stage_r_reg[0]\ => adc0_restart_reg_n_0,
      adc10_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_326,
      adc10_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_327,
      adc10_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_328,
      adc10_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_329,
      adc11_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_330,
      adc11_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_331,
      adc11_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_332,
      adc11_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_333,
      adc12_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_334,
      adc12_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_335,
      adc12_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_336,
      adc12_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_337,
      adc13_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_338,
      adc13_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_339,
      adc13_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_340,
      adc13_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_341,
      adc1_common_stat(15 downto 0) => adc1_common_stat(15 downto 0),
      adc1_drp_we => adc1_drp_we,
      adc1_restart_pending_reg => adc1_restart_reg_n_0,
      adc20_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_358,
      adc20_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_359,
      adc20_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_360,
      adc20_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_361,
      adc21_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_362,
      adc21_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_363,
      adc21_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_364,
      adc21_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_365,
      adc22_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_366,
      adc22_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_367,
      adc22_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_368,
      adc22_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_369,
      adc23_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_370,
      adc23_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_371,
      adc23_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_372,
      adc23_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_373,
      adc2_common_stat(15 downto 0) => adc2_common_stat(15 downto 0),
      adc2_drp_we => adc2_drp_we,
      adc2_restart_pending_reg => adc2_restart_reg_n_0,
      adc30_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_390,
      adc30_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_391,
      adc30_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_392,
      adc30_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_393,
      adc31_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_394,
      adc31_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_395,
      adc31_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_396,
      adc31_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_397,
      adc32_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_398,
      adc32_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_399,
      adc32_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_400,
      adc32_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_401,
      adc33_irq(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_402,
      adc33_irq(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_403,
      adc33_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_404,
      adc33_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_405,
      adc3_common_stat(15 downto 0) => adc3_common_stat(15 downto 0),
      adc3_drp_we => adc3_drp_we,
      adc3_restart_pending_reg => adc3_restart_reg_n_0,
      bank10_write => bank10_write,
      bank12_write => bank12_write,
      bank14_write => bank14_write,
      bank16_write => bank16_write,
      bank2_write => bank2_write,
      bank4_write => bank4_write,
      cleared_r_reg => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_453,
      cleared_r_reg_0 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_456,
      dac00_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_119,
      dac00_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_120,
      dac01_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_121,
      dac01_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_122,
      dac02_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_123,
      dac02_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_124,
      dac03_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_125,
      dac03_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_126,
      dac0_clk_n => dac0_clk_n,
      dac0_clk_p => dac0_clk_p,
      dac0_common_stat(15 downto 0) => dac0_common_stat(15 downto 0),
      dac0_drp_rdy => dac0_drp_rdy,
      \dac0_end_stage_r_reg[0]\ => dac0_restart_reg_n_0,
      \dac0_end_stage_r_reg[3]\(3) => \dac0_end_stage_reg_n_0_[3]\,
      \dac0_end_stage_r_reg[3]\(2) => \dac0_end_stage_reg_n_0_[2]\,
      \dac0_end_stage_r_reg[3]\(1) => \dac0_end_stage_reg_n_0_[1]\,
      \dac0_end_stage_r_reg[3]\(0) => \dac0_end_stage_reg_n_0_[0]\,
      dac0_fifo_disable(0) => dac0_fifo_disable(0),
      dac0_sm_reset_i => dac0_sm_reset_i,
      \dac0_start_stage_r_reg[3]\(3 downto 0) => dac0_start_stage(3 downto 0),
      dac10_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_141,
      dac10_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_142,
      dac11_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_143,
      dac11_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_144,
      dac12_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_145,
      dac12_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_146,
      dac13_irq(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_147,
      dac13_irq(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_148,
      dac1_common_stat(15 downto 0) => dac1_common_stat(15 downto 0),
      dac1_drp_we => dac1_drp_we,
      dac1_restart_pending_reg => dac1_restart_reg_n_0,
      dest_out => m0_axis_aclk_val_sync,
      done_reg => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_434,
      done_reg_0 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_446,
      done_reg_1 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_449,
      done_reg_2 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_452,
      done_reg_3 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_459,
      drp_RdAck_r_reg => i_drp_control_top_n_3,
      drp_RdAck_r_reg_0 => i_drp_control_top_n_0,
      drp_RdAck_r_reg_1 => i_drp_control_top_n_1,
      drp_RdAck_r_reg_2 => i_drp_control_top_n_4,
      drp_RdAck_r_reg_3 => i_drp_control_top_n_5,
      dummy_read_req_reg => i_drp_control_top_n_6,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      m00_axis_tdata(127 downto 0) => m00_axis_tdata(127 downto 0),
      m00_axis_tvalid => m00_axis_tvalid,
      m0_axis_aclk => m0_axis_aclk,
      \mem_data_adc0_reg[32]\(3 downto 0) => \por_state_machine_i/mem_data_adc0\(32 downto 29),
      \mem_data_dac0_reg[31]\ => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_408,
      p_44_in(7 downto 4) => p_44_in(11 downto 8),
      p_44_in(3 downto 0) => p_44_in(3 downto 0),
      por_sm_reset_reg_0 => master_reset_reg_n_0,
      \por_timer_count_reg[7]\(1) => \adc1_sim_level__0\(1),
      \por_timer_count_reg[7]\(0) => adc1_sim_level(0),
      \por_timer_count_reg[7]_0\(1) => \adc2_sim_level__0\(1),
      \por_timer_count_reg[7]_0\(0) => adc2_sim_level(0),
      \por_timer_count_reg[7]_1\(1) => \adc3_sim_level__0\(1),
      \por_timer_count_reg[7]_1\(0) => adc3_sim_level(0),
      \por_timer_count_reg[7]_2\(0) => \dac1_sim_level_reg_n_0_[0]\,
      \por_timer_start_val_reg[11]\(0) => \dac0_sim_level_reg_n_0_[0]\,
      \por_timer_start_val_reg[19]\(15 downto 0) => startup_delay(15 downto 0),
      \por_timer_start_val_reg[8]\(1) => \adc0_sim_level__0\(1),
      \por_timer_start_val_reg[8]\(0) => adc0_sim_level(0),
      rx0_u_adc_0 => clk_adc0_i,
      rx0_u_adc_1(15 downto 0) => \por_state_machine_i/por_fsm_adc0/rdata\(15 downto 0),
      rx1_u_adc_0(15) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_310,
      rx1_u_adc_0(14) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_311,
      rx1_u_adc_0(13) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_312,
      rx1_u_adc_0(12) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_313,
      rx1_u_adc_0(11) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_314,
      rx1_u_adc_0(10) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_315,
      rx1_u_adc_0(9) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_316,
      rx1_u_adc_0(8) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_317,
      rx1_u_adc_0(7) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_318,
      rx1_u_adc_0(6) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_319,
      rx1_u_adc_0(5) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_320,
      rx1_u_adc_0(4) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_321,
      rx1_u_adc_0(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_322,
      rx1_u_adc_0(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_323,
      rx1_u_adc_0(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_324,
      rx1_u_adc_0(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_325,
      rx2_u_adc_0(15) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_342,
      rx2_u_adc_0(14) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_343,
      rx2_u_adc_0(13) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_344,
      rx2_u_adc_0(12) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_345,
      rx2_u_adc_0(11) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_346,
      rx2_u_adc_0(10) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_347,
      rx2_u_adc_0(9) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_348,
      rx2_u_adc_0(8) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_349,
      rx2_u_adc_0(7) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_350,
      rx2_u_adc_0(6) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_351,
      rx2_u_adc_0(5) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_352,
      rx2_u_adc_0(4) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_353,
      rx2_u_adc_0(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_354,
      rx2_u_adc_0(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_355,
      rx2_u_adc_0(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_356,
      rx2_u_adc_0(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_357,
      rx3_u_adc_0(15) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_374,
      rx3_u_adc_0(14) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_375,
      rx3_u_adc_0(13) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_376,
      rx3_u_adc_0(12) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_377,
      rx3_u_adc_0(11) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_378,
      rx3_u_adc_0(10) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_379,
      rx3_u_adc_0(9) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_380,
      rx3_u_adc_0(8) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_381,
      rx3_u_adc_0(7) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_382,
      rx3_u_adc_0(6) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_383,
      rx3_u_adc_0(5) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_384,
      rx3_u_adc_0(4) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_385,
      rx3_u_adc_0(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_386,
      rx3_u_adc_0(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_387,
      rx3_u_adc_0(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_388,
      rx3_u_adc_0(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_389,
      s00_axis_tdata(255 downto 0) => s00_axis_tdata(255 downto 0),
      s00_axis_tready => s00_axis_tready,
      s0_axis_aclk => s0_axis_aclk,
      s_axi_aclk => s_axi_aclk,
      signal_lost(0) => adc00_cal_freeze_reg,
      sm_reset_pulse0 => sm_reset_pulse0_1,
      sm_reset_pulse0_0 => sm_reset_pulse0,
      sm_reset_r => sm_reset_r,
      sm_reset_r_1 => sm_reset_r_0,
      status(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_444,
      status(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_445,
      \status_reg[3]\(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_447,
      \status_reg[3]\(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_448,
      \status_reg[3]_0\(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_450,
      \status_reg[3]_0\(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_451,
      \status_reg[3]_1\(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_457,
      \status_reg[3]_1\(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_458,
      sysref_in_n => sysref_in_n,
      sysref_in_p => sysref_in_p,
      \tc_enable_reg0_inferred__0/tc_enable[1]_i_2\(3 downto 0) => adc1_end_stage(3 downto 0),
      \tc_enable_reg0_inferred__1/tc_enable[2]_i_2\(3 downto 0) => adc2_end_stage(3 downto 0),
      \tc_enable_reg0_inferred__2/tc_enable[3]_i_2\(3) => \adc3_end_stage_reg_n_0_[3]\,
      \tc_enable_reg0_inferred__2/tc_enable[3]_i_2\(2) => \adc3_end_stage_reg_n_0_[2]\,
      \tc_enable_reg0_inferred__2/tc_enable[3]_i_2\(1) => \adc3_end_stage_reg_n_0_[1]\,
      \tc_enable_reg0_inferred__2/tc_enable[3]_i_2\(0) => \adc3_end_stage_reg_n_0_[0]\,
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(3) => \dac1_end_stage_reg_n_0_[3]\,
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(2) => \dac1_end_stage_reg_n_0_[2]\,
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(1) => \dac1_end_stage_reg_n_0_[1]\,
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(0) => \dac1_end_stage_reg_n_0_[0]\,
      \tc_enable_reg[1]\(3 downto 0) => adc1_start_stage(3 downto 0),
      \tc_enable_reg[2]\(3 downto 0) => adc2_start_stage(3 downto 0),
      \tc_enable_reg[3]\(3 downto 0) => adc3_start_stage(3 downto 0),
      \tc_enable_reg[5]\(3 downto 0) => dac1_start_stage(3 downto 0),
      tx0_u_dac_0 => clk_dac0_i,
      tx1_u_dac_0(13) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_127,
      tx1_u_dac_0(12) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_128,
      tx1_u_dac_0(11) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_129,
      tx1_u_dac_0(10) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_130,
      tx1_u_dac_0(9) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_131,
      tx1_u_dac_0(8) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_132,
      tx1_u_dac_0(7) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_133,
      tx1_u_dac_0(6) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_134,
      tx1_u_dac_0(5) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_135,
      tx1_u_dac_0(4) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_136,
      tx1_u_dac_0(3) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_137,
      tx1_u_dac_0(2) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_138,
      tx1_u_dac_0(1) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_139,
      tx1_u_dac_0(0) => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_140,
      tx1_u_dac_1 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_429,
      tx1_u_dac_2 => project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i_n_430,
      tx1_u_dac_3(10 downto 0) => drp_addr(10 downto 0),
      tx1_u_dac_4(15 downto 0) => drp_di(15 downto 0),
      user_drp_drdy => dac1_drp_rdy,
      user_drp_drdy_reg => adc1_drp_rdy,
      user_drp_drdy_reg_0 => adc2_drp_rdy,
      user_drp_drdy_reg_1 => adc3_drp_rdy,
      vin0_01_n => vin0_01_n,
      vin0_01_p => vin0_01_p,
      vout00_n => vout00_n,
      vout00_p => vout00_p,
      wait_event_reg => s0_axis_aclk_val_sync
    );
\startup_delay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(0),
      Q => startup_delay(0),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(10),
      Q => startup_delay(10),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(11),
      Q => startup_delay(11),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(12),
      Q => startup_delay(12),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(13),
      Q => startup_delay(13),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(14),
      Q => startup_delay(14),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(15),
      Q => startup_delay(15),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(1),
      Q => startup_delay(1),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(2),
      Q => startup_delay(2),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(3),
      Q => startup_delay(3),
      S => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(4),
      Q => startup_delay(4),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(5),
      Q => startup_delay(5),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(6),
      Q => startup_delay(6),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(7),
      Q => startup_delay(7),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(8),
      Q => startup_delay(8),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
\startup_delay_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(9),
      Q => startup_delay(9),
      R => i_project_1_usp_rf_data_converter_0_i_0_overvol_irq_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sysref_in_p : in STD_LOGIC;
    sysref_in_n : in STD_LOGIC;
    adc0_clk_p : in STD_LOGIC;
    adc0_clk_n : in STD_LOGIC;
    clk_adc0 : out STD_LOGIC;
    m0_axis_aclk : in STD_LOGIC;
    m0_axis_aresetn : in STD_LOGIC;
    vin0_01_p : in STD_LOGIC;
    vin0_01_n : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    dac0_clk_p : in STD_LOGIC;
    dac0_clk_n : in STD_LOGIC;
    clk_dac0 : out STD_LOGIC;
    s0_axis_aclk : in STD_LOGIC;
    s0_axis_aresetn : in STD_LOGIC;
    vout00_p : out STD_LOGIC;
    vout00_n : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    irq : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "usp_rf_data_converter_v2_6_3,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_adc00_cal_frozen_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc00_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc01_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc02_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc03_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc0_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_adc0_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc0_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc0_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_adc10_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc11_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc12_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc13_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc1_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_adc1_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc1_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc1_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_adc20_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc21_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc22_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc23_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc2_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_adc2_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc2_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc2_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_adc30_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc31_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc32_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc33_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc3_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_adc3_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc3_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc3_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_dac00_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac01_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac02_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac03_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac0_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_dac0_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac0_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac0_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_dac10_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac11_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac12_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac13_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac1_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_dac1_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac1_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac1_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute adc00_data_type : string;
  attribute adc00_data_type of inst : label is "1'b0";
  attribute adc00_decimation : string;
  attribute adc00_decimation of inst : label is "3'b001";
  attribute adc00_enable : string;
  attribute adc00_enable of inst : label is "1'b1";
  attribute adc00_mixer : string;
  attribute adc00_mixer of inst : label is "2'b10";
  attribute adc01_data_type : string;
  attribute adc01_data_type of inst : label is "1'b0";
  attribute adc01_decimation : string;
  attribute adc01_decimation of inst : label is "3'b001";
  attribute adc01_enable : string;
  attribute adc01_enable of inst : label is "1'b1";
  attribute adc01_mixer : string;
  attribute adc01_mixer of inst : label is "2'b10";
  attribute adc02_data_type : string;
  attribute adc02_data_type of inst : label is "1'b0";
  attribute adc02_decimation : string;
  attribute adc02_decimation of inst : label is "3'b000";
  attribute adc02_enable : string;
  attribute adc02_enable of inst : label is "1'b0";
  attribute adc02_mixer : string;
  attribute adc02_mixer of inst : label is "2'b10";
  attribute adc03_data_type : string;
  attribute adc03_data_type of inst : label is "1'b0";
  attribute adc03_decimation : string;
  attribute adc03_decimation of inst : label is "3'b000";
  attribute adc03_enable : string;
  attribute adc03_enable of inst : label is "1'b0";
  attribute adc03_mixer : string;
  attribute adc03_mixer of inst : label is "2'b10";
  attribute adc10_data_type : string;
  attribute adc10_data_type of inst : label is "1'b0";
  attribute adc10_decimation : string;
  attribute adc10_decimation of inst : label is "3'b000";
  attribute adc10_enable : string;
  attribute adc10_enable of inst : label is "1'b0";
  attribute adc10_mixer : string;
  attribute adc10_mixer of inst : label is "2'b10";
  attribute adc11_data_type : string;
  attribute adc11_data_type of inst : label is "1'b0";
  attribute adc11_decimation : string;
  attribute adc11_decimation of inst : label is "3'b000";
  attribute adc11_enable : string;
  attribute adc11_enable of inst : label is "1'b0";
  attribute adc11_mixer : string;
  attribute adc11_mixer of inst : label is "2'b10";
  attribute adc12_data_type : string;
  attribute adc12_data_type of inst : label is "1'b0";
  attribute adc12_decimation : string;
  attribute adc12_decimation of inst : label is "3'b000";
  attribute adc12_enable : string;
  attribute adc12_enable of inst : label is "1'b0";
  attribute adc12_mixer : string;
  attribute adc12_mixer of inst : label is "2'b10";
  attribute adc13_data_type : string;
  attribute adc13_data_type of inst : label is "1'b0";
  attribute adc13_decimation : string;
  attribute adc13_decimation of inst : label is "3'b000";
  attribute adc13_enable : string;
  attribute adc13_enable of inst : label is "1'b0";
  attribute adc13_mixer : string;
  attribute adc13_mixer of inst : label is "2'b10";
  attribute adc20_data_type : string;
  attribute adc20_data_type of inst : label is "1'b0";
  attribute adc20_decimation : string;
  attribute adc20_decimation of inst : label is "3'b000";
  attribute adc20_enable : string;
  attribute adc20_enable of inst : label is "1'b0";
  attribute adc20_mixer : string;
  attribute adc20_mixer of inst : label is "2'b10";
  attribute adc21_data_type : string;
  attribute adc21_data_type of inst : label is "1'b0";
  attribute adc21_decimation : string;
  attribute adc21_decimation of inst : label is "3'b000";
  attribute adc21_enable : string;
  attribute adc21_enable of inst : label is "1'b0";
  attribute adc21_mixer : string;
  attribute adc21_mixer of inst : label is "2'b10";
  attribute adc22_data_type : string;
  attribute adc22_data_type of inst : label is "1'b0";
  attribute adc22_decimation : string;
  attribute adc22_decimation of inst : label is "3'b000";
  attribute adc22_enable : string;
  attribute adc22_enable of inst : label is "1'b0";
  attribute adc22_mixer : string;
  attribute adc22_mixer of inst : label is "2'b10";
  attribute adc23_data_type : string;
  attribute adc23_data_type of inst : label is "1'b0";
  attribute adc23_decimation : string;
  attribute adc23_decimation of inst : label is "3'b000";
  attribute adc23_enable : string;
  attribute adc23_enable of inst : label is "1'b0";
  attribute adc23_mixer : string;
  attribute adc23_mixer of inst : label is "2'b10";
  attribute adc30_data_type : string;
  attribute adc30_data_type of inst : label is "1'b0";
  attribute adc30_decimation : string;
  attribute adc30_decimation of inst : label is "3'b000";
  attribute adc30_enable : string;
  attribute adc30_enable of inst : label is "1'b0";
  attribute adc30_mixer : string;
  attribute adc30_mixer of inst : label is "2'b10";
  attribute adc31_data_type : string;
  attribute adc31_data_type of inst : label is "1'b0";
  attribute adc31_decimation : string;
  attribute adc31_decimation of inst : label is "3'b000";
  attribute adc31_enable : string;
  attribute adc31_enable of inst : label is "1'b0";
  attribute adc31_mixer : string;
  attribute adc31_mixer of inst : label is "2'b10";
  attribute adc32_data_type : string;
  attribute adc32_data_type of inst : label is "1'b0";
  attribute adc32_decimation : string;
  attribute adc32_decimation of inst : label is "3'b000";
  attribute adc32_enable : string;
  attribute adc32_enable of inst : label is "1'b0";
  attribute adc32_mixer : string;
  attribute adc32_mixer of inst : label is "2'b10";
  attribute adc33_data_type : string;
  attribute adc33_data_type of inst : label is "1'b0";
  attribute adc33_decimation : string;
  attribute adc33_decimation of inst : label is "3'b000";
  attribute adc33_enable : string;
  attribute adc33_enable of inst : label is "1'b0";
  attribute adc33_mixer : string;
  attribute adc33_mixer of inst : label is "2'b10";
  attribute dac00_data_type : string;
  attribute dac00_data_type of inst : label is "1'b0";
  attribute dac00_enable : string;
  attribute dac00_enable of inst : label is "1'b1";
  attribute dac00_interpolation : string;
  attribute dac00_interpolation of inst : label is "3'b001";
  attribute dac00_mixer : string;
  attribute dac00_mixer of inst : label is "2'b10";
  attribute dac00_sinc : string;
  attribute dac00_sinc of inst : label is "1'b0";
  attribute dac01_data_type : string;
  attribute dac01_data_type of inst : label is "1'b0";
  attribute dac01_enable : string;
  attribute dac01_enable of inst : label is "1'b0";
  attribute dac01_interpolation : string;
  attribute dac01_interpolation of inst : label is "3'b000";
  attribute dac01_mixer : string;
  attribute dac01_mixer of inst : label is "2'b10";
  attribute dac01_sinc : string;
  attribute dac01_sinc of inst : label is "1'b0";
  attribute dac02_data_type : string;
  attribute dac02_data_type of inst : label is "1'b0";
  attribute dac02_enable : string;
  attribute dac02_enable of inst : label is "1'b0";
  attribute dac02_interpolation : string;
  attribute dac02_interpolation of inst : label is "3'b000";
  attribute dac02_mixer : string;
  attribute dac02_mixer of inst : label is "2'b10";
  attribute dac02_sinc : string;
  attribute dac02_sinc of inst : label is "1'b0";
  attribute dac03_data_type : string;
  attribute dac03_data_type of inst : label is "1'b0";
  attribute dac03_enable : string;
  attribute dac03_enable of inst : label is "1'b0";
  attribute dac03_interpolation : string;
  attribute dac03_interpolation of inst : label is "3'b000";
  attribute dac03_mixer : string;
  attribute dac03_mixer of inst : label is "2'b10";
  attribute dac03_sinc : string;
  attribute dac03_sinc of inst : label is "1'b0";
  attribute dac10_data_type : string;
  attribute dac10_data_type of inst : label is "1'b0";
  attribute dac10_enable : string;
  attribute dac10_enable of inst : label is "1'b0";
  attribute dac10_interpolation : string;
  attribute dac10_interpolation of inst : label is "3'b000";
  attribute dac10_mixer : string;
  attribute dac10_mixer of inst : label is "2'b10";
  attribute dac10_sinc : string;
  attribute dac10_sinc of inst : label is "1'b0";
  attribute dac11_data_type : string;
  attribute dac11_data_type of inst : label is "1'b0";
  attribute dac11_enable : string;
  attribute dac11_enable of inst : label is "1'b0";
  attribute dac11_interpolation : string;
  attribute dac11_interpolation of inst : label is "3'b000";
  attribute dac11_mixer : string;
  attribute dac11_mixer of inst : label is "2'b10";
  attribute dac11_sinc : string;
  attribute dac11_sinc of inst : label is "1'b0";
  attribute dac12_data_type : string;
  attribute dac12_data_type of inst : label is "1'b0";
  attribute dac12_enable : string;
  attribute dac12_enable of inst : label is "1'b0";
  attribute dac12_interpolation : string;
  attribute dac12_interpolation of inst : label is "3'b000";
  attribute dac12_mixer : string;
  attribute dac12_mixer of inst : label is "2'b10";
  attribute dac12_sinc : string;
  attribute dac12_sinc of inst : label is "1'b0";
  attribute dac13_data_type : string;
  attribute dac13_data_type of inst : label is "1'b0";
  attribute dac13_enable : string;
  attribute dac13_enable of inst : label is "1'b0";
  attribute dac13_interpolation : string;
  attribute dac13_interpolation of inst : label is "3'b000";
  attribute dac13_mixer : string;
  attribute dac13_mixer of inst : label is "2'b10";
  attribute dac13_sinc : string;
  attribute dac13_sinc of inst : label is "1'b0";
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_project_1_usp_rf_data_converter_0_i_0_block
     port map (
      adc00_cal_frozen => NLW_inst_adc00_cal_frozen_UNCONNECTED,
      adc00_int_cal_freeze => '0',
      adc00_status(15 downto 0) => NLW_inst_adc00_status_UNCONNECTED(15 downto 0),
      adc01_status(15 downto 0) => NLW_inst_adc01_status_UNCONNECTED(15 downto 0),
      adc02_status(15 downto 0) => NLW_inst_adc02_status_UNCONNECTED(15 downto 0),
      adc03_status(15 downto 0) => NLW_inst_adc03_status_UNCONNECTED(15 downto 0),
      adc0_clk_n => adc0_clk_n,
      adc0_clk_p => adc0_clk_p,
      adc0_cmn_control(14 downto 0) => B"000000000000000",
      adc0_daddr_mon(11 downto 0) => NLW_inst_adc0_daddr_mon_UNCONNECTED(11 downto 0),
      adc0_den_mon => NLW_inst_adc0_den_mon_UNCONNECTED,
      adc0_dgnt_mon => NLW_inst_adc0_dgnt_mon_UNCONNECTED,
      adc0_di_mon(15 downto 0) => NLW_inst_adc0_di_mon_UNCONNECTED(15 downto 0),
      adc0_do_mon(15 downto 0) => NLW_inst_adc0_do_mon_UNCONNECTED(15 downto 0),
      adc0_done => NLW_inst_adc0_done_UNCONNECTED,
      adc0_drdy_mon => NLW_inst_adc0_drdy_mon_UNCONNECTED,
      adc0_dreq_mon => NLW_inst_adc0_dreq_mon_UNCONNECTED,
      adc0_dwe_mon => NLW_inst_adc0_dwe_mon_UNCONNECTED,
      adc0_pll_dmon => NLW_inst_adc0_pll_dmon_UNCONNECTED,
      adc0_pll_lock => NLW_inst_adc0_pll_lock_UNCONNECTED,
      adc0_powerup_state => NLW_inst_adc0_powerup_state_UNCONNECTED,
      adc0_status(3 downto 0) => NLW_inst_adc0_status_UNCONNECTED(3 downto 0),
      adc10_status(15 downto 0) => NLW_inst_adc10_status_UNCONNECTED(15 downto 0),
      adc11_status(15 downto 0) => NLW_inst_adc11_status_UNCONNECTED(15 downto 0),
      adc12_status(15 downto 0) => NLW_inst_adc12_status_UNCONNECTED(15 downto 0),
      adc13_status(15 downto 0) => NLW_inst_adc13_status_UNCONNECTED(15 downto 0),
      adc1_cmn_control(14 downto 0) => B"000000000000000",
      adc1_daddr_mon(11 downto 0) => NLW_inst_adc1_daddr_mon_UNCONNECTED(11 downto 0),
      adc1_den_mon => NLW_inst_adc1_den_mon_UNCONNECTED,
      adc1_dgnt_mon => NLW_inst_adc1_dgnt_mon_UNCONNECTED,
      adc1_di_mon(15 downto 0) => NLW_inst_adc1_di_mon_UNCONNECTED(15 downto 0),
      adc1_do_mon(15 downto 0) => NLW_inst_adc1_do_mon_UNCONNECTED(15 downto 0),
      adc1_done => NLW_inst_adc1_done_UNCONNECTED,
      adc1_drdy_mon => NLW_inst_adc1_drdy_mon_UNCONNECTED,
      adc1_dreq_mon => NLW_inst_adc1_dreq_mon_UNCONNECTED,
      adc1_dwe_mon => NLW_inst_adc1_dwe_mon_UNCONNECTED,
      adc1_pll_dmon => NLW_inst_adc1_pll_dmon_UNCONNECTED,
      adc1_pll_lock => NLW_inst_adc1_pll_lock_UNCONNECTED,
      adc1_powerup_state => NLW_inst_adc1_powerup_state_UNCONNECTED,
      adc1_status(3 downto 0) => NLW_inst_adc1_status_UNCONNECTED(3 downto 0),
      adc20_status(15 downto 0) => NLW_inst_adc20_status_UNCONNECTED(15 downto 0),
      adc21_status(15 downto 0) => NLW_inst_adc21_status_UNCONNECTED(15 downto 0),
      adc22_status(15 downto 0) => NLW_inst_adc22_status_UNCONNECTED(15 downto 0),
      adc23_status(15 downto 0) => NLW_inst_adc23_status_UNCONNECTED(15 downto 0),
      adc2_cmn_control(14 downto 0) => B"000000000000000",
      adc2_daddr_mon(11 downto 0) => NLW_inst_adc2_daddr_mon_UNCONNECTED(11 downto 0),
      adc2_den_mon => NLW_inst_adc2_den_mon_UNCONNECTED,
      adc2_dgnt_mon => NLW_inst_adc2_dgnt_mon_UNCONNECTED,
      adc2_di_mon(15 downto 0) => NLW_inst_adc2_di_mon_UNCONNECTED(15 downto 0),
      adc2_do_mon(15 downto 0) => NLW_inst_adc2_do_mon_UNCONNECTED(15 downto 0),
      adc2_done => NLW_inst_adc2_done_UNCONNECTED,
      adc2_drdy_mon => NLW_inst_adc2_drdy_mon_UNCONNECTED,
      adc2_dreq_mon => NLW_inst_adc2_dreq_mon_UNCONNECTED,
      adc2_dwe_mon => NLW_inst_adc2_dwe_mon_UNCONNECTED,
      adc2_pll_dmon => NLW_inst_adc2_pll_dmon_UNCONNECTED,
      adc2_pll_lock => NLW_inst_adc2_pll_lock_UNCONNECTED,
      adc2_powerup_state => NLW_inst_adc2_powerup_state_UNCONNECTED,
      adc2_status(3 downto 0) => NLW_inst_adc2_status_UNCONNECTED(3 downto 0),
      adc30_status(15 downto 0) => NLW_inst_adc30_status_UNCONNECTED(15 downto 0),
      adc31_status(15 downto 0) => NLW_inst_adc31_status_UNCONNECTED(15 downto 0),
      adc32_status(15 downto 0) => NLW_inst_adc32_status_UNCONNECTED(15 downto 0),
      adc33_status(15 downto 0) => NLW_inst_adc33_status_UNCONNECTED(15 downto 0),
      adc3_cmn_control(14 downto 0) => B"000000000000000",
      adc3_daddr_mon(11 downto 0) => NLW_inst_adc3_daddr_mon_UNCONNECTED(11 downto 0),
      adc3_den_mon => NLW_inst_adc3_den_mon_UNCONNECTED,
      adc3_dgnt_mon => NLW_inst_adc3_dgnt_mon_UNCONNECTED,
      adc3_di_mon(15 downto 0) => NLW_inst_adc3_di_mon_UNCONNECTED(15 downto 0),
      adc3_do_mon(15 downto 0) => NLW_inst_adc3_do_mon_UNCONNECTED(15 downto 0),
      adc3_done => NLW_inst_adc3_done_UNCONNECTED,
      adc3_drdy_mon => NLW_inst_adc3_drdy_mon_UNCONNECTED,
      adc3_dreq_mon => NLW_inst_adc3_dreq_mon_UNCONNECTED,
      adc3_dwe_mon => NLW_inst_adc3_dwe_mon_UNCONNECTED,
      adc3_pll_dmon => NLW_inst_adc3_pll_dmon_UNCONNECTED,
      adc3_pll_lock => NLW_inst_adc3_pll_lock_UNCONNECTED,
      adc3_powerup_state => NLW_inst_adc3_powerup_state_UNCONNECTED,
      adc3_status(3 downto 0) => NLW_inst_adc3_status_UNCONNECTED(3 downto 0),
      clk_adc0 => clk_adc0,
      clk_dac0 => clk_dac0,
      dac00_status(15 downto 0) => NLW_inst_dac00_status_UNCONNECTED(15 downto 0),
      dac01_status(15 downto 0) => NLW_inst_dac01_status_UNCONNECTED(15 downto 0),
      dac02_status(15 downto 0) => NLW_inst_dac02_status_UNCONNECTED(15 downto 0),
      dac03_status(15 downto 0) => NLW_inst_dac03_status_UNCONNECTED(15 downto 0),
      dac0_clk_n => dac0_clk_n,
      dac0_clk_p => dac0_clk_p,
      dac0_cmn_control(14 downto 0) => B"000000000000000",
      dac0_daddr_mon(11 downto 0) => NLW_inst_dac0_daddr_mon_UNCONNECTED(11 downto 0),
      dac0_den_mon => NLW_inst_dac0_den_mon_UNCONNECTED,
      dac0_dgnt_mon => NLW_inst_dac0_dgnt_mon_UNCONNECTED,
      dac0_di_mon(15 downto 0) => NLW_inst_dac0_di_mon_UNCONNECTED(15 downto 0),
      dac0_do_mon(15 downto 0) => NLW_inst_dac0_do_mon_UNCONNECTED(15 downto 0),
      dac0_done => NLW_inst_dac0_done_UNCONNECTED,
      dac0_drdy_mon => NLW_inst_dac0_drdy_mon_UNCONNECTED,
      dac0_dreq_mon => NLW_inst_dac0_dreq_mon_UNCONNECTED,
      dac0_dwe_mon => NLW_inst_dac0_dwe_mon_UNCONNECTED,
      dac0_pll_dmon => NLW_inst_dac0_pll_dmon_UNCONNECTED,
      dac0_pll_lock => NLW_inst_dac0_pll_lock_UNCONNECTED,
      dac0_powerup_state => NLW_inst_dac0_powerup_state_UNCONNECTED,
      dac0_status(3 downto 0) => NLW_inst_dac0_status_UNCONNECTED(3 downto 0),
      dac10_status(15 downto 0) => NLW_inst_dac10_status_UNCONNECTED(15 downto 0),
      dac11_status(15 downto 0) => NLW_inst_dac11_status_UNCONNECTED(15 downto 0),
      dac12_status(15 downto 0) => NLW_inst_dac12_status_UNCONNECTED(15 downto 0),
      dac13_status(15 downto 0) => NLW_inst_dac13_status_UNCONNECTED(15 downto 0),
      dac1_cmn_control(14 downto 0) => B"000000000000000",
      dac1_daddr_mon(11 downto 0) => NLW_inst_dac1_daddr_mon_UNCONNECTED(11 downto 0),
      dac1_den_mon => NLW_inst_dac1_den_mon_UNCONNECTED,
      dac1_dgnt_mon => NLW_inst_dac1_dgnt_mon_UNCONNECTED,
      dac1_di_mon(15 downto 0) => NLW_inst_dac1_di_mon_UNCONNECTED(15 downto 0),
      dac1_do_mon(15 downto 0) => NLW_inst_dac1_do_mon_UNCONNECTED(15 downto 0),
      dac1_done => NLW_inst_dac1_done_UNCONNECTED,
      dac1_drdy_mon => NLW_inst_dac1_drdy_mon_UNCONNECTED,
      dac1_dreq_mon => NLW_inst_dac1_dreq_mon_UNCONNECTED,
      dac1_dwe_mon => NLW_inst_dac1_dwe_mon_UNCONNECTED,
      dac1_pll_dmon => NLW_inst_dac1_pll_dmon_UNCONNECTED,
      dac1_pll_lock => NLW_inst_dac1_pll_lock_UNCONNECTED,
      dac1_powerup_state => NLW_inst_dac1_powerup_state_UNCONNECTED,
      dac1_status(3 downto 0) => NLW_inst_dac1_status_UNCONNECTED(3 downto 0),
      irq => irq,
      m00_axis_tdata(127 downto 0) => m00_axis_tdata(127 downto 0),
      m00_axis_tready => '0',
      m00_axis_tvalid => m00_axis_tvalid,
      m0_axis_aclk => m0_axis_aclk,
      m0_axis_aresetn => m0_axis_aresetn,
      s00_axis_tdata(255 downto 0) => s00_axis_tdata(255 downto 0),
      s00_axis_tready => s00_axis_tready,
      s00_axis_tvalid => '0',
      s0_axis_aclk => s0_axis_aclk,
      s0_axis_aresetn => s0_axis_aresetn,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(17 downto 2) => s_axi_araddr(17 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(17 downto 2) => s_axi_awaddr(17 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      sysref_in_n => sysref_in_n,
      sysref_in_p => sysref_in_p,
      vin0_01_n => vin0_01_n,
      vin0_01_p => vin0_01_p,
      vout00_n => vout00_n,
      vout00_p => vout00_p
    );
end STRUCTURE;
