Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 72aa8c25b9674f6c957334ff9c2f8e62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_gen_audio_behav xil_defaultlib.tb_gen_audio -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cpt_timebase [cpt_timebase_default]
Compiling architecture behavioral of entity xil_defaultlib.cpt_address [cpt_address_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.gen_audio [gen_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_gen_audio
Built simulation snapshot tb_gen_audio_behav
