
*** Running vivado
    with args -log stopwatch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source stopwatch.tcl -notrace
Command: synth_design -top stopwatch -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40356
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1025.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:200]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:43]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:43]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:100]
	Parameter IDLE bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter PAUSE bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (2#1) [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:100]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter' [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:64]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter' (3#1) [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:64]
INFO: [Synth 8-226] default block is never used [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:305]
WARNING: [Synth 8-567] referenced signal 'anode_select' should be on the sensitivity list [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:304]
WARNING: [Synth 8-567] referenced signal 'digit_0' should be on the sensitivity list [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:304]
WARNING: [Synth 8-567] referenced signal 'digit_1' should be on the sensitivity list [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:304]
WARNING: [Synth 8-567] referenced signal 'digit_2' should be on the sensitivity list [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:304]
WARNING: [Synth 8-567] referenced signal 'digit_3' should be on the sensitivity list [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:304]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (4#1) [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:200]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1025.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.258 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1025.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/EE 214/project 11/project 11.srcs/constrs_1/new/P11_R2.xdc]
Finished Parsing XDC File [C:/EE 214/project 11/project 11.srcs/constrs_1/new/P11_R2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/EE 214/project 11/project 11.srcs/constrs_1/new/P11_R2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1057.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1057.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                     RUN |                              010 |                               01
                   PAUSE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'state_machine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin randomStop[3] with 1st driver pin 'randomStop_reg[3]__0/Q' [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:223]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin randomStop[3] with 2nd driver pin 'randomStop_reg[3]/Q' [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:236]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin randomStop[2] with 1st driver pin 'randomStop_reg[2]__0/Q' [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:223]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin randomStop[2] with 2nd driver pin 'randomStop_reg[2]/Q' [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:236]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin randomStop[1] with 1st driver pin 'randomStop_reg[1]__0/Q' [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:223]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin randomStop[1] with 2nd driver pin 'randomStop_reg[1]/Q' [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:236]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin randomStop[0] with 1st driver pin 'randomStop_reg[0]__0/Q' [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:223]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin randomStop[0] with 2nd driver pin 'randomStop_reg[0]/Q' [C:/EE 214/project 11/project 11.srcs/sources_1/new/P11_R2.v:236]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     7|
|4     |LUT2   |    15|
|5     |LUT3   |    11|
|6     |LUT4   |    36|
|7     |LUT5   |    26|
|8     |LUT6   |    21|
|9     |MUXF7  |     7|
|10    |FDCE   |    50|
|11    |FDPE   |     5|
|12    |FDRE   |    18|
|13    |LDC    |     4|
|14    |IBUF   |     6|
|15    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1057.227 ; gain = 31.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.227 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1057.227 ; gain = 31.969
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1057.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1063.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 5 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1063.340 ; gain = 38.082
INFO: [Common 17-1381] The checkpoint 'C:/EE 214/project 11/project 11.runs/synth_1/stopwatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stopwatch_utilization_synth.rpt -pb stopwatch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 11:01:09 2024...
