
tdse-proyecto-final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000630c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006cc  0800641c  0800641c  0000741c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ae8  08006ae8  000080a4  2**0
                  CONTENTS
  4 .ARM          00000000  08006ae8  08006ae8  000080a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006ae8  08006ae8  000080a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ae8  08006ae8  00007ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006aec  08006aec  00007aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a4  20000000  08006af0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  200000a4  08006b94  000080a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e0  08006b94  000084e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000080a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cb93  00000000  00000000  000080cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000312c  00000000  00000000  00014c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b40  00000000  00000000  00017d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000085c  00000000  00000000  000188d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b001  00000000  00000000  0001912c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013769  00000000  00000000  0003412d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bcc1  00000000  00000000  00047896  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d3557  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003380  00000000  00000000  000d359c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000d691c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000a4 	.word	0x200000a4
 800012c:	00000000 	.word	0x00000000
 8000130:	08006404 	.word	0x08006404

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000a8 	.word	0x200000a8
 800014c:	08006404 	.word	0x08006404

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2uiz>:
 80008ec:	004a      	lsls	r2, r1, #1
 80008ee:	d211      	bcs.n	8000914 <__aeabi_d2uiz+0x28>
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d211      	bcs.n	800091a <__aeabi_d2uiz+0x2e>
 80008f6:	d50d      	bpl.n	8000914 <__aeabi_d2uiz+0x28>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d40e      	bmi.n	8000920 <__aeabi_d2uiz+0x34>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	fa23 f002 	lsr.w	r0, r3, r2
 8000912:	4770      	bx	lr
 8000914:	f04f 0000 	mov.w	r0, #0
 8000918:	4770      	bx	lr
 800091a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091e:	d102      	bne.n	8000926 <__aeabi_d2uiz+0x3a>
 8000920:	f04f 30ff 	mov.w	r0, #4294967295
 8000924:	4770      	bx	lr
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	4770      	bx	lr

0800092c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 8000930:	f000 fae2 	bl	8000ef8 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000934:	f002 fc9a 	bl	800326c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000938:	f000 f80d 	bl	8000956 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800093c:	f000 f8f8 	bl	8000b30 <MX_GPIO_Init>
  MX_DMA_Init();
 8000940:	f000 f8d8 	bl	8000af4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000944:	f000 f8ac 	bl	8000aa0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000948:	f000 f85a 	bl	8000a00 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  app_init();
 800094c:	f000 fb80 	bl	8001050 <app_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  app_update();
 8000950:	f000 fc34 	bl	80011bc <app_update>
 8000954:	e7fc      	b.n	8000950 <main+0x24>

08000956 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000956:	b580      	push	{r7, lr}
 8000958:	b094      	sub	sp, #80	@ 0x50
 800095a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800095c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000960:	2228      	movs	r2, #40	@ 0x28
 8000962:	2100      	movs	r1, #0
 8000964:	4618      	mov	r0, r3
 8000966:	f004 fe1c 	bl	80055a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800096a:	f107 0314 	add.w	r3, r7, #20
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	605a      	str	r2, [r3, #4]
 8000974:	609a      	str	r2, [r3, #8]
 8000976:	60da      	str	r2, [r3, #12]
 8000978:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800097a:	1d3b      	adds	r3, r7, #4
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
 8000980:	605a      	str	r2, [r3, #4]
 8000982:	609a      	str	r2, [r3, #8]
 8000984:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000986:	2302      	movs	r3, #2
 8000988:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800098a:	2301      	movs	r3, #1
 800098c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800098e:	2310      	movs	r3, #16
 8000990:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000992:	2302      	movs	r3, #2
 8000994:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000996:	2300      	movs	r3, #0
 8000998:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800099a:	2300      	movs	r3, #0
 800099c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800099e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009a2:	4618      	mov	r0, r3
 80009a4:	f003 fe52 	bl	800464c <HAL_RCC_OscConfig>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80009ae:	f000 f973 	bl	8000c98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009b2:	230f      	movs	r3, #15
 80009b4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009b6:	2302      	movs	r3, #2
 80009b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ba:	2300      	movs	r3, #0
 80009bc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009c2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009c4:	2300      	movs	r3, #0
 80009c6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009c8:	f107 0314 	add.w	r3, r7, #20
 80009cc:	2100      	movs	r1, #0
 80009ce:	4618      	mov	r0, r3
 80009d0:	f004 f8be 	bl	8004b50 <HAL_RCC_ClockConfig>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <SystemClock_Config+0x88>
  {
    Error_Handler();
 80009da:	f000 f95d 	bl	8000c98 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80009de:	2302      	movs	r3, #2
 80009e0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80009e2:	2300      	movs	r3, #0
 80009e4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009e6:	1d3b      	adds	r3, r7, #4
 80009e8:	4618      	mov	r0, r3
 80009ea:	f004 fa3f 	bl	8004e6c <HAL_RCCEx_PeriphCLKConfig>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80009f4:	f000 f950 	bl	8000c98 <Error_Handler>
  }
}
 80009f8:	bf00      	nop
 80009fa:	3750      	adds	r7, #80	@ 0x50
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a06:	1d3b      	adds	r3, r7, #4
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a10:	4b21      	ldr	r3, [pc, #132]	@ (8000a98 <MX_ADC1_Init+0x98>)
 8000a12:	4a22      	ldr	r2, [pc, #136]	@ (8000a9c <MX_ADC1_Init+0x9c>)
 8000a14:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a16:	4b20      	ldr	r3, [pc, #128]	@ (8000a98 <MX_ADC1_Init+0x98>)
 8000a18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a1c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000a98 <MX_ADC1_Init+0x98>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a24:	4b1c      	ldr	r3, [pc, #112]	@ (8000a98 <MX_ADC1_Init+0x98>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000a98 <MX_ADC1_Init+0x98>)
 8000a2c:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000a30:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a32:	4b19      	ldr	r3, [pc, #100]	@ (8000a98 <MX_ADC1_Init+0x98>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000a38:	4b17      	ldr	r3, [pc, #92]	@ (8000a98 <MX_ADC1_Init+0x98>)
 8000a3a:	2202      	movs	r2, #2
 8000a3c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a3e:	4816      	ldr	r0, [pc, #88]	@ (8000a98 <MX_ADC1_Init+0x98>)
 8000a40:	f002 fc9a 	bl	8003378 <HAL_ADC_Init>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000a4a:	f000 f925 	bl	8000c98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000a4e:	2304      	movs	r3, #4
 8000a50:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a52:	2301      	movs	r3, #1
 8000a54:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8000a56:	2304      	movs	r3, #4
 8000a58:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a5a:	1d3b      	adds	r3, r7, #4
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	480e      	ldr	r0, [pc, #56]	@ (8000a98 <MX_ADC1_Init+0x98>)
 8000a60:	f002 ff1a 	bl	8003898 <HAL_ADC_ConfigChannel>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000a6a:	f000 f915 	bl	8000c98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000a6e:	2310      	movs	r3, #16
 8000a70:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a72:	2302      	movs	r3, #2
 8000a74:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000a76:	2307      	movs	r3, #7
 8000a78:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4806      	ldr	r0, [pc, #24]	@ (8000a98 <MX_ADC1_Init+0x98>)
 8000a80:	f002 ff0a 	bl	8003898 <HAL_ADC_ConfigChannel>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000a8a:	f000 f905 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a8e:	bf00      	nop
 8000a90:	3710      	adds	r7, #16
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	200000c0 	.word	0x200000c0
 8000a9c:	40012400 	.word	0x40012400

08000aa0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000aa4:	4b11      	ldr	r3, [pc, #68]	@ (8000aec <MX_USART2_UART_Init+0x4c>)
 8000aa6:	4a12      	ldr	r2, [pc, #72]	@ (8000af0 <MX_USART2_UART_Init+0x50>)
 8000aa8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000aaa:	4b10      	ldr	r3, [pc, #64]	@ (8000aec <MX_USART2_UART_Init+0x4c>)
 8000aac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ab0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8000aec <MX_USART2_UART_Init+0x4c>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8000aec <MX_USART2_UART_Init+0x4c>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000abe:	4b0b      	ldr	r3, [pc, #44]	@ (8000aec <MX_USART2_UART_Init+0x4c>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ac4:	4b09      	ldr	r3, [pc, #36]	@ (8000aec <MX_USART2_UART_Init+0x4c>)
 8000ac6:	220c      	movs	r2, #12
 8000ac8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aca:	4b08      	ldr	r3, [pc, #32]	@ (8000aec <MX_USART2_UART_Init+0x4c>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ad0:	4b06      	ldr	r3, [pc, #24]	@ (8000aec <MX_USART2_UART_Init+0x4c>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ad6:	4805      	ldr	r0, [pc, #20]	@ (8000aec <MX_USART2_UART_Init+0x4c>)
 8000ad8:	f004 fa7e 	bl	8004fd8 <HAL_UART_Init>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ae2:	f000 f8d9 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000134 	.word	0x20000134
 8000af0:	40004400 	.word	0x40004400

08000af4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000afa:	4b0c      	ldr	r3, [pc, #48]	@ (8000b2c <MX_DMA_Init+0x38>)
 8000afc:	695b      	ldr	r3, [r3, #20]
 8000afe:	4a0b      	ldr	r2, [pc, #44]	@ (8000b2c <MX_DMA_Init+0x38>)
 8000b00:	f043 0301 	orr.w	r3, r3, #1
 8000b04:	6153      	str	r3, [r2, #20]
 8000b06:	4b09      	ldr	r3, [pc, #36]	@ (8000b2c <MX_DMA_Init+0x38>)
 8000b08:	695b      	ldr	r3, [r3, #20]
 8000b0a:	f003 0301 	and.w	r3, r3, #1
 8000b0e:	607b      	str	r3, [r7, #4]
 8000b10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b12:	2200      	movs	r2, #0
 8000b14:	2100      	movs	r1, #0
 8000b16:	200b      	movs	r0, #11
 8000b18:	f003 f997 	bl	8003e4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b1c:	200b      	movs	r0, #11
 8000b1e:	f003 f9b0 	bl	8003e82 <HAL_NVIC_EnableIRQ>

}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40021000 	.word	0x40021000

08000b30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b088      	sub	sp, #32
 8000b34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b36:	f107 0310 	add.w	r3, r7, #16
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
 8000b3e:	605a      	str	r2, [r3, #4]
 8000b40:	609a      	str	r2, [r3, #8]
 8000b42:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b44:	4b4f      	ldr	r3, [pc, #316]	@ (8000c84 <MX_GPIO_Init+0x154>)
 8000b46:	699b      	ldr	r3, [r3, #24]
 8000b48:	4a4e      	ldr	r2, [pc, #312]	@ (8000c84 <MX_GPIO_Init+0x154>)
 8000b4a:	f043 0310 	orr.w	r3, r3, #16
 8000b4e:	6193      	str	r3, [r2, #24]
 8000b50:	4b4c      	ldr	r3, [pc, #304]	@ (8000c84 <MX_GPIO_Init+0x154>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	f003 0310 	and.w	r3, r3, #16
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b5c:	4b49      	ldr	r3, [pc, #292]	@ (8000c84 <MX_GPIO_Init+0x154>)
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	4a48      	ldr	r2, [pc, #288]	@ (8000c84 <MX_GPIO_Init+0x154>)
 8000b62:	f043 0320 	orr.w	r3, r3, #32
 8000b66:	6193      	str	r3, [r2, #24]
 8000b68:	4b46      	ldr	r3, [pc, #280]	@ (8000c84 <MX_GPIO_Init+0x154>)
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	f003 0320 	and.w	r3, r3, #32
 8000b70:	60bb      	str	r3, [r7, #8]
 8000b72:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b74:	4b43      	ldr	r3, [pc, #268]	@ (8000c84 <MX_GPIO_Init+0x154>)
 8000b76:	699b      	ldr	r3, [r3, #24]
 8000b78:	4a42      	ldr	r2, [pc, #264]	@ (8000c84 <MX_GPIO_Init+0x154>)
 8000b7a:	f043 0304 	orr.w	r3, r3, #4
 8000b7e:	6193      	str	r3, [r2, #24]
 8000b80:	4b40      	ldr	r3, [pc, #256]	@ (8000c84 <MX_GPIO_Init+0x154>)
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	f003 0304 	and.w	r3, r3, #4
 8000b88:	607b      	str	r3, [r7, #4]
 8000b8a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b8c:	4b3d      	ldr	r3, [pc, #244]	@ (8000c84 <MX_GPIO_Init+0x154>)
 8000b8e:	699b      	ldr	r3, [r3, #24]
 8000b90:	4a3c      	ldr	r2, [pc, #240]	@ (8000c84 <MX_GPIO_Init+0x154>)
 8000b92:	f043 0308 	orr.w	r3, r3, #8
 8000b96:	6193      	str	r3, [r2, #24]
 8000b98:	4b3a      	ldr	r3, [pc, #232]	@ (8000c84 <MX_GPIO_Init+0x154>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	f003 0308 	and.w	r3, r3, #8
 8000ba0:	603b      	str	r3, [r7, #0]
 8000ba2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BUZZER_Pin|D12_Pin|D11_Pin|D7_Pin
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	f240 71c2 	movw	r1, #1986	@ 0x7c2
 8000baa:	4837      	ldr	r0, [pc, #220]	@ (8000c88 <MX_GPIO_Init+0x158>)
 8000bac:	f003 fd13 	bl	80045d6 <HAL_GPIO_WritePin>
                          |D8_Pin|LED_SYSCTRL_DIS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D9_GPIO_Port, D9_Pin, GPIO_PIN_RESET);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	2180      	movs	r1, #128	@ 0x80
 8000bb4:	4835      	ldr	r0, [pc, #212]	@ (8000c8c <MX_GPIO_Init+0x15c>)
 8000bb6:	f003 fd0e 	bl	80045d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_MIN_VEL_Pin|LED_SYSCTRL_ACT_Pin|D10_Pin|LED_MAX_VEL_Pin, GPIO_PIN_RESET);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 8000bc0:	4833      	ldr	r0, [pc, #204]	@ (8000c90 <MX_GPIO_Init+0x160>)
 8000bc2:	f003 fd08 	bl	80045d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bc6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bcc:	4b31      	ldr	r3, [pc, #196]	@ (8000c94 <MX_GPIO_Init+0x164>)
 8000bce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bd4:	f107 0310 	add.w	r3, r7, #16
 8000bd8:	4619      	mov	r1, r3
 8000bda:	482c      	ldr	r0, [pc, #176]	@ (8000c8c <MX_GPIO_Init+0x15c>)
 8000bdc:	f003 fb60 	bl	80042a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_INGRESO_Pin */
  GPIO_InitStruct.Pin = BTN_INGRESO_Pin;
 8000be0:	2301      	movs	r3, #1
 8000be2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000be4:	2300      	movs	r3, #0
 8000be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000be8:	2301      	movs	r3, #1
 8000bea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN_INGRESO_GPIO_Port, &GPIO_InitStruct);
 8000bec:	f107 0310 	add.w	r3, r7, #16
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4825      	ldr	r0, [pc, #148]	@ (8000c88 <MX_GPIO_Init+0x158>)
 8000bf4:	f003 fb54 	bl	80042a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin D12_Pin D11_Pin D7_Pin
                           D8_Pin LED_SYSCTRL_DIS_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|D12_Pin|D11_Pin|D7_Pin
 8000bf8:	f240 73c2 	movw	r3, #1986	@ 0x7c2
 8000bfc:	613b      	str	r3, [r7, #16]
                          |D8_Pin|LED_SYSCTRL_DIS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c06:	2302      	movs	r3, #2
 8000c08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0a:	f107 0310 	add.w	r3, r7, #16
 8000c0e:	4619      	mov	r1, r3
 8000c10:	481d      	ldr	r0, [pc, #116]	@ (8000c88 <MX_GPIO_Init+0x158>)
 8000c12:	f003 fb45 	bl	80042a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_EGRESO_Pin BTN_ENTER_Pin BTN_NEXT_Pin BTN_ON_Pin
                           SWITCH_BARINF_Pin SWITCH_OFF_Pin */
  GPIO_InitStruct.Pin = BTN_EGRESO_Pin|BTN_ENTER_Pin|BTN_NEXT_Pin|BTN_ON_Pin
 8000c16:	f647 4302 	movw	r3, #31746	@ 0x7c02
 8000c1a:	613b      	str	r3, [r7, #16]
                          |SWITCH_BARINF_Pin|SWITCH_OFF_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c20:	2301      	movs	r3, #1
 8000c22:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c24:	f107 0310 	add.w	r3, r7, #16
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4819      	ldr	r0, [pc, #100]	@ (8000c90 <MX_GPIO_Init+0x160>)
 8000c2c:	f003 fb38 	bl	80042a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : D9_Pin */
  GPIO_InitStruct.Pin = D9_Pin;
 8000c30:	2380      	movs	r3, #128	@ 0x80
 8000c32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c34:	2301      	movs	r3, #1
 8000c36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(D9_GPIO_Port, &GPIO_InitStruct);
 8000c40:	f107 0310 	add.w	r3, r7, #16
 8000c44:	4619      	mov	r1, r3
 8000c46:	4811      	ldr	r0, [pc, #68]	@ (8000c8c <MX_GPIO_Init+0x15c>)
 8000c48:	f003 fb2a 	bl	80042a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_MIN_VEL_Pin LED_SYSCTRL_ACT_Pin D10_Pin LED_MAX_VEL_Pin */
  GPIO_InitStruct.Pin = LED_MIN_VEL_Pin|LED_SYSCTRL_ACT_Pin|D10_Pin|LED_MAX_VEL_Pin;
 8000c4c:	f44f 73b8 	mov.w	r3, #368	@ 0x170
 8000c50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c52:	2301      	movs	r3, #1
 8000c54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c5e:	f107 0310 	add.w	r3, r7, #16
 8000c62:	4619      	mov	r1, r3
 8000c64:	480a      	ldr	r0, [pc, #40]	@ (8000c90 <MX_GPIO_Init+0x160>)
 8000c66:	f003 fb1b 	bl	80042a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	2028      	movs	r0, #40	@ 0x28
 8000c70:	f003 f8eb 	bl	8003e4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c74:	2028      	movs	r0, #40	@ 0x28
 8000c76:	f003 f904 	bl	8003e82 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c7a:	bf00      	nop
 8000c7c:	3720      	adds	r7, #32
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40021000 	.word	0x40021000
 8000c88:	40010800 	.word	0x40010800
 8000c8c:	40011000 	.word	0x40011000
 8000c90:	40010c00 	.word	0x40010c00
 8000c94:	10110000 	.word	0x10110000

08000c98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c9c:	b672      	cpsid	i
}
 8000c9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ca0:	bf00      	nop
 8000ca2:	e7fd      	b.n	8000ca0 <Error_Handler+0x8>

08000ca4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000caa:	4b15      	ldr	r3, [pc, #84]	@ (8000d00 <HAL_MspInit+0x5c>)
 8000cac:	699b      	ldr	r3, [r3, #24]
 8000cae:	4a14      	ldr	r2, [pc, #80]	@ (8000d00 <HAL_MspInit+0x5c>)
 8000cb0:	f043 0301 	orr.w	r3, r3, #1
 8000cb4:	6193      	str	r3, [r2, #24]
 8000cb6:	4b12      	ldr	r3, [pc, #72]	@ (8000d00 <HAL_MspInit+0x5c>)
 8000cb8:	699b      	ldr	r3, [r3, #24]
 8000cba:	f003 0301 	and.w	r3, r3, #1
 8000cbe:	60bb      	str	r3, [r7, #8]
 8000cc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d00 <HAL_MspInit+0x5c>)
 8000cc4:	69db      	ldr	r3, [r3, #28]
 8000cc6:	4a0e      	ldr	r2, [pc, #56]	@ (8000d00 <HAL_MspInit+0x5c>)
 8000cc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ccc:	61d3      	str	r3, [r2, #28]
 8000cce:	4b0c      	ldr	r3, [pc, #48]	@ (8000d00 <HAL_MspInit+0x5c>)
 8000cd0:	69db      	ldr	r3, [r3, #28]
 8000cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cd6:	607b      	str	r3, [r7, #4]
 8000cd8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000cda:	4b0a      	ldr	r3, [pc, #40]	@ (8000d04 <HAL_MspInit+0x60>)
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	60fb      	str	r3, [r7, #12]
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000cee:	60fb      	str	r3, [r7, #12]
 8000cf0:	4a04      	ldr	r2, [pc, #16]	@ (8000d04 <HAL_MspInit+0x60>)
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cf6:	bf00      	nop
 8000cf8:	3714      	adds	r7, #20
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bc80      	pop	{r7}
 8000cfe:	4770      	bx	lr
 8000d00:	40021000 	.word	0x40021000
 8000d04:	40010000 	.word	0x40010000

08000d08 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b088      	sub	sp, #32
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d10:	f107 0310 	add.w	r3, r7, #16
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	605a      	str	r2, [r3, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
 8000d1c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a2c      	ldr	r2, [pc, #176]	@ (8000dd4 <HAL_ADC_MspInit+0xcc>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d151      	bne.n	8000dcc <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d28:	4b2b      	ldr	r3, [pc, #172]	@ (8000dd8 <HAL_ADC_MspInit+0xd0>)
 8000d2a:	699b      	ldr	r3, [r3, #24]
 8000d2c:	4a2a      	ldr	r2, [pc, #168]	@ (8000dd8 <HAL_ADC_MspInit+0xd0>)
 8000d2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d32:	6193      	str	r3, [r2, #24]
 8000d34:	4b28      	ldr	r3, [pc, #160]	@ (8000dd8 <HAL_ADC_MspInit+0xd0>)
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d3c:	60fb      	str	r3, [r7, #12]
 8000d3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d40:	4b25      	ldr	r3, [pc, #148]	@ (8000dd8 <HAL_ADC_MspInit+0xd0>)
 8000d42:	699b      	ldr	r3, [r3, #24]
 8000d44:	4a24      	ldr	r2, [pc, #144]	@ (8000dd8 <HAL_ADC_MspInit+0xd0>)
 8000d46:	f043 0304 	orr.w	r3, r3, #4
 8000d4a:	6193      	str	r3, [r2, #24]
 8000d4c:	4b22      	ldr	r3, [pc, #136]	@ (8000dd8 <HAL_ADC_MspInit+0xd0>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	f003 0304 	and.w	r3, r3, #4
 8000d54:	60bb      	str	r3, [r7, #8]
 8000d56:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d58:	2310      	movs	r3, #16
 8000d5a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d60:	f107 0310 	add.w	r3, r7, #16
 8000d64:	4619      	mov	r1, r3
 8000d66:	481d      	ldr	r0, [pc, #116]	@ (8000ddc <HAL_ADC_MspInit+0xd4>)
 8000d68:	f003 fa9a 	bl	80042a0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000d6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000de0 <HAL_ADC_MspInit+0xd8>)
 8000d6e:	4a1d      	ldr	r2, [pc, #116]	@ (8000de4 <HAL_ADC_MspInit+0xdc>)
 8000d70:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d72:	4b1b      	ldr	r3, [pc, #108]	@ (8000de0 <HAL_ADC_MspInit+0xd8>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d78:	4b19      	ldr	r3, [pc, #100]	@ (8000de0 <HAL_ADC_MspInit+0xd8>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000d7e:	4b18      	ldr	r3, [pc, #96]	@ (8000de0 <HAL_ADC_MspInit+0xd8>)
 8000d80:	2280      	movs	r2, #128	@ 0x80
 8000d82:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d84:	4b16      	ldr	r3, [pc, #88]	@ (8000de0 <HAL_ADC_MspInit+0xd8>)
 8000d86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d8a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d8c:	4b14      	ldr	r3, [pc, #80]	@ (8000de0 <HAL_ADC_MspInit+0xd8>)
 8000d8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d92:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000d94:	4b12      	ldr	r3, [pc, #72]	@ (8000de0 <HAL_ADC_MspInit+0xd8>)
 8000d96:	2220      	movs	r2, #32
 8000d98:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000d9a:	4b11      	ldr	r3, [pc, #68]	@ (8000de0 <HAL_ADC_MspInit+0xd8>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000da0:	480f      	ldr	r0, [pc, #60]	@ (8000de0 <HAL_ADC_MspInit+0xd8>)
 8000da2:	f003 f88f 	bl	8003ec4 <HAL_DMA_Init>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000dac:	f7ff ff74 	bl	8000c98 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a0b      	ldr	r2, [pc, #44]	@ (8000de0 <HAL_ADC_MspInit+0xd8>)
 8000db4:	621a      	str	r2, [r3, #32]
 8000db6:	4a0a      	ldr	r2, [pc, #40]	@ (8000de0 <HAL_ADC_MspInit+0xd8>)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2101      	movs	r1, #1
 8000dc0:	2012      	movs	r0, #18
 8000dc2:	f003 f842 	bl	8003e4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000dc6:	2012      	movs	r0, #18
 8000dc8:	f003 f85b 	bl	8003e82 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000dcc:	bf00      	nop
 8000dce:	3720      	adds	r7, #32
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40012400 	.word	0x40012400
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	40010800 	.word	0x40010800
 8000de0:	200000f0 	.word	0x200000f0
 8000de4:	40020008 	.word	0x40020008

08000de8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b088      	sub	sp, #32
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df0:	f107 0310 	add.w	r3, r7, #16
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a15      	ldr	r2, [pc, #84]	@ (8000e58 <HAL_UART_MspInit+0x70>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d123      	bne.n	8000e50 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e08:	4b14      	ldr	r3, [pc, #80]	@ (8000e5c <HAL_UART_MspInit+0x74>)
 8000e0a:	69db      	ldr	r3, [r3, #28]
 8000e0c:	4a13      	ldr	r2, [pc, #76]	@ (8000e5c <HAL_UART_MspInit+0x74>)
 8000e0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e12:	61d3      	str	r3, [r2, #28]
 8000e14:	4b11      	ldr	r3, [pc, #68]	@ (8000e5c <HAL_UART_MspInit+0x74>)
 8000e16:	69db      	ldr	r3, [r3, #28]
 8000e18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e20:	4b0e      	ldr	r3, [pc, #56]	@ (8000e5c <HAL_UART_MspInit+0x74>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	4a0d      	ldr	r2, [pc, #52]	@ (8000e5c <HAL_UART_MspInit+0x74>)
 8000e26:	f043 0304 	orr.w	r3, r3, #4
 8000e2a:	6193      	str	r3, [r2, #24]
 8000e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e5c <HAL_UART_MspInit+0x74>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	f003 0304 	and.w	r3, r3, #4
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e38:	230c      	movs	r3, #12
 8000e3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e40:	2302      	movs	r3, #2
 8000e42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e44:	f107 0310 	add.w	r3, r7, #16
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4805      	ldr	r0, [pc, #20]	@ (8000e60 <HAL_UART_MspInit+0x78>)
 8000e4c:	f003 fa28 	bl	80042a0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000e50:	bf00      	nop
 8000e52:	3720      	adds	r7, #32
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40004400 	.word	0x40004400
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	40010800 	.word	0x40010800

08000e64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e68:	bf00      	nop
 8000e6a:	e7fd      	b.n	8000e68 <NMI_Handler+0x4>

08000e6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e70:	bf00      	nop
 8000e72:	e7fd      	b.n	8000e70 <HardFault_Handler+0x4>

08000e74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <MemManage_Handler+0x4>

08000e7c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e80:	bf00      	nop
 8000e82:	e7fd      	b.n	8000e80 <BusFault_Handler+0x4>

08000e84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e88:	bf00      	nop
 8000e8a:	e7fd      	b.n	8000e88 <UsageFault_Handler+0x4>

08000e8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr

08000e98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr

08000ea4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr

08000eb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eb4:	f002 fa20 	bl	80032f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8000eb8:	f002 fffd 	bl	8003eb6 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000ec4:	4802      	ldr	r0, [pc, #8]	@ (8000ed0 <DMA1_Channel1_IRQHandler+0x10>)
 8000ec6:	f003 f8b7 	bl	8004038 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	200000f0 	.word	0x200000f0

08000ed4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000ed8:	4802      	ldr	r0, [pc, #8]	@ (8000ee4 <ADC1_2_IRQHandler+0x10>)
 8000eda:	f002 fc03 	bl	80036e4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	200000c0 	.word	0x200000c0

08000ee8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000eec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000ef0:	f003 fb8a 	bl	8004608 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr

08000f04 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]
 8000f14:	e00a      	b.n	8000f2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f16:	f3af 8000 	nop.w
 8000f1a:	4601      	mov	r1, r0
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	1c5a      	adds	r2, r3, #1
 8000f20:	60ba      	str	r2, [r7, #8]
 8000f22:	b2ca      	uxtb	r2, r1
 8000f24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	617b      	str	r3, [r7, #20]
 8000f2c:	697a      	ldr	r2, [r7, #20]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	dbf0      	blt.n	8000f16 <_read+0x12>
  }

  return len;
 8000f34:	687b      	ldr	r3, [r7, #4]
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3718      	adds	r7, #24
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b086      	sub	sp, #24
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	60f8      	str	r0, [r7, #12]
 8000f46:	60b9      	str	r1, [r7, #8]
 8000f48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	617b      	str	r3, [r7, #20]
 8000f4e:	e009      	b.n	8000f64 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	1c5a      	adds	r2, r3, #1
 8000f54:	60ba      	str	r2, [r7, #8]
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	3301      	adds	r3, #1
 8000f62:	617b      	str	r3, [r7, #20]
 8000f64:	697a      	ldr	r2, [r7, #20]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	dbf1      	blt.n	8000f50 <_write+0x12>
  }
  return len;
 8000f6c:	687b      	ldr	r3, [r7, #4]
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3718      	adds	r7, #24
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <_close>:

int _close(int file)
{
 8000f76:	b480      	push	{r7}
 8000f78:	b083      	sub	sp, #12
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bc80      	pop	{r7}
 8000f8a:	4770      	bx	lr

08000f8c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f9c:	605a      	str	r2, [r3, #4]
  return 0;
 8000f9e:	2300      	movs	r3, #0
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bc80      	pop	{r7}
 8000fa8:	4770      	bx	lr

08000faa <_isatty>:

int _isatty(int file)
{
 8000faa:	b480      	push	{r7}
 8000fac:	b083      	sub	sp, #12
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fb2:	2301      	movs	r3, #1
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bc80      	pop	{r7}
 8000fbc:	4770      	bx	lr

08000fbe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	b085      	sub	sp, #20
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	60f8      	str	r0, [r7, #12]
 8000fc6:	60b9      	str	r1, [r7, #8]
 8000fc8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fca:	2300      	movs	r3, #0
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr
	...

08000fd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fe0:	4a14      	ldr	r2, [pc, #80]	@ (8001034 <_sbrk+0x5c>)
 8000fe2:	4b15      	ldr	r3, [pc, #84]	@ (8001038 <_sbrk+0x60>)
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fec:	4b13      	ldr	r3, [pc, #76]	@ (800103c <_sbrk+0x64>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d102      	bne.n	8000ffa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ff4:	4b11      	ldr	r3, [pc, #68]	@ (800103c <_sbrk+0x64>)
 8000ff6:	4a12      	ldr	r2, [pc, #72]	@ (8001040 <_sbrk+0x68>)
 8000ff8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ffa:	4b10      	ldr	r3, [pc, #64]	@ (800103c <_sbrk+0x64>)
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4413      	add	r3, r2
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	429a      	cmp	r2, r3
 8001006:	d207      	bcs.n	8001018 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001008:	f004 fb1a 	bl	8005640 <__errno>
 800100c:	4603      	mov	r3, r0
 800100e:	220c      	movs	r2, #12
 8001010:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001012:	f04f 33ff 	mov.w	r3, #4294967295
 8001016:	e009      	b.n	800102c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001018:	4b08      	ldr	r3, [pc, #32]	@ (800103c <_sbrk+0x64>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800101e:	4b07      	ldr	r3, [pc, #28]	@ (800103c <_sbrk+0x64>)
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4413      	add	r3, r2
 8001026:	4a05      	ldr	r2, [pc, #20]	@ (800103c <_sbrk+0x64>)
 8001028:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800102a:	68fb      	ldr	r3, [r7, #12]
}
 800102c:	4618      	mov	r0, r3
 800102e:	3718      	adds	r7, #24
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20005000 	.word	0x20005000
 8001038:	00000400 	.word	0x00000400
 800103c:	2000017c 	.word	0x2000017c
 8001040:	200004e0 	.word	0x200004e0

08001044 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	bc80      	pop	{r7}
 800104e:	4770      	bx	lr

08001050 <app_init>:

task_dta_t task_dta_list[TASK_QTY];

/********************** external functions definition ************************/
void app_init(void)
{
 8001050:	b590      	push	{r4, r7, lr}
 8001052:	b085      	sub	sp, #20
 8001054:	af02      	add	r7, sp, #8
	uint32_t index;


	LOGGER_LOG("\r\n");
 8001056:	b672      	cpsid	i
 8001058:	4b4a      	ldr	r3, [pc, #296]	@ (8001184 <app_init+0x134>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a4a      	ldr	r2, [pc, #296]	@ (8001188 <app_init+0x138>)
 800105e:	213f      	movs	r1, #63	@ 0x3f
 8001060:	4618      	mov	r0, r3
 8001062:	f004 fa27 	bl	80054b4 <sniprintf>
 8001066:	4603      	mov	r3, r0
 8001068:	4a48      	ldr	r2, [pc, #288]	@ (800118c <app_init+0x13c>)
 800106a:	6013      	str	r3, [r2, #0]
 800106c:	4b45      	ldr	r3, [pc, #276]	@ (8001184 <app_init+0x134>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4618      	mov	r0, r3
 8001072:	f000 fc7b 	bl	800196c <logger_log_print_>
 8001076:	b662      	cpsie	i
	LOGGER_LOG("%s is running - Tick [mS] = %d\r\n", GET_NAME(app_init), (int)HAL_GetTick());
 8001078:	b672      	cpsid	i
 800107a:	4b42      	ldr	r3, [pc, #264]	@ (8001184 <app_init+0x134>)
 800107c:	681c      	ldr	r4, [r3, #0]
 800107e:	f002 f94d 	bl	800331c <HAL_GetTick>
 8001082:	4603      	mov	r3, r0
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	4b42      	ldr	r3, [pc, #264]	@ (8001190 <app_init+0x140>)
 8001088:	4a42      	ldr	r2, [pc, #264]	@ (8001194 <app_init+0x144>)
 800108a:	213f      	movs	r1, #63	@ 0x3f
 800108c:	4620      	mov	r0, r4
 800108e:	f004 fa11 	bl	80054b4 <sniprintf>
 8001092:	4603      	mov	r3, r0
 8001094:	4a3d      	ldr	r2, [pc, #244]	@ (800118c <app_init+0x13c>)
 8001096:	6013      	str	r3, [r2, #0]
 8001098:	4b3a      	ldr	r3, [pc, #232]	@ (8001184 <app_init+0x134>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4618      	mov	r0, r3
 800109e:	f000 fc65 	bl	800196c <logger_log_print_>
 80010a2:	b662      	cpsie	i

	LOGGER_LOG(p_sys);
 80010a4:	b672      	cpsid	i
 80010a6:	4b37      	ldr	r3, [pc, #220]	@ (8001184 <app_init+0x134>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a3b      	ldr	r2, [pc, #236]	@ (8001198 <app_init+0x148>)
 80010ac:	6812      	ldr	r2, [r2, #0]
 80010ae:	213f      	movs	r1, #63	@ 0x3f
 80010b0:	4618      	mov	r0, r3
 80010b2:	f004 f9ff 	bl	80054b4 <sniprintf>
 80010b6:	4603      	mov	r3, r0
 80010b8:	4a34      	ldr	r2, [pc, #208]	@ (800118c <app_init+0x13c>)
 80010ba:	6013      	str	r3, [r2, #0]
 80010bc:	4b31      	ldr	r3, [pc, #196]	@ (8001184 <app_init+0x134>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f000 fc53 	bl	800196c <logger_log_print_>
 80010c6:	b662      	cpsie	i
	LOGGER_LOG(p_app);
 80010c8:	b672      	cpsid	i
 80010ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001184 <app_init+0x134>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a33      	ldr	r2, [pc, #204]	@ (800119c <app_init+0x14c>)
 80010d0:	6812      	ldr	r2, [r2, #0]
 80010d2:	213f      	movs	r1, #63	@ 0x3f
 80010d4:	4618      	mov	r0, r3
 80010d6:	f004 f9ed 	bl	80054b4 <sniprintf>
 80010da:	4603      	mov	r3, r0
 80010dc:	4a2b      	ldr	r2, [pc, #172]	@ (800118c <app_init+0x13c>)
 80010de:	6013      	str	r3, [r2, #0]
 80010e0:	4b28      	ldr	r3, [pc, #160]	@ (8001184 <app_init+0x134>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f000 fc41 	bl	800196c <logger_log_print_>
 80010ea:	b662      	cpsie	i

	g_app_cnt = G_APP_CNT_INI;
 80010ec:	4b2c      	ldr	r3, [pc, #176]	@ (80011a0 <app_init+0x150>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]

	/* Print out: Application execution counter */
	LOGGER_LOG(" %s = %d\r\n", GET_NAME(g_app_cnt), (int)g_app_cnt);
 80010f2:	b672      	cpsid	i
 80010f4:	4b23      	ldr	r3, [pc, #140]	@ (8001184 <app_init+0x134>)
 80010f6:	6818      	ldr	r0, [r3, #0]
 80010f8:	4b29      	ldr	r3, [pc, #164]	@ (80011a0 <app_init+0x150>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	4b29      	ldr	r3, [pc, #164]	@ (80011a4 <app_init+0x154>)
 8001100:	4a29      	ldr	r2, [pc, #164]	@ (80011a8 <app_init+0x158>)
 8001102:	213f      	movs	r1, #63	@ 0x3f
 8001104:	f004 f9d6 	bl	80054b4 <sniprintf>
 8001108:	4603      	mov	r3, r0
 800110a:	4a20      	ldr	r2, [pc, #128]	@ (800118c <app_init+0x13c>)
 800110c:	6013      	str	r3, [r2, #0]
 800110e:	4b1d      	ldr	r3, [pc, #116]	@ (8001184 <app_init+0x134>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4618      	mov	r0, r3
 8001114:	f000 fc2a 	bl	800196c <logger_log_print_>
 8001118:	b662      	cpsie	i

	/* Go through the task arrays */
	for (index = 0; TASK_QTY > index; index++)
 800111a:	2300      	movs	r3, #0
 800111c:	607b      	str	r3, [r7, #4]
 800111e:	e01a      	b.n	8001156 <app_init+0x106>
	{
		/* Run task_x_init */
		(*task_cfg_list[index].task_init)(task_cfg_list[index].parameters);
 8001120:	4922      	ldr	r1, [pc, #136]	@ (80011ac <app_init+0x15c>)
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	4613      	mov	r3, r2
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	4413      	add	r3, r2
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	440b      	add	r3, r1
 800112e:	6819      	ldr	r1, [r3, #0]
 8001130:	481e      	ldr	r0, [pc, #120]	@ (80011ac <app_init+0x15c>)
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	4613      	mov	r3, r2
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	4413      	add	r3, r2
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	4403      	add	r3, r0
 800113e:	3308      	adds	r3, #8
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4618      	mov	r0, r3
 8001144:	4788      	blx	r1

		/* Init variables */
		task_dta_list[index].WCET = TASK_X_WCET_INI;
 8001146:	4a1a      	ldr	r2, [pc, #104]	@ (80011b0 <app_init+0x160>)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2100      	movs	r1, #0
 800114c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (index = 0; TASK_QTY > index; index++)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3301      	adds	r3, #1
 8001154:	607b      	str	r3, [r7, #4]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2b04      	cmp	r3, #4
 800115a:	d9e1      	bls.n	8001120 <app_init+0xd0>
	}

	cycle_counter_init();
 800115c:	4b15      	ldr	r3, [pc, #84]	@ (80011b4 <app_init+0x164>)
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	4a14      	ldr	r2, [pc, #80]	@ (80011b4 <app_init+0x164>)
 8001162:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001166:	60d3      	str	r3, [r2, #12]
 8001168:	4b13      	ldr	r3, [pc, #76]	@ (80011b8 <app_init+0x168>)
 800116a:	2200      	movs	r2, #0
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <app_init+0x168>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a11      	ldr	r2, [pc, #68]	@ (80011b8 <app_init+0x168>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	6013      	str	r3, [r2, #0]
}
 800117a:	bf00      	nop
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	bd90      	pop	{r4, r7, pc}
 8001182:	bf00      	nop
 8001184:	080069ac 	.word	0x080069ac
 8001188:	08006468 	.word	0x08006468
 800118c:	200001f8 	.word	0x200001f8
 8001190:	0800646c 	.word	0x0800646c
 8001194:	08006478 	.word	0x08006478
 8001198:	20000004 	.word	0x20000004
 800119c:	20000008 	.word	0x20000008
 80011a0:	20000180 	.word	0x20000180
 80011a4:	0800649c 	.word	0x0800649c
 80011a8:	080064a8 	.word	0x080064a8
 80011ac:	08006970 	.word	0x08006970
 80011b0:	2000018c 	.word	0x2000018c
 80011b4:	e000edf0 	.word	0xe000edf0
 80011b8:	e0001000 	.word	0xe0001000

080011bc <app_update>:

void app_update(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
	uint32_t index;
	uint32_t cycle_counter;
	uint32_t cycle_counter_time_us;

	/* Check if it's time to run tasks */
	if (G_APP_TICK_CNT_INI < g_app_tick_cnt)
 80011c2:	4b2a      	ldr	r3, [pc, #168]	@ (800126c <app_update+0xb0>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d04c      	beq.n	8001264 <app_update+0xa8>
    {
    	g_app_tick_cnt--;
 80011ca:	4b28      	ldr	r3, [pc, #160]	@ (800126c <app_update+0xb0>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	3b01      	subs	r3, #1
 80011d0:	4a26      	ldr	r2, [pc, #152]	@ (800126c <app_update+0xb0>)
 80011d2:	6013      	str	r3, [r2, #0]

    	/* Update App Counter */
    	g_app_cnt++;
 80011d4:	4b26      	ldr	r3, [pc, #152]	@ (8001270 <app_update+0xb4>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	3301      	adds	r3, #1
 80011da:	4a25      	ldr	r2, [pc, #148]	@ (8001270 <app_update+0xb4>)
 80011dc:	6013      	str	r3, [r2, #0]
    	g_app_time_us = 0;
 80011de:	4b25      	ldr	r3, [pc, #148]	@ (8001274 <app_update+0xb8>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]

    	/* Go through the task arrays */
    	for (index = 0; TASK_QTY > index; index++)
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	e039      	b.n	800125e <app_update+0xa2>
    	{
			//HAL_GPIO_TogglePin(LED_A_PORT, LED_A_PIN);
			cycle_counter_reset();
 80011ea:	4b23      	ldr	r3, [pc, #140]	@ (8001278 <app_update+0xbc>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	605a      	str	r2, [r3, #4]

    		/* Run task_x_update */
			(*task_cfg_list[index].task_update)(task_cfg_list[index].parameters);
 80011f0:	4922      	ldr	r1, [pc, #136]	@ (800127c <app_update+0xc0>)
 80011f2:	68fa      	ldr	r2, [r7, #12]
 80011f4:	4613      	mov	r3, r2
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	4413      	add	r3, r2
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	440b      	add	r3, r1
 80011fe:	3304      	adds	r3, #4
 8001200:	6819      	ldr	r1, [r3, #0]
 8001202:	481e      	ldr	r0, [pc, #120]	@ (800127c <app_update+0xc0>)
 8001204:	68fa      	ldr	r2, [r7, #12]
 8001206:	4613      	mov	r3, r2
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	4413      	add	r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	4403      	add	r3, r0
 8001210:	3308      	adds	r3, #8
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4618      	mov	r0, r3
 8001216:	4788      	blx	r1

			cycle_counter = cycle_counter_get();
 8001218:	4b17      	ldr	r3, [pc, #92]	@ (8001278 <app_update+0xbc>)
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	60bb      	str	r3, [r7, #8]
			cycle_counter_time_us = cycle_counter_time_us();
 800121e:	4b16      	ldr	r3, [pc, #88]	@ (8001278 <app_update+0xbc>)
 8001220:	685a      	ldr	r2, [r3, #4]
 8001222:	4b17      	ldr	r3, [pc, #92]	@ (8001280 <app_update+0xc4>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4917      	ldr	r1, [pc, #92]	@ (8001284 <app_update+0xc8>)
 8001228:	fba1 1303 	umull	r1, r3, r1, r3
 800122c:	0c9b      	lsrs	r3, r3, #18
 800122e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001232:	607b      	str	r3, [r7, #4]
			//HAL_GPIO_TogglePin(LED_A_PORT, LED_A_PIN);0

			/* Update variables */
	    	g_app_time_us += cycle_counter_time_us;
 8001234:	4b0f      	ldr	r3, [pc, #60]	@ (8001274 <app_update+0xb8>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4413      	add	r3, r2
 800123c:	4a0d      	ldr	r2, [pc, #52]	@ (8001274 <app_update+0xb8>)
 800123e:	6013      	str	r3, [r2, #0]

			if (task_dta_list[index].WCET < cycle_counter_time_us)
 8001240:	4a11      	ldr	r2, [pc, #68]	@ (8001288 <app_update+0xcc>)
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	429a      	cmp	r2, r3
 800124c:	d904      	bls.n	8001258 <app_update+0x9c>
			{
				task_dta_list[index].WCET = cycle_counter_time_us;
 800124e:	490e      	ldr	r1, [pc, #56]	@ (8001288 <app_update+0xcc>)
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	687a      	ldr	r2, [r7, #4]
 8001254:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    	for (index = 0; TASK_QTY > index; index++)
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	3301      	adds	r3, #1
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	2b04      	cmp	r3, #4
 8001262:	d9c2      	bls.n	80011ea <app_update+0x2e>
			}
	    }
    }
}
 8001264:	bf00      	nop
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000188 	.word	0x20000188
 8001270:	20000180 	.word	0x20000180
 8001274:	20000184 	.word	0x20000184
 8001278:	e0001000 	.word	0xe0001000
 800127c:	08006970 	.word	0x08006970
 8001280:	20000000 	.word	0x20000000
 8001284:	431bde83 	.word	0x431bde83
 8001288:	2000018c 	.word	0x2000018c

0800128c <HAL_SYSTICK_Callback>:

void HAL_SYSTICK_Callback(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	g_app_tick_cnt++;
 8001290:	4b0e      	ldr	r3, [pc, #56]	@ (80012cc <HAL_SYSTICK_Callback+0x40>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	3301      	adds	r3, #1
 8001296:	4a0d      	ldr	r2, [pc, #52]	@ (80012cc <HAL_SYSTICK_Callback+0x40>)
 8001298:	6013      	str	r3, [r2, #0]
	g_task_sensor_tick_cnt++;
 800129a:	4b0d      	ldr	r3, [pc, #52]	@ (80012d0 <HAL_SYSTICK_Callback+0x44>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	3301      	adds	r3, #1
 80012a0:	4a0b      	ldr	r2, [pc, #44]	@ (80012d0 <HAL_SYSTICK_Callback+0x44>)
 80012a2:	6013      	str	r3, [r2, #0]
	g_task_menu_tick_cnt++;
 80012a4:	4b0b      	ldr	r3, [pc, #44]	@ (80012d4 <HAL_SYSTICK_Callback+0x48>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	3301      	adds	r3, #1
 80012aa:	4a0a      	ldr	r2, [pc, #40]	@ (80012d4 <HAL_SYSTICK_Callback+0x48>)
 80012ac:	6013      	str	r3, [r2, #0]
	g_task_system_tick_cnt++;
 80012ae:	4b0a      	ldr	r3, [pc, #40]	@ (80012d8 <HAL_SYSTICK_Callback+0x4c>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	3301      	adds	r3, #1
 80012b4:	4a08      	ldr	r2, [pc, #32]	@ (80012d8 <HAL_SYSTICK_Callback+0x4c>)
 80012b6:	6013      	str	r3, [r2, #0]
	g_task_actuator_tick_cnt++;
 80012b8:	4b08      	ldr	r3, [pc, #32]	@ (80012dc <HAL_SYSTICK_Callback+0x50>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	3301      	adds	r3, #1
 80012be:	4a07      	ldr	r2, [pc, #28]	@ (80012dc <HAL_SYSTICK_Callback+0x50>)
 80012c0:	6013      	str	r3, [r2, #0]

}
 80012c2:	bf00      	nop
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bc80      	pop	{r7}
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	20000188 	.word	0x20000188
 80012d0:	2000030c 	.word	0x2000030c
 80012d4:	2000031c 	.word	0x2000031c
 80012d8:	20000350 	.word	0x20000350
 80012dc:	20000230 	.word	0x20000230

080012e0 <displayInit>:
/********************** external data declaration ****************************/
/********************** external functions definition ************************/


void displayInit( displayConnection_t connection )
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	71fb      	strb	r3, [r7, #7]
    display.connection = connection;
 80012ea:	4a38      	ldr	r2, [pc, #224]	@ (80013cc <displayInit+0xec>)
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	7013      	strb	r3, [r2, #0]

    if( display.connection == DISPLAY_CONNECTION_I2C_PCF8574_IO_EXPANDER) {
 80012f0:	4b36      	ldr	r3, [pc, #216]	@ (80013cc <displayInit+0xec>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	d109      	bne.n	800130c <displayInit+0x2c>
        pcf8574.address = PCF8574_I2C_BUS_8BIT_WRITE_ADDRESS ;
 80012f8:	4b35      	ldr	r3, [pc, #212]	@ (80013d0 <displayInit+0xf0>)
 80012fa:	224e      	movs	r2, #78	@ 0x4e
 80012fc:	601a      	str	r2, [r3, #0]
        pcf8574.data = 0b00000000;
 80012fe:	4b34      	ldr	r3, [pc, #208]	@ (80013d0 <displayInit+0xf0>)
 8001300:	2200      	movs	r2, #0
 8001302:	711a      	strb	r2, [r3, #4]
        /*Definido en el .ioc*/
        //i2cPcf8574.frequency(100000);

        displayPinWrite( DISPLAY_PIN_A_PCF8574,  ON );
 8001304:	2101      	movs	r1, #1
 8001306:	2003      	movs	r0, #3
 8001308:	f000 f8f6 	bl	80014f8 <displayPinWrite>
    }

    initial8BitCommunicationIsCompleted = false;
 800130c:	4b31      	ldr	r3, [pc, #196]	@ (80013d4 <displayInit+0xf4>)
 800130e:	2200      	movs	r2, #0
 8001310:	701a      	strb	r2, [r3, #0]

    HAL_Delay(50);
 8001312:	2032      	movs	r0, #50	@ 0x32
 8001314:	f002 f80c 	bl	8003330 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001318:	2130      	movs	r1, #48	@ 0x30
 800131a:	2000      	movs	r0, #0
 800131c:	f000 f8c8 	bl	80014b0 <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    HAL_Delay(5);
 8001320:	2005      	movs	r0, #5
 8001322:	f002 f805 	bl	8003330 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001326:	2130      	movs	r1, #48	@ 0x30
 8001328:	2000      	movs	r0, #0
 800132a:	f000 f8c1 	bl	80014b0 <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    HAL_Delay(1);
 800132e:	2001      	movs	r0, #1
 8001330:	f001 fffe 	bl	8003330 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001334:	2130      	movs	r1, #48	@ 0x30
 8001336:	2000      	movs	r0, #0
 8001338:	f000 f8ba 	bl	80014b0 <displayCodeWrite>
                      DISPLAY_IR_FUNCTION_SET |
                      DISPLAY_IR_FUNCTION_SET_8BITS );
    HAL_Delay(1);
 800133c:	2001      	movs	r0, #1
 800133e:	f001 fff7 	bl	8003330 <HAL_Delay>

    switch( display.connection ) {
 8001342:	4b22      	ldr	r3, [pc, #136]	@ (80013cc <displayInit+0xec>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	2b02      	cmp	r3, #2
 8001348:	d00d      	beq.n	8001366 <displayInit+0x86>
 800134a:	2b02      	cmp	r3, #2
 800134c:	dc1d      	bgt.n	800138a <displayInit+0xaa>
 800134e:	2b00      	cmp	r3, #0
 8001350:	d009      	beq.n	8001366 <displayInit+0x86>
 8001352:	2b01      	cmp	r3, #1
 8001354:	d119      	bne.n	800138a <displayInit+0xaa>
        case DISPLAY_CONNECTION_GPIO_8BITS:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001356:	2138      	movs	r1, #56	@ 0x38
 8001358:	2000      	movs	r0, #0
 800135a:	f000 f8a9 	bl	80014b0 <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_8BITS |
                              DISPLAY_IR_FUNCTION_SET_2LINES |
                              DISPLAY_IR_FUNCTION_SET_5x8DOTS );
            HAL_Delay(1);
 800135e:	2001      	movs	r0, #1
 8001360:	f001 ffe6 	bl	8003330 <HAL_Delay>
        break;
 8001364:	e011      	b.n	800138a <displayInit+0xaa>

        case DISPLAY_CONNECTION_GPIO_4BITS:
        case DISPLAY_CONNECTION_I2C_PCF8574_IO_EXPANDER:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001366:	2120      	movs	r1, #32
 8001368:	2000      	movs	r0, #0
 800136a:	f000 f8a1 	bl	80014b0 <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_4BITS );
            HAL_Delay(1);
 800136e:	2001      	movs	r0, #1
 8001370:	f001 ffde 	bl	8003330 <HAL_Delay>

            initial8BitCommunicationIsCompleted = true;
 8001374:	4b17      	ldr	r3, [pc, #92]	@ (80013d4 <displayInit+0xf4>)
 8001376:	2201      	movs	r2, #1
 8001378:	701a      	strb	r2, [r3, #0]

            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 800137a:	2128      	movs	r1, #40	@ 0x28
 800137c:	2000      	movs	r0, #0
 800137e:	f000 f897 	bl	80014b0 <displayCodeWrite>
                              DISPLAY_IR_FUNCTION_SET |
                              DISPLAY_IR_FUNCTION_SET_4BITS |
                              DISPLAY_IR_FUNCTION_SET_2LINES |
                              DISPLAY_IR_FUNCTION_SET_5x8DOTS );
            HAL_Delay(1);
 8001382:	2001      	movs	r0, #1
 8001384:	f001 ffd4 	bl	8003330 <HAL_Delay>
        break;
 8001388:	bf00      	nop
    }

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 800138a:	2108      	movs	r1, #8
 800138c:	2000      	movs	r0, #0
 800138e:	f000 f88f 	bl	80014b0 <displayCodeWrite>
                      DISPLAY_IR_DISPLAY_CONTROL |
                      DISPLAY_IR_DISPLAY_CONTROL_DISPLAY_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_CURSOR_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_BLINK_OFF );
    HAL_Delay(1);
 8001392:	2001      	movs	r0, #1
 8001394:	f001 ffcc 	bl	8003330 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001398:	2101      	movs	r1, #1
 800139a:	2000      	movs	r0, #0
 800139c:	f000 f888 	bl	80014b0 <displayCodeWrite>
                      DISPLAY_IR_CLEAR_DISPLAY );
    HAL_Delay(1);
 80013a0:	2001      	movs	r0, #1
 80013a2:	f001 ffc5 	bl	8003330 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80013a6:	2106      	movs	r1, #6
 80013a8:	2000      	movs	r0, #0
 80013aa:	f000 f881 	bl	80014b0 <displayCodeWrite>
                      DISPLAY_IR_ENTRY_MODE_SET |
                      DISPLAY_IR_ENTRY_MODE_SET_INCREMENT |
                      DISPLAY_IR_ENTRY_MODE_SET_NO_SHIFT );
    HAL_Delay(1);
 80013ae:	2001      	movs	r0, #1
 80013b0:	f001 ffbe 	bl	8003330 <HAL_Delay>

    displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 80013b4:	210c      	movs	r1, #12
 80013b6:	2000      	movs	r0, #0
 80013b8:	f000 f87a 	bl	80014b0 <displayCodeWrite>
                      DISPLAY_IR_DISPLAY_CONTROL |
                      DISPLAY_IR_DISPLAY_CONTROL_DISPLAY_ON |
                      DISPLAY_IR_DISPLAY_CONTROL_CURSOR_OFF |
                      DISPLAY_IR_DISPLAY_CONTROL_BLINK_OFF );
    HAL_Delay(1);
 80013bc:	2001      	movs	r0, #1
 80013be:	f001 ffb7 	bl	8003330 <HAL_Delay>
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	200001a0 	.word	0x200001a0
 80013d0:	200001a4 	.word	0x200001a4
 80013d4:	200001b4 	.word	0x200001b4

080013d8 <displayCharPositionWrite>:

void displayCharPositionWrite( uint8_t charPositionX, uint8_t charPositionY )
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	460a      	mov	r2, r1
 80013e2:	71fb      	strb	r3, [r7, #7]
 80013e4:	4613      	mov	r3, r2
 80013e6:	71bb      	strb	r3, [r7, #6]
    switch( charPositionY ) {
 80013e8:	79bb      	ldrb	r3, [r7, #6]
 80013ea:	2b03      	cmp	r3, #3
 80013ec:	d846      	bhi.n	800147c <displayCharPositionWrite+0xa4>
 80013ee:	a201      	add	r2, pc, #4	@ (adr r2, 80013f4 <displayCharPositionWrite+0x1c>)
 80013f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f4:	08001405 	.word	0x08001405
 80013f8:	0800141d 	.word	0x0800141d
 80013fc:	0800143d 	.word	0x0800143d
 8001400:	0800145d 	.word	0x0800145d
        case 0:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800140a:	b2db      	uxtb	r3, r3
 800140c:	4619      	mov	r1, r3
 800140e:	2000      	movs	r0, #0
 8001410:	f000 f84e 	bl	80014b0 <displayCodeWrite>
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE1_FIRST_CHARACTER_ADDRESS +
                                charPositionX ) );
            HAL_Delay(1);
 8001414:	2001      	movs	r0, #1
 8001416:	f001 ff8b 	bl	8003330 <HAL_Delay>
        break;
 800141a:	e02f      	b.n	800147c <displayCharPositionWrite+0xa4>

        case 1:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE2_FIRST_CHARACTER_ADDRESS +
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	3340      	adds	r3, #64	@ 0x40
 8001420:	b2db      	uxtb	r3, r3
 8001422:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 8001424:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001428:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 800142a:	b2db      	uxtb	r3, r3
 800142c:	4619      	mov	r1, r3
 800142e:	2000      	movs	r0, #0
 8001430:	f000 f83e 	bl	80014b0 <displayCodeWrite>
                                charPositionX ) );
            HAL_Delay(1);
 8001434:	2001      	movs	r0, #1
 8001436:	f001 ff7b 	bl	8003330 <HAL_Delay>
        break;
 800143a:	e01f      	b.n	800147c <displayCharPositionWrite+0xa4>

        case 2:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE3_FIRST_CHARACTER_ADDRESS +
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	3314      	adds	r3, #20
 8001440:	b2db      	uxtb	r3, r3
 8001442:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 8001444:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001448:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 800144a:	b2db      	uxtb	r3, r3
 800144c:	4619      	mov	r1, r3
 800144e:	2000      	movs	r0, #0
 8001450:	f000 f82e 	bl	80014b0 <displayCodeWrite>
                                charPositionX ) );
            HAL_Delay(1);
 8001454:	2001      	movs	r0, #1
 8001456:	f001 ff6b 	bl	8003330 <HAL_Delay>
        break;
 800145a:	e00f      	b.n	800147c <displayCharPositionWrite+0xa4>

        case 3:
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
                              DISPLAY_IR_SET_DDRAM_ADDR |
                              ( DISPLAY_20x4_LINE4_FIRST_CHARACTER_ADDRESS +
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	3354      	adds	r3, #84	@ 0x54
 8001460:	b2db      	uxtb	r3, r3
 8001462:	b25b      	sxtb	r3, r3
                              DISPLAY_IR_SET_DDRAM_ADDR |
 8001464:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001468:	b25b      	sxtb	r3, r3
            displayCodeWrite( DISPLAY_RS_INSTRUCTION,
 800146a:	b2db      	uxtb	r3, r3
 800146c:	4619      	mov	r1, r3
 800146e:	2000      	movs	r0, #0
 8001470:	f000 f81e 	bl	80014b0 <displayCodeWrite>
                                charPositionX ) );
            HAL_Delay(1);
 8001474:	2001      	movs	r0, #1
 8001476:	f001 ff5b 	bl	8003330 <HAL_Delay>
        break;
 800147a:	bf00      	nop
    }
}
 800147c:	bf00      	nop
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <displayStringWrite>:

void displayStringWrite( const char * str )
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
    while (*str) {
 800148c:	e007      	b.n	800149e <displayStringWrite+0x1a>
        displayCodeWrite(DISPLAY_RS_DATA, *str++);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	1c5a      	adds	r2, r3, #1
 8001492:	607a      	str	r2, [r7, #4]
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	4619      	mov	r1, r3
 8001498:	2001      	movs	r0, #1
 800149a:	f000 f809 	bl	80014b0 <displayCodeWrite>
    while (*str) {
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d1f3      	bne.n	800148e <displayStringWrite+0xa>
    }
}
 80014a6:	bf00      	nop
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <displayCodeWrite>:
/********************** internal functions definition ************************/
static void displayCodeWrite( bool type, uint8_t dataBus) {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	460a      	mov	r2, r1
 80014ba:	71fb      	strb	r3, [r7, #7]
 80014bc:	4613      	mov	r3, r2
 80014be:	71bb      	strb	r3, [r7, #6]
	if (type == DISPLAY_RS_INSTRUCTION)
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	f083 0301 	eor.w	r3, r3, #1
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d004      	beq.n	80014d6 <displayCodeWrite+0x26>
		displayPinWrite( DISPLAY_PIN_RS, DISPLAY_RS_INSTRUCTION);
 80014cc:	2100      	movs	r1, #0
 80014ce:	2004      	movs	r0, #4
 80014d0:	f000 f812 	bl	80014f8 <displayPinWrite>
 80014d4:	e003      	b.n	80014de <displayCodeWrite+0x2e>
	else
		displayPinWrite( DISPLAY_PIN_RS, DISPLAY_RS_DATA);
 80014d6:	2101      	movs	r1, #1
 80014d8:	2004      	movs	r0, #4
 80014da:	f000 f80d 	bl	80014f8 <displayPinWrite>
	displayPinWrite( DISPLAY_PIN_RW, DISPLAY_RW_WRITE);
 80014de:	2100      	movs	r1, #0
 80014e0:	2005      	movs	r0, #5
 80014e2:	f000 f809 	bl	80014f8 <displayPinWrite>
	displayDataBusWrite(dataBus);
 80014e6:	79bb      	ldrb	r3, [r7, #6]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 f9ad 	bl	8001848 <displayDataBusWrite>
}
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <displayPinWrite>:

static void displayPinWrite( uint8_t pinName, int value )
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	6039      	str	r1, [r7, #0]
 8001502:	71fb      	strb	r3, [r7, #7]
    switch( display.connection ) {
 8001504:	4b99      	ldr	r3, [pc, #612]	@ (800176c <displayPinWrite+0x274>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2b02      	cmp	r3, #2
 800150a:	f000 80ab 	beq.w	8001664 <displayPinWrite+0x16c>
 800150e:	2b02      	cmp	r3, #2
 8001510:	f300 8193 	bgt.w	800183a <displayPinWrite+0x342>
 8001514:	2b00      	cmp	r3, #0
 8001516:	d053      	beq.n	80015c0 <displayPinWrite+0xc8>
 8001518:	2b01      	cmp	r3, #1
 800151a:	f040 818e 	bne.w	800183a <displayPinWrite+0x342>

    	case DISPLAY_CONNECTION_GPIO_8BITS:
            switch( pinName ) {
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	3b04      	subs	r3, #4
 8001522:	2b0a      	cmp	r3, #10
 8001524:	d84a      	bhi.n	80015bc <displayPinWrite+0xc4>
 8001526:	a201      	add	r2, pc, #4	@ (adr r2, 800152c <displayPinWrite+0x34>)
 8001528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152c:	0800159d 	.word	0x0800159d
 8001530:	080015bd 	.word	0x080015bd
 8001534:	080015ad 	.word	0x080015ad
 8001538:	080015bd 	.word	0x080015bd
 800153c:	080015bd 	.word	0x080015bd
 8001540:	080015bd 	.word	0x080015bd
 8001544:	080015bd 	.word	0x080015bd
 8001548:	08001559 	.word	0x08001559
 800154c:	0800156b 	.word	0x0800156b
 8001550:	0800157d 	.word	0x0800157d
 8001554:	0800158d 	.word	0x0800158d
//                case DISPLAY_PIN_D0: HAL_GPIO_WritePin(D2_GPIO_Port,  D2_Pin,  value);   break;
//                case DISPLAY_PIN_D1: HAL_GPIO_WritePin(D4_GPIO_Port,  D4_Pin,  value);   break;
//                case DISPLAY_PIN_D2: HAL_GPIO_WritePin(D5_GPIO_Port,  D5_Pin,  value);   break;
//                case DISPLAY_PIN_D3: HAL_GPIO_WritePin(D6_GPIO_Port,  D6_Pin,  value);   break;
                case DISPLAY_PIN_D4: HAL_GPIO_WritePin(D7_GPIO_Port,  D7_Pin,  value);   break;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	b2db      	uxtb	r3, r3
 800155c:	461a      	mov	r2, r3
 800155e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001562:	4883      	ldr	r0, [pc, #524]	@ (8001770 <displayPinWrite+0x278>)
 8001564:	f003 f837 	bl	80045d6 <HAL_GPIO_WritePin>
 8001568:	e029      	b.n	80015be <displayPinWrite+0xc6>
                case DISPLAY_PIN_D5: HAL_GPIO_WritePin(D8_GPIO_Port,  D8_Pin,  value);   break;
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	b2db      	uxtb	r3, r3
 800156e:	461a      	mov	r2, r3
 8001570:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001574:	487e      	ldr	r0, [pc, #504]	@ (8001770 <displayPinWrite+0x278>)
 8001576:	f003 f82e 	bl	80045d6 <HAL_GPIO_WritePin>
 800157a:	e020      	b.n	80015be <displayPinWrite+0xc6>
                case DISPLAY_PIN_D6: HAL_GPIO_WritePin(D9_GPIO_Port,  D9_Pin,  value);   break;
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	b2db      	uxtb	r3, r3
 8001580:	461a      	mov	r2, r3
 8001582:	2180      	movs	r1, #128	@ 0x80
 8001584:	487b      	ldr	r0, [pc, #492]	@ (8001774 <displayPinWrite+0x27c>)
 8001586:	f003 f826 	bl	80045d6 <HAL_GPIO_WritePin>
 800158a:	e018      	b.n	80015be <displayPinWrite+0xc6>
                case DISPLAY_PIN_D7: HAL_GPIO_WritePin(D10_GPIO_Port, D10_Pin, value);   break;
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	b2db      	uxtb	r3, r3
 8001590:	461a      	mov	r2, r3
 8001592:	2140      	movs	r1, #64	@ 0x40
 8001594:	4878      	ldr	r0, [pc, #480]	@ (8001778 <displayPinWrite+0x280>)
 8001596:	f003 f81e 	bl	80045d6 <HAL_GPIO_WritePin>
 800159a:	e010      	b.n	80015be <displayPinWrite+0xc6>
                case DISPLAY_PIN_RS: HAL_GPIO_WritePin(D11_GPIO_Port, D11_Pin, value);   break;
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	461a      	mov	r2, r3
 80015a2:	2180      	movs	r1, #128	@ 0x80
 80015a4:	4872      	ldr	r0, [pc, #456]	@ (8001770 <displayPinWrite+0x278>)
 80015a6:	f003 f816 	bl	80045d6 <HAL_GPIO_WritePin>
 80015aa:	e008      	b.n	80015be <displayPinWrite+0xc6>
                case DISPLAY_PIN_EN: HAL_GPIO_WritePin(D12_GPIO_Port, D12_Pin, value);   break;
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	461a      	mov	r2, r3
 80015b2:	2140      	movs	r1, #64	@ 0x40
 80015b4:	486e      	ldr	r0, [pc, #440]	@ (8001770 <displayPinWrite+0x278>)
 80015b6:	f003 f80e 	bl	80045d6 <HAL_GPIO_WritePin>
 80015ba:	e000      	b.n	80015be <displayPinWrite+0xc6>
                case DISPLAY_PIN_RW: break;
                default: break;
 80015bc:	bf00      	nop
            }
            break;
 80015be:	e13c      	b.n	800183a <displayPinWrite+0x342>


        case DISPLAY_CONNECTION_GPIO_4BITS:
            switch( pinName ) {
 80015c0:	79fb      	ldrb	r3, [r7, #7]
 80015c2:	3b04      	subs	r3, #4
 80015c4:	2b0a      	cmp	r3, #10
 80015c6:	d84b      	bhi.n	8001660 <displayPinWrite+0x168>
 80015c8:	a201      	add	r2, pc, #4	@ (adr r2, 80015d0 <displayPinWrite+0xd8>)
 80015ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ce:	bf00      	nop
 80015d0:	08001641 	.word	0x08001641
 80015d4:	08001661 	.word	0x08001661
 80015d8:	08001651 	.word	0x08001651
 80015dc:	08001661 	.word	0x08001661
 80015e0:	08001661 	.word	0x08001661
 80015e4:	08001661 	.word	0x08001661
 80015e8:	08001661 	.word	0x08001661
 80015ec:	080015fd 	.word	0x080015fd
 80015f0:	0800160f 	.word	0x0800160f
 80015f4:	08001621 	.word	0x08001621
 80015f8:	08001631 	.word	0x08001631
            	case DISPLAY_PIN_D4: HAL_GPIO_WritePin(D7_GPIO_Port,  D7_Pin,  value);   break;
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	461a      	mov	r2, r3
 8001602:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001606:	485a      	ldr	r0, [pc, #360]	@ (8001770 <displayPinWrite+0x278>)
 8001608:	f002 ffe5 	bl	80045d6 <HAL_GPIO_WritePin>
 800160c:	e029      	b.n	8001662 <displayPinWrite+0x16a>
				case DISPLAY_PIN_D5: HAL_GPIO_WritePin(D8_GPIO_Port,  D8_Pin,  value);   break;
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	b2db      	uxtb	r3, r3
 8001612:	461a      	mov	r2, r3
 8001614:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001618:	4855      	ldr	r0, [pc, #340]	@ (8001770 <displayPinWrite+0x278>)
 800161a:	f002 ffdc 	bl	80045d6 <HAL_GPIO_WritePin>
 800161e:	e020      	b.n	8001662 <displayPinWrite+0x16a>
				case DISPLAY_PIN_D6: HAL_GPIO_WritePin(D9_GPIO_Port,  D9_Pin,  value);   break;
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	b2db      	uxtb	r3, r3
 8001624:	461a      	mov	r2, r3
 8001626:	2180      	movs	r1, #128	@ 0x80
 8001628:	4852      	ldr	r0, [pc, #328]	@ (8001774 <displayPinWrite+0x27c>)
 800162a:	f002 ffd4 	bl	80045d6 <HAL_GPIO_WritePin>
 800162e:	e018      	b.n	8001662 <displayPinWrite+0x16a>
				case DISPLAY_PIN_D7: HAL_GPIO_WritePin(D10_GPIO_Port, D10_Pin, value);   break;
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	b2db      	uxtb	r3, r3
 8001634:	461a      	mov	r2, r3
 8001636:	2140      	movs	r1, #64	@ 0x40
 8001638:	484f      	ldr	r0, [pc, #316]	@ (8001778 <displayPinWrite+0x280>)
 800163a:	f002 ffcc 	bl	80045d6 <HAL_GPIO_WritePin>
 800163e:	e010      	b.n	8001662 <displayPinWrite+0x16a>
				case DISPLAY_PIN_RS: HAL_GPIO_WritePin(D11_GPIO_Port, D11_Pin, value);   break;
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	b2db      	uxtb	r3, r3
 8001644:	461a      	mov	r2, r3
 8001646:	2180      	movs	r1, #128	@ 0x80
 8001648:	4849      	ldr	r0, [pc, #292]	@ (8001770 <displayPinWrite+0x278>)
 800164a:	f002 ffc4 	bl	80045d6 <HAL_GPIO_WritePin>
 800164e:	e008      	b.n	8001662 <displayPinWrite+0x16a>
				case DISPLAY_PIN_EN: HAL_GPIO_WritePin(D12_GPIO_Port, D12_Pin, value);   break;
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	b2db      	uxtb	r3, r3
 8001654:	461a      	mov	r2, r3
 8001656:	2140      	movs	r1, #64	@ 0x40
 8001658:	4845      	ldr	r0, [pc, #276]	@ (8001770 <displayPinWrite+0x278>)
 800165a:	f002 ffbc 	bl	80045d6 <HAL_GPIO_WritePin>
 800165e:	e000      	b.n	8001662 <displayPinWrite+0x16a>
                case DISPLAY_PIN_RW: break;
                default: break;
 8001660:	bf00      	nop
            }
            break;
 8001662:	e0ea      	b.n	800183a <displayPinWrite+0x342>

        case DISPLAY_CONNECTION_I2C_PCF8574_IO_EXPANDER:
           if ( value ) {
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d03e      	beq.n	80016e8 <displayPinWrite+0x1f0>
                switch( pinName ) {
 800166a:	79fb      	ldrb	r3, [r7, #7]
 800166c:	3b03      	subs	r3, #3
 800166e:	2b0b      	cmp	r3, #11
 8001670:	d87a      	bhi.n	8001768 <displayPinWrite+0x270>
 8001672:	a201      	add	r2, pc, #4	@ (adr r2, 8001678 <displayPinWrite+0x180>)
 8001674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001678:	080016e1 	.word	0x080016e1
 800167c:	080016c9 	.word	0x080016c9
 8001680:	080016d9 	.word	0x080016d9
 8001684:	080016d1 	.word	0x080016d1
 8001688:	08001769 	.word	0x08001769
 800168c:	08001769 	.word	0x08001769
 8001690:	08001769 	.word	0x08001769
 8001694:	08001769 	.word	0x08001769
 8001698:	080016a9 	.word	0x080016a9
 800169c:	080016b1 	.word	0x080016b1
 80016a0:	080016b9 	.word	0x080016b9
 80016a4:	080016c1 	.word	0x080016c1
                    case DISPLAY_PIN_D4: pcf8574.displayPinD4 = ON; break;
 80016a8:	4b34      	ldr	r3, [pc, #208]	@ (800177c <displayPinWrite+0x284>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	725a      	strb	r2, [r3, #9]
 80016ae:	e068      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_D5: pcf8574.displayPinD5 = ON; break;
 80016b0:	4b32      	ldr	r3, [pc, #200]	@ (800177c <displayPinWrite+0x284>)
 80016b2:	2201      	movs	r2, #1
 80016b4:	729a      	strb	r2, [r3, #10]
 80016b6:	e064      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_D6: pcf8574.displayPinD6 = ON; break;
 80016b8:	4b30      	ldr	r3, [pc, #192]	@ (800177c <displayPinWrite+0x284>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	72da      	strb	r2, [r3, #11]
 80016be:	e060      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_D7: pcf8574.displayPinD7 = ON; break;
 80016c0:	4b2e      	ldr	r3, [pc, #184]	@ (800177c <displayPinWrite+0x284>)
 80016c2:	2201      	movs	r2, #1
 80016c4:	731a      	strb	r2, [r3, #12]
 80016c6:	e05c      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_RS: pcf8574.displayPinRs = ON; break;
 80016c8:	4b2c      	ldr	r3, [pc, #176]	@ (800177c <displayPinWrite+0x284>)
 80016ca:	2201      	movs	r2, #1
 80016cc:	715a      	strb	r2, [r3, #5]
 80016ce:	e058      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_EN: pcf8574.displayPinEn = ON; break;
 80016d0:	4b2a      	ldr	r3, [pc, #168]	@ (800177c <displayPinWrite+0x284>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	71da      	strb	r2, [r3, #7]
 80016d6:	e054      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_RW: pcf8574.displayPinRw = ON; break;
 80016d8:	4b28      	ldr	r3, [pc, #160]	@ (800177c <displayPinWrite+0x284>)
 80016da:	2201      	movs	r2, #1
 80016dc:	719a      	strb	r2, [r3, #6]
 80016de:	e050      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_A_PCF8574: pcf8574.displayPinA = ON; break;
 80016e0:	4b26      	ldr	r3, [pc, #152]	@ (800177c <displayPinWrite+0x284>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	721a      	strb	r2, [r3, #8]
 80016e6:	e04c      	b.n	8001782 <displayPinWrite+0x28a>
                    default: break;
                }
            }
            else {
                switch( pinName ) {
 80016e8:	79fb      	ldrb	r3, [r7, #7]
 80016ea:	3b03      	subs	r3, #3
 80016ec:	2b0b      	cmp	r3, #11
 80016ee:	d847      	bhi.n	8001780 <displayPinWrite+0x288>
 80016f0:	a201      	add	r2, pc, #4	@ (adr r2, 80016f8 <displayPinWrite+0x200>)
 80016f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016f6:	bf00      	nop
 80016f8:	08001761 	.word	0x08001761
 80016fc:	08001749 	.word	0x08001749
 8001700:	08001759 	.word	0x08001759
 8001704:	08001751 	.word	0x08001751
 8001708:	08001781 	.word	0x08001781
 800170c:	08001781 	.word	0x08001781
 8001710:	08001781 	.word	0x08001781
 8001714:	08001781 	.word	0x08001781
 8001718:	08001729 	.word	0x08001729
 800171c:	08001731 	.word	0x08001731
 8001720:	08001739 	.word	0x08001739
 8001724:	08001741 	.word	0x08001741
                    case DISPLAY_PIN_D4: pcf8574.displayPinD4 = OFF; break;
 8001728:	4b14      	ldr	r3, [pc, #80]	@ (800177c <displayPinWrite+0x284>)
 800172a:	2200      	movs	r2, #0
 800172c:	725a      	strb	r2, [r3, #9]
 800172e:	e028      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_D5: pcf8574.displayPinD5 = OFF; break;
 8001730:	4b12      	ldr	r3, [pc, #72]	@ (800177c <displayPinWrite+0x284>)
 8001732:	2200      	movs	r2, #0
 8001734:	729a      	strb	r2, [r3, #10]
 8001736:	e024      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_D6: pcf8574.displayPinD6 = OFF; break;
 8001738:	4b10      	ldr	r3, [pc, #64]	@ (800177c <displayPinWrite+0x284>)
 800173a:	2200      	movs	r2, #0
 800173c:	72da      	strb	r2, [r3, #11]
 800173e:	e020      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_D7: pcf8574.displayPinD7 = OFF; break;
 8001740:	4b0e      	ldr	r3, [pc, #56]	@ (800177c <displayPinWrite+0x284>)
 8001742:	2200      	movs	r2, #0
 8001744:	731a      	strb	r2, [r3, #12]
 8001746:	e01c      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_RS: pcf8574.displayPinRs = OFF; break;
 8001748:	4b0c      	ldr	r3, [pc, #48]	@ (800177c <displayPinWrite+0x284>)
 800174a:	2200      	movs	r2, #0
 800174c:	715a      	strb	r2, [r3, #5]
 800174e:	e018      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_EN: pcf8574.displayPinEn = OFF; break;
 8001750:	4b0a      	ldr	r3, [pc, #40]	@ (800177c <displayPinWrite+0x284>)
 8001752:	2200      	movs	r2, #0
 8001754:	71da      	strb	r2, [r3, #7]
 8001756:	e014      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_RW: pcf8574.displayPinRw = OFF; break;
 8001758:	4b08      	ldr	r3, [pc, #32]	@ (800177c <displayPinWrite+0x284>)
 800175a:	2200      	movs	r2, #0
 800175c:	719a      	strb	r2, [r3, #6]
 800175e:	e010      	b.n	8001782 <displayPinWrite+0x28a>
                    case DISPLAY_PIN_A_PCF8574: pcf8574.displayPinA = OFF; break;
 8001760:	4b06      	ldr	r3, [pc, #24]	@ (800177c <displayPinWrite+0x284>)
 8001762:	2200      	movs	r2, #0
 8001764:	721a      	strb	r2, [r3, #8]
 8001766:	e00c      	b.n	8001782 <displayPinWrite+0x28a>
                    default: break;
 8001768:	bf00      	nop
 800176a:	e00a      	b.n	8001782 <displayPinWrite+0x28a>
 800176c:	200001a0 	.word	0x200001a0
 8001770:	40010800 	.word	0x40010800
 8001774:	40011000 	.word	0x40011000
 8001778:	40010c00 	.word	0x40010c00
 800177c:	200001a4 	.word	0x200001a4
                    default: break;
 8001780:	bf00      	nop
                }
            }
            pcf8574.data = 0b00000000;
 8001782:	4b30      	ldr	r3, [pc, #192]	@ (8001844 <displayPinWrite+0x34c>)
 8001784:	2200      	movs	r2, #0
 8001786:	711a      	strb	r2, [r3, #4]
            if ( pcf8574.displayPinRs ) pcf8574.data |= 0b00000001;
 8001788:	4b2e      	ldr	r3, [pc, #184]	@ (8001844 <displayPinWrite+0x34c>)
 800178a:	795b      	ldrb	r3, [r3, #5]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d006      	beq.n	800179e <displayPinWrite+0x2a6>
 8001790:	4b2c      	ldr	r3, [pc, #176]	@ (8001844 <displayPinWrite+0x34c>)
 8001792:	791b      	ldrb	r3, [r3, #4]
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	b2da      	uxtb	r2, r3
 800179a:	4b2a      	ldr	r3, [pc, #168]	@ (8001844 <displayPinWrite+0x34c>)
 800179c:	711a      	strb	r2, [r3, #4]
            if ( pcf8574.displayPinRw ) pcf8574.data |= 0b00000010;
 800179e:	4b29      	ldr	r3, [pc, #164]	@ (8001844 <displayPinWrite+0x34c>)
 80017a0:	799b      	ldrb	r3, [r3, #6]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d006      	beq.n	80017b4 <displayPinWrite+0x2bc>
 80017a6:	4b27      	ldr	r3, [pc, #156]	@ (8001844 <displayPinWrite+0x34c>)
 80017a8:	791b      	ldrb	r3, [r3, #4]
 80017aa:	f043 0302 	orr.w	r3, r3, #2
 80017ae:	b2da      	uxtb	r2, r3
 80017b0:	4b24      	ldr	r3, [pc, #144]	@ (8001844 <displayPinWrite+0x34c>)
 80017b2:	711a      	strb	r2, [r3, #4]
            if ( pcf8574.displayPinEn ) pcf8574.data |= 0b00000100;
 80017b4:	4b23      	ldr	r3, [pc, #140]	@ (8001844 <displayPinWrite+0x34c>)
 80017b6:	79db      	ldrb	r3, [r3, #7]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d006      	beq.n	80017ca <displayPinWrite+0x2d2>
 80017bc:	4b21      	ldr	r3, [pc, #132]	@ (8001844 <displayPinWrite+0x34c>)
 80017be:	791b      	ldrb	r3, [r3, #4]
 80017c0:	f043 0304 	orr.w	r3, r3, #4
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001844 <displayPinWrite+0x34c>)
 80017c8:	711a      	strb	r2, [r3, #4]
            if ( pcf8574.displayPinA  ) pcf8574.data |= 0b00001000;
 80017ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001844 <displayPinWrite+0x34c>)
 80017cc:	7a1b      	ldrb	r3, [r3, #8]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d006      	beq.n	80017e0 <displayPinWrite+0x2e8>
 80017d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001844 <displayPinWrite+0x34c>)
 80017d4:	791b      	ldrb	r3, [r3, #4]
 80017d6:	f043 0308 	orr.w	r3, r3, #8
 80017da:	b2da      	uxtb	r2, r3
 80017dc:	4b19      	ldr	r3, [pc, #100]	@ (8001844 <displayPinWrite+0x34c>)
 80017de:	711a      	strb	r2, [r3, #4]
            if ( pcf8574.displayPinD4 ) pcf8574.data |= 0b00010000;
 80017e0:	4b18      	ldr	r3, [pc, #96]	@ (8001844 <displayPinWrite+0x34c>)
 80017e2:	7a5b      	ldrb	r3, [r3, #9]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d006      	beq.n	80017f6 <displayPinWrite+0x2fe>
 80017e8:	4b16      	ldr	r3, [pc, #88]	@ (8001844 <displayPinWrite+0x34c>)
 80017ea:	791b      	ldrb	r3, [r3, #4]
 80017ec:	f043 0310 	orr.w	r3, r3, #16
 80017f0:	b2da      	uxtb	r2, r3
 80017f2:	4b14      	ldr	r3, [pc, #80]	@ (8001844 <displayPinWrite+0x34c>)
 80017f4:	711a      	strb	r2, [r3, #4]
            if ( pcf8574.displayPinD5 ) pcf8574.data |= 0b00100000;
 80017f6:	4b13      	ldr	r3, [pc, #76]	@ (8001844 <displayPinWrite+0x34c>)
 80017f8:	7a9b      	ldrb	r3, [r3, #10]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d006      	beq.n	800180c <displayPinWrite+0x314>
 80017fe:	4b11      	ldr	r3, [pc, #68]	@ (8001844 <displayPinWrite+0x34c>)
 8001800:	791b      	ldrb	r3, [r3, #4]
 8001802:	f043 0320 	orr.w	r3, r3, #32
 8001806:	b2da      	uxtb	r2, r3
 8001808:	4b0e      	ldr	r3, [pc, #56]	@ (8001844 <displayPinWrite+0x34c>)
 800180a:	711a      	strb	r2, [r3, #4]
            if ( pcf8574.displayPinD6 ) pcf8574.data |= 0b01000000;
 800180c:	4b0d      	ldr	r3, [pc, #52]	@ (8001844 <displayPinWrite+0x34c>)
 800180e:	7adb      	ldrb	r3, [r3, #11]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d006      	beq.n	8001822 <displayPinWrite+0x32a>
 8001814:	4b0b      	ldr	r3, [pc, #44]	@ (8001844 <displayPinWrite+0x34c>)
 8001816:	791b      	ldrb	r3, [r3, #4]
 8001818:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800181c:	b2da      	uxtb	r2, r3
 800181e:	4b09      	ldr	r3, [pc, #36]	@ (8001844 <displayPinWrite+0x34c>)
 8001820:	711a      	strb	r2, [r3, #4]
            if ( pcf8574.displayPinD7 ) pcf8574.data |= 0b10000000;
 8001822:	4b08      	ldr	r3, [pc, #32]	@ (8001844 <displayPinWrite+0x34c>)
 8001824:	7b1b      	ldrb	r3, [r3, #12]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d006      	beq.n	8001838 <displayPinWrite+0x340>
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <displayPinWrite+0x34c>)
 800182c:	791b      	ldrb	r3, [r3, #4]
 800182e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001832:	b2da      	uxtb	r2, r3
 8001834:	4b03      	ldr	r3, [pc, #12]	@ (8001844 <displayPinWrite+0x34c>)
 8001836:	711a      	strb	r2, [r3, #4]

            //i2cPcf8574.write( pcf8574.address, &pcf8574.data, 1);
            //HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)pcf8574.address<<1, (uint8_t *)&pcf8574.data, (uint16_t)16, HAL_MAX_DELAY);

            break;
 8001838:	bf00      	nop
    }
}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	200001a4 	.word	0x200001a4

08001848 <displayDataBusWrite>:

static void displayDataBusWrite( uint8_t dataBus )
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	71fb      	strb	r3, [r7, #7]
    displayPinWrite( DISPLAY_PIN_EN, OFF );
 8001852:	2100      	movs	r1, #0
 8001854:	2006      	movs	r0, #6
 8001856:	f7ff fe4f 	bl	80014f8 <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D7, dataBus & 0b10000000 );
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001860:	4619      	mov	r1, r3
 8001862:	200e      	movs	r0, #14
 8001864:	f7ff fe48 	bl	80014f8 <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D6, dataBus & 0b01000000 );
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800186e:	4619      	mov	r1, r3
 8001870:	200d      	movs	r0, #13
 8001872:	f7ff fe41 	bl	80014f8 <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D5, dataBus & 0b00100000 );
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	f003 0320 	and.w	r3, r3, #32
 800187c:	4619      	mov	r1, r3
 800187e:	200c      	movs	r0, #12
 8001880:	f7ff fe3a 	bl	80014f8 <displayPinWrite>
    displayPinWrite( DISPLAY_PIN_D4, dataBus & 0b00010000 );
 8001884:	79fb      	ldrb	r3, [r7, #7]
 8001886:	f003 0310 	and.w	r3, r3, #16
 800188a:	4619      	mov	r1, r3
 800188c:	200b      	movs	r0, #11
 800188e:	f7ff fe33 	bl	80014f8 <displayPinWrite>
    switch( display.connection ) {
 8001892:	4b34      	ldr	r3, [pc, #208]	@ (8001964 <displayDataBusWrite+0x11c>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	2b02      	cmp	r3, #2
 8001898:	d022      	beq.n	80018e0 <displayDataBusWrite+0x98>
 800189a:	2b02      	cmp	r3, #2
 800189c:	dc4f      	bgt.n	800193e <displayDataBusWrite+0xf6>
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d01e      	beq.n	80018e0 <displayDataBusWrite+0x98>
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d14b      	bne.n	800193e <displayDataBusWrite+0xf6>
        case DISPLAY_CONNECTION_GPIO_8BITS:
            displayPinWrite( DISPLAY_PIN_D3, dataBus & 0b00001000 );
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	f003 0308 	and.w	r3, r3, #8
 80018ac:	4619      	mov	r1, r3
 80018ae:	200a      	movs	r0, #10
 80018b0:	f7ff fe22 	bl	80014f8 <displayPinWrite>
            displayPinWrite( DISPLAY_PIN_D2, dataBus & 0b00000100 );
 80018b4:	79fb      	ldrb	r3, [r7, #7]
 80018b6:	f003 0304 	and.w	r3, r3, #4
 80018ba:	4619      	mov	r1, r3
 80018bc:	2009      	movs	r0, #9
 80018be:	f7ff fe1b 	bl	80014f8 <displayPinWrite>
            displayPinWrite( DISPLAY_PIN_D1, dataBus & 0b00000010 );
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	4619      	mov	r1, r3
 80018ca:	2008      	movs	r0, #8
 80018cc:	f7ff fe14 	bl	80014f8 <displayPinWrite>
            displayPinWrite( DISPLAY_PIN_D0, dataBus & 0b00000001 );
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	4619      	mov	r1, r3
 80018d8:	2007      	movs	r0, #7
 80018da:	f7ff fe0d 	bl	80014f8 <displayPinWrite>
        break;
 80018de:	e02e      	b.n	800193e <displayDataBusWrite+0xf6>

        case DISPLAY_CONNECTION_GPIO_4BITS:
        case DISPLAY_CONNECTION_I2C_PCF8574_IO_EXPANDER:
            if ( initial8BitCommunicationIsCompleted == true) {
 80018e0:	4b21      	ldr	r3, [pc, #132]	@ (8001968 <displayDataBusWrite+0x120>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d029      	beq.n	800193c <displayDataBusWrite+0xf4>
                displayPinWrite( DISPLAY_PIN_EN, ON );
 80018e8:	2101      	movs	r1, #1
 80018ea:	2006      	movs	r0, #6
 80018ec:	f7ff fe04 	bl	80014f8 <displayPinWrite>
                HAL_Delay(1);
 80018f0:	2001      	movs	r0, #1
 80018f2:	f001 fd1d 	bl	8003330 <HAL_Delay>
                displayPinWrite( DISPLAY_PIN_EN, OFF );
 80018f6:	2100      	movs	r1, #0
 80018f8:	2006      	movs	r0, #6
 80018fa:	f7ff fdfd 	bl	80014f8 <displayPinWrite>
                HAL_Delay(1);
 80018fe:	2001      	movs	r0, #1
 8001900:	f001 fd16 	bl	8003330 <HAL_Delay>
                displayPinWrite( DISPLAY_PIN_D7, dataBus & 0b00001000 );
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	f003 0308 	and.w	r3, r3, #8
 800190a:	4619      	mov	r1, r3
 800190c:	200e      	movs	r0, #14
 800190e:	f7ff fdf3 	bl	80014f8 <displayPinWrite>
                displayPinWrite( DISPLAY_PIN_D6, dataBus & 0b00000100 );
 8001912:	79fb      	ldrb	r3, [r7, #7]
 8001914:	f003 0304 	and.w	r3, r3, #4
 8001918:	4619      	mov	r1, r3
 800191a:	200d      	movs	r0, #13
 800191c:	f7ff fdec 	bl	80014f8 <displayPinWrite>
                displayPinWrite( DISPLAY_PIN_D5, dataBus & 0b00000010 );
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	f003 0302 	and.w	r3, r3, #2
 8001926:	4619      	mov	r1, r3
 8001928:	200c      	movs	r0, #12
 800192a:	f7ff fde5 	bl	80014f8 <displayPinWrite>
                displayPinWrite( DISPLAY_PIN_D4, dataBus & 0b00000001 );
 800192e:	79fb      	ldrb	r3, [r7, #7]
 8001930:	f003 0301 	and.w	r3, r3, #1
 8001934:	4619      	mov	r1, r3
 8001936:	200b      	movs	r0, #11
 8001938:	f7ff fdde 	bl	80014f8 <displayPinWrite>
            }
        break;
 800193c:	bf00      	nop

    }
    displayPinWrite( DISPLAY_PIN_EN, ON );
 800193e:	2101      	movs	r1, #1
 8001940:	2006      	movs	r0, #6
 8001942:	f7ff fdd9 	bl	80014f8 <displayPinWrite>
    HAL_Delay(1);
 8001946:	2001      	movs	r0, #1
 8001948:	f001 fcf2 	bl	8003330 <HAL_Delay>
    displayPinWrite( DISPLAY_PIN_EN, OFF );
 800194c:	2100      	movs	r1, #0
 800194e:	2006      	movs	r0, #6
 8001950:	f7ff fdd2 	bl	80014f8 <displayPinWrite>
    HAL_Delay(1);
 8001954:	2001      	movs	r0, #1
 8001956:	f001 fceb 	bl	8003330 <HAL_Delay>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	200001a0 	.word	0x200001a0
 8001968:	200001b4 	.word	0x200001b4

0800196c <logger_log_print_>:

/********************** external functions definition ************************/

#if 1 == LOGGER_CONFIG_USE_SEMIHOSTING
void logger_log_print_(char* const msg)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
	printf(msg);
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f003 fd8b 	bl	8005490 <iprintf>
	fflush(stdout);
 800197a:	4b05      	ldr	r3, [pc, #20]	@ (8001990 <logger_log_print_+0x24>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	4618      	mov	r0, r3
 8001982:	f003 fcaf 	bl	80052e4 <fflush>
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000054 	.word	0x20000054

08001994 <task_actuator_init>:
/*La funcion task_actuator_init inicializa los parametros de los actuadores segun las listas
 tasc_actuator_dta_list y task_actuator_cfg_list, que como se menciono mas arriba, contienen
 las condiciones iniciales de mis actuadores */

void task_actuator_init(void *parameters)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b088      	sub	sp, #32
 8001998:	af02      	add	r7, sp, #8
 800199a:	6078      	str	r0, [r7, #4]
	task_actuator_st_t state;
	task_actuator_ev_t event;
	bool b_event;

	/* Print out: Task Initialized */
	LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_actuator_init), p_task_actuator);
 800199c:	b672      	cpsid	i
 800199e:	4b5f      	ldr	r3, [pc, #380]	@ (8001b1c <task_actuator_init+0x188>)
 80019a0:	6818      	ldr	r0, [r3, #0]
 80019a2:	4b5f      	ldr	r3, [pc, #380]	@ (8001b20 <task_actuator_init+0x18c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	9300      	str	r3, [sp, #0]
 80019a8:	4b5e      	ldr	r3, [pc, #376]	@ (8001b24 <task_actuator_init+0x190>)
 80019aa:	4a5f      	ldr	r2, [pc, #380]	@ (8001b28 <task_actuator_init+0x194>)
 80019ac:	213f      	movs	r1, #63	@ 0x3f
 80019ae:	f003 fd81 	bl	80054b4 <sniprintf>
 80019b2:	4603      	mov	r3, r0
 80019b4:	4a5d      	ldr	r2, [pc, #372]	@ (8001b2c <task_actuator_init+0x198>)
 80019b6:	6013      	str	r3, [r2, #0]
 80019b8:	4b58      	ldr	r3, [pc, #352]	@ (8001b1c <task_actuator_init+0x188>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff ffd5 	bl	800196c <logger_log_print_>
 80019c2:	b662      	cpsie	i
	LOGGER_LOG("  %s is a %s\r\n", GET_NAME(task_actuator), p_task_actuator_);
 80019c4:	b672      	cpsid	i
 80019c6:	4b55      	ldr	r3, [pc, #340]	@ (8001b1c <task_actuator_init+0x188>)
 80019c8:	6818      	ldr	r0, [r3, #0]
 80019ca:	4b59      	ldr	r3, [pc, #356]	@ (8001b30 <task_actuator_init+0x19c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	9300      	str	r3, [sp, #0]
 80019d0:	4b58      	ldr	r3, [pc, #352]	@ (8001b34 <task_actuator_init+0x1a0>)
 80019d2:	4a59      	ldr	r2, [pc, #356]	@ (8001b38 <task_actuator_init+0x1a4>)
 80019d4:	213f      	movs	r1, #63	@ 0x3f
 80019d6:	f003 fd6d 	bl	80054b4 <sniprintf>
 80019da:	4603      	mov	r3, r0
 80019dc:	4a53      	ldr	r2, [pc, #332]	@ (8001b2c <task_actuator_init+0x198>)
 80019de:	6013      	str	r3, [r2, #0]
 80019e0:	4b4e      	ldr	r3, [pc, #312]	@ (8001b1c <task_actuator_init+0x188>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff ffc1 	bl	800196c <logger_log_print_>
 80019ea:	b662      	cpsie	i

	g_task_actuator_cnt = G_TASK_ACT_CNT_INIT;
 80019ec:	4b53      	ldr	r3, [pc, #332]	@ (8001b3c <task_actuator_init+0x1a8>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]

	/* Print out: Task execution counter */
	LOGGER_LOG("   %s = %lu\r\n", GET_NAME(g_task_actuator_cnt), g_task_actuator_cnt);
 80019f2:	b672      	cpsid	i
 80019f4:	4b49      	ldr	r3, [pc, #292]	@ (8001b1c <task_actuator_init+0x188>)
 80019f6:	6818      	ldr	r0, [r3, #0]
 80019f8:	4b50      	ldr	r3, [pc, #320]	@ (8001b3c <task_actuator_init+0x1a8>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	9300      	str	r3, [sp, #0]
 80019fe:	4b50      	ldr	r3, [pc, #320]	@ (8001b40 <task_actuator_init+0x1ac>)
 8001a00:	4a50      	ldr	r2, [pc, #320]	@ (8001b44 <task_actuator_init+0x1b0>)
 8001a02:	213f      	movs	r1, #63	@ 0x3f
 8001a04:	f003 fd56 	bl	80054b4 <sniprintf>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	4a48      	ldr	r2, [pc, #288]	@ (8001b2c <task_actuator_init+0x198>)
 8001a0c:	6013      	str	r3, [r2, #0]
 8001a0e:	4b43      	ldr	r3, [pc, #268]	@ (8001b1c <task_actuator_init+0x188>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff ffaa 	bl	800196c <logger_log_print_>
 8001a18:	b662      	cpsie	i

	for (index = 0; ACTUATOR_DTA_QTY > index; index++)
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]
 8001a1e:	e072      	b.n	8001b06 <task_actuator_init+0x172>
	{
		/* Update Task Actuator Configuration & Data Pointer */
		p_task_actuator_cfg = &task_actuator_cfg_list[index];
 8001a20:	697a      	ldr	r2, [r7, #20]
 8001a22:	4613      	mov	r3, r2
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	4413      	add	r3, r2
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	4a47      	ldr	r2, [pc, #284]	@ (8001b48 <task_actuator_init+0x1b4>)
 8001a2c:	4413      	add	r3, r2
 8001a2e:	613b      	str	r3, [r7, #16]
		p_task_actuator_dta = &task_actuator_dta_list[index];
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	00db      	lsls	r3, r3, #3
 8001a34:	4a45      	ldr	r2, [pc, #276]	@ (8001b4c <task_actuator_init+0x1b8>)
 8001a36:	4413      	add	r3, r2
 8001a38:	60fb      	str	r3, [r7, #12]

		/* Print out: Index & Task execution FSM */
		LOGGER_LOG("   %s = %lu", GET_NAME(index), index);
 8001a3a:	b672      	cpsid	i
 8001a3c:	4b37      	ldr	r3, [pc, #220]	@ (8001b1c <task_actuator_init+0x188>)
 8001a3e:	6818      	ldr	r0, [r3, #0]
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	4b42      	ldr	r3, [pc, #264]	@ (8001b50 <task_actuator_init+0x1bc>)
 8001a46:	4a43      	ldr	r2, [pc, #268]	@ (8001b54 <task_actuator_init+0x1c0>)
 8001a48:	213f      	movs	r1, #63	@ 0x3f
 8001a4a:	f003 fd33 	bl	80054b4 <sniprintf>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	4a36      	ldr	r2, [pc, #216]	@ (8001b2c <task_actuator_init+0x198>)
 8001a52:	6013      	str	r3, [r2, #0]
 8001a54:	4b31      	ldr	r3, [pc, #196]	@ (8001b1c <task_actuator_init+0x188>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff ff87 	bl	800196c <logger_log_print_>
 8001a5e:	b662      	cpsie	i

		state = p_task_actuator_dta->state;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	791b      	ldrb	r3, [r3, #4]
 8001a64:	72fb      	strb	r3, [r7, #11]
		LOGGER_LOG("   %s = %lu", GET_NAME(state), (uint32_t)state);
 8001a66:	b672      	cpsid	i
 8001a68:	4b2c      	ldr	r3, [pc, #176]	@ (8001b1c <task_actuator_init+0x188>)
 8001a6a:	6818      	ldr	r0, [r3, #0]
 8001a6c:	7afb      	ldrb	r3, [r7, #11]
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	4b39      	ldr	r3, [pc, #228]	@ (8001b58 <task_actuator_init+0x1c4>)
 8001a72:	4a38      	ldr	r2, [pc, #224]	@ (8001b54 <task_actuator_init+0x1c0>)
 8001a74:	213f      	movs	r1, #63	@ 0x3f
 8001a76:	f003 fd1d 	bl	80054b4 <sniprintf>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	4a2b      	ldr	r2, [pc, #172]	@ (8001b2c <task_actuator_init+0x198>)
 8001a7e:	6013      	str	r3, [r2, #0]
 8001a80:	4b26      	ldr	r3, [pc, #152]	@ (8001b1c <task_actuator_init+0x188>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff ff71 	bl	800196c <logger_log_print_>
 8001a8a:	b662      	cpsie	i

		event = p_task_actuator_dta->event;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	795b      	ldrb	r3, [r3, #5]
 8001a90:	72bb      	strb	r3, [r7, #10]
		LOGGER_LOG("   %s = %lu", GET_NAME(event), (uint32_t)event);
 8001a92:	b672      	cpsid	i
 8001a94:	4b21      	ldr	r3, [pc, #132]	@ (8001b1c <task_actuator_init+0x188>)
 8001a96:	6818      	ldr	r0, [r3, #0]
 8001a98:	7abb      	ldrb	r3, [r7, #10]
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	4b2f      	ldr	r3, [pc, #188]	@ (8001b5c <task_actuator_init+0x1c8>)
 8001a9e:	4a2d      	ldr	r2, [pc, #180]	@ (8001b54 <task_actuator_init+0x1c0>)
 8001aa0:	213f      	movs	r1, #63	@ 0x3f
 8001aa2:	f003 fd07 	bl	80054b4 <sniprintf>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	4a20      	ldr	r2, [pc, #128]	@ (8001b2c <task_actuator_init+0x198>)
 8001aaa:	6013      	str	r3, [r2, #0]
 8001aac:	4b1b      	ldr	r3, [pc, #108]	@ (8001b1c <task_actuator_init+0x188>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff ff5b 	bl	800196c <logger_log_print_>
 8001ab6:	b662      	cpsie	i

		b_event = p_task_actuator_dta->flag;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	799b      	ldrb	r3, [r3, #6]
 8001abc:	727b      	strb	r3, [r7, #9]
		LOGGER_LOG("   %s = %s\r\n", GET_NAME(b_event), (b_event ? "true" : "false"));
 8001abe:	b672      	cpsid	i
 8001ac0:	4b16      	ldr	r3, [pc, #88]	@ (8001b1c <task_actuator_init+0x188>)
 8001ac2:	6818      	ldr	r0, [r3, #0]
 8001ac4:	7a7b      	ldrb	r3, [r7, #9]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <task_actuator_init+0x13a>
 8001aca:	4b25      	ldr	r3, [pc, #148]	@ (8001b60 <task_actuator_init+0x1cc>)
 8001acc:	e000      	b.n	8001ad0 <task_actuator_init+0x13c>
 8001ace:	4b25      	ldr	r3, [pc, #148]	@ (8001b64 <task_actuator_init+0x1d0>)
 8001ad0:	9300      	str	r3, [sp, #0]
 8001ad2:	4b25      	ldr	r3, [pc, #148]	@ (8001b68 <task_actuator_init+0x1d4>)
 8001ad4:	4a25      	ldr	r2, [pc, #148]	@ (8001b6c <task_actuator_init+0x1d8>)
 8001ad6:	213f      	movs	r1, #63	@ 0x3f
 8001ad8:	f003 fcec 	bl	80054b4 <sniprintf>
 8001adc:	4603      	mov	r3, r0
 8001ade:	4a13      	ldr	r2, [pc, #76]	@ (8001b2c <task_actuator_init+0x198>)
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b1c <task_actuator_init+0x188>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff ff40 	bl	800196c <logger_log_print_>
 8001aec:	b662      	cpsie	i

		HAL_GPIO_WritePin(p_task_actuator_cfg->gpio_port, p_task_actuator_cfg->pin, p_task_actuator_cfg->led_off);
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	6858      	ldr	r0, [r3, #4]
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	8919      	ldrh	r1, [r3, #8]
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	7adb      	ldrb	r3, [r3, #11]
 8001afa:	461a      	mov	r2, r3
 8001afc:	f002 fd6b 	bl	80045d6 <HAL_GPIO_WritePin>
	for (index = 0; ACTUATOR_DTA_QTY > index; index++)
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	3301      	adds	r3, #1
 8001b04:	617b      	str	r3, [r7, #20]
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	2b05      	cmp	r3, #5
 8001b0a:	d989      	bls.n	8001a20 <task_actuator_init+0x8c>
	}

	g_task_actuator_tick_cnt = G_TASK_ACT_TICK_CNT_INI;
 8001b0c:	4b18      	ldr	r3, [pc, #96]	@ (8001b70 <task_actuator_init+0x1dc>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
}
 8001b12:	bf00      	nop
 8001b14:	3718      	adds	r7, #24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	080069ac 	.word	0x080069ac
 8001b20:	2000000c 	.word	0x2000000c
 8001b24:	080064fc 	.word	0x080064fc
 8001b28:	08006510 	.word	0x08006510
 8001b2c:	200001f8 	.word	0x200001f8
 8001b30:	20000010 	.word	0x20000010
 8001b34:	08006528 	.word	0x08006528
 8001b38:	08006538 	.word	0x08006538
 8001b3c:	2000022c 	.word	0x2000022c
 8001b40:	08006548 	.word	0x08006548
 8001b44:	0800655c 	.word	0x0800655c
 8001b48:	080069b0 	.word	0x080069b0
 8001b4c:	200001fc 	.word	0x200001fc
 8001b50:	0800656c 	.word	0x0800656c
 8001b54:	08006574 	.word	0x08006574
 8001b58:	08006580 	.word	0x08006580
 8001b5c:	08006588 	.word	0x08006588
 8001b60:	08006590 	.word	0x08006590
 8001b64:	08006598 	.word	0x08006598
 8001b68:	080065a0 	.word	0x080065a0
 8001b6c:	080065a8 	.word	0x080065a8
 8001b70:	20000230 	.word	0x20000230

08001b74 <task_actuator_update>:

void task_actuator_update(void *parameters)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
	uint32_t index;
	const task_actuator_cfg_t *p_task_actuator_cfg;
	task_actuator_dta_t *p_task_actuator_dta;
	bool b_time_update_required = false;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	74fb      	strb	r3, [r7, #19]

	/* Update Task Actuator Counter */
	g_task_actuator_cnt++;
 8001b80:	4b9a      	ldr	r3, [pc, #616]	@ (8001dec <task_actuator_update+0x278>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	3301      	adds	r3, #1
 8001b86:	4a99      	ldr	r2, [pc, #612]	@ (8001dec <task_actuator_update+0x278>)
 8001b88:	6013      	str	r3, [r2, #0]

	/* Protect shared resource (g_task_actuator_tick_cnt) */
	__asm("CPSID i");	/* disable interrupts*/
 8001b8a:	b672      	cpsid	i
    if (G_TASK_ACT_TICK_CNT_INI < g_task_actuator_tick_cnt)
 8001b8c:	4b98      	ldr	r3, [pc, #608]	@ (8001df0 <task_actuator_update+0x27c>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d006      	beq.n	8001ba2 <task_actuator_update+0x2e>
    {
    	g_task_actuator_tick_cnt--;
 8001b94:	4b96      	ldr	r3, [pc, #600]	@ (8001df0 <task_actuator_update+0x27c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	4a95      	ldr	r2, [pc, #596]	@ (8001df0 <task_actuator_update+0x27c>)
 8001b9c:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	74fb      	strb	r3, [r7, #19]
    }
    __asm("CPSIE i");	/* enable interrupts*/
 8001ba2:	b662      	cpsie	i

    while (b_time_update_required)
 8001ba4:	e118      	b.n	8001dd8 <task_actuator_update+0x264>
    {
		/* Protect shared resource (g_task_actuator_tick_cnt) */
		__asm("CPSID i");	/* disable interrupts*/
 8001ba6:	b672      	cpsid	i
		if (G_TASK_ACT_TICK_CNT_INI < g_task_actuator_tick_cnt)
 8001ba8:	4b91      	ldr	r3, [pc, #580]	@ (8001df0 <task_actuator_update+0x27c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d007      	beq.n	8001bc0 <task_actuator_update+0x4c>
		{
			g_task_actuator_tick_cnt--;
 8001bb0:	4b8f      	ldr	r3, [pc, #572]	@ (8001df0 <task_actuator_update+0x27c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	3b01      	subs	r3, #1
 8001bb6:	4a8e      	ldr	r2, [pc, #568]	@ (8001df0 <task_actuator_update+0x27c>)
 8001bb8:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	74fb      	strb	r3, [r7, #19]
 8001bbe:	e001      	b.n	8001bc4 <task_actuator_update+0x50>
		}
		else
		{
			b_time_update_required = false;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	74fb      	strb	r3, [r7, #19]
		}
		__asm("CPSIE i");	/* enable interrupts*/
 8001bc4:	b662      	cpsie	i

		/*Recorro el arreglo de actuadores y reviso uno a uno si hay un cambio de estado debido a un evento entrante*/

    	for (index = 0; ACTUATOR_DTA_QTY > index; index++)
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	617b      	str	r3, [r7, #20]
 8001bca:	e101      	b.n	8001dd0 <task_actuator_update+0x25c>
		{
    		/* Update Task Actuator Configuration & Data Pointer */
			p_task_actuator_cfg = &task_actuator_cfg_list[index];
 8001bcc:	697a      	ldr	r2, [r7, #20]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	4413      	add	r3, r2
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	4a87      	ldr	r2, [pc, #540]	@ (8001df4 <task_actuator_update+0x280>)
 8001bd8:	4413      	add	r3, r2
 8001bda:	60fb      	str	r3, [r7, #12]
			p_task_actuator_dta = &task_actuator_dta_list[index];
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	4a85      	ldr	r2, [pc, #532]	@ (8001df8 <task_actuator_update+0x284>)
 8001be2:	4413      	add	r3, r2
 8001be4:	60bb      	str	r3, [r7, #8]

			switch (p_task_actuator_dta->state)
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	791b      	ldrb	r3, [r3, #4]
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	f200 80ea 	bhi.w	8001dc4 <task_actuator_update+0x250>
 8001bf0:	a201      	add	r2, pc, #4	@ (adr r2, 8001bf8 <task_actuator_update+0x84>)
 8001bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bf6:	bf00      	nop
 8001bf8:	08001c09 	.word	0x08001c09
 8001bfc:	08001c9b 	.word	0x08001c9b
 8001c00:	08001cf7 	.word	0x08001cf7
 8001c04:	08001d5d 	.word	0x08001d5d
				case ST_LED_XX_OFF:

					/*Cuando el actuador entre en accion, es decir, se interacute con el sistema de forma tal que se ejecute alguna accion
					 el flag contenido en task_actuator_dta se seteara en true, indicando que el acutador fue accionado*/

					if(true == p_task_actuator_dta->flag){
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	799b      	ldrb	r3, [r3, #6]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	f000 80db 	beq.w	8001dc8 <task_actuator_update+0x254>

						p_task_actuator_dta->flag = false;
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	2200      	movs	r2, #0
 8001c16:	719a      	strb	r2, [r3, #6]

						switch(p_task_actuator_dta->event){
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	795b      	ldrb	r3, [r3, #5]
 8001c1c:	2b03      	cmp	r3, #3
 8001c1e:	d83a      	bhi.n	8001c96 <task_actuator_update+0x122>
 8001c20:	a201      	add	r2, pc, #4	@ (adr r2, 8001c28 <task_actuator_update+0xb4>)
 8001c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c26:	bf00      	nop
 8001c28:	08001c97 	.word	0x08001c97
 8001c2c:	08001c39 	.word	0x08001c39
 8001c30:	08001c53 	.word	0x08001c53
 8001c34:	08001c75 	.word	0x08001c75

							case EV_LED_XX_ON:
								HAL_GPIO_WritePin(p_task_actuator_cfg->gpio_port, p_task_actuator_cfg->pin, p_task_actuator_cfg->led_on);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	6858      	ldr	r0, [r3, #4]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	8919      	ldrh	r1, [r3, #8]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	7a9b      	ldrb	r3, [r3, #10]
 8001c44:	461a      	mov	r2, r3
 8001c46:	f002 fcc6 	bl	80045d6 <HAL_GPIO_WritePin>
								p_task_actuator_dta->state = ST_LED_XX_ON;
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	711a      	strb	r2, [r3, #4]
								break;
 8001c50:	e022      	b.n	8001c98 <task_actuator_update+0x124>

							case EV_LED_XX_OFF:
								break;

							case EV_LED_XX_BLINK:
								HAL_GPIO_WritePin(p_task_actuator_cfg->gpio_port, p_task_actuator_cfg->pin, p_task_actuator_cfg->led_on);
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	6858      	ldr	r0, [r3, #4]
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	8919      	ldrh	r1, [r3, #8]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	7a9b      	ldrb	r3, [r3, #10]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	f002 fcb9 	bl	80045d6 <HAL_GPIO_WritePin>
								p_task_actuator_dta->tick = p_task_actuator_cfg->tick_blink;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	68da      	ldr	r2, [r3, #12]
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	601a      	str	r2, [r3, #0]
								p_task_actuator_dta->state = ST_LED_XX_BLINK;
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	2202      	movs	r2, #2
 8001c70:	711a      	strb	r2, [r3, #4]
								break;
 8001c72:	e011      	b.n	8001c98 <task_actuator_update+0x124>

							case EV_LED_XX_PULSE:
								HAL_GPIO_WritePin(p_task_actuator_cfg->gpio_port, p_task_actuator_cfg->pin, p_task_actuator_cfg->led_on);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6858      	ldr	r0, [r3, #4]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	8919      	ldrh	r1, [r3, #8]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	7a9b      	ldrb	r3, [r3, #10]
 8001c80:	461a      	mov	r2, r3
 8001c82:	f002 fca8 	bl	80045d6 <HAL_GPIO_WritePin>
								p_task_actuator_dta->tick = p_task_actuator_cfg->tick_pulse;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	691a      	ldr	r2, [r3, #16]
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	601a      	str	r2, [r3, #0]
								p_task_actuator_dta->state = ST_LED_XX_PULSE;
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	2203      	movs	r2, #3
 8001c92:	711a      	strb	r2, [r3, #4]
								break;
 8001c94:	e000      	b.n	8001c98 <task_actuator_update+0x124>

							default:
								break;
 8001c96:	bf00      	nop
							}
						}
				break;
 8001c98:	e096      	b.n	8001dc8 <task_actuator_update+0x254>

				case ST_LED_XX_ON:

					switch(p_task_actuator_dta->event){
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	795b      	ldrb	r3, [r3, #5]
 8001c9e:	2b03      	cmp	r3, #3
 8001ca0:	d827      	bhi.n	8001cf2 <task_actuator_update+0x17e>
 8001ca2:	a201      	add	r2, pc, #4	@ (adr r2, 8001ca8 <task_actuator_update+0x134>)
 8001ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca8:	08001cb9 	.word	0x08001cb9
 8001cac:	08001cf3 	.word	0x08001cf3
 8001cb0:	08001cd3 	.word	0x08001cd3
 8001cb4:	08001ce3 	.word	0x08001ce3

						case EV_LED_XX_ON:
							break;

						case EV_LED_XX_OFF:
							HAL_GPIO_WritePin(p_task_actuator_cfg->gpio_port, p_task_actuator_cfg->pin, p_task_actuator_cfg->led_off);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	6858      	ldr	r0, [r3, #4]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	8919      	ldrh	r1, [r3, #8]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	7adb      	ldrb	r3, [r3, #11]
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	f002 fc86 	bl	80045d6 <HAL_GPIO_WritePin>
							p_task_actuator_dta->state = ST_LED_XX_OFF;
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	711a      	strb	r2, [r3, #4]
							break;
 8001cd0:	e010      	b.n	8001cf4 <task_actuator_update+0x180>

						case EV_LED_XX_BLINK:
							p_task_actuator_dta->tick = p_task_actuator_cfg->tick_blink;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	68da      	ldr	r2, [r3, #12]
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	601a      	str	r2, [r3, #0]
							p_task_actuator_dta->state = ST_LED_XX_BLINK;
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	2202      	movs	r2, #2
 8001cde:	711a      	strb	r2, [r3, #4]
							break;
 8001ce0:	e008      	b.n	8001cf4 <task_actuator_update+0x180>

						case EV_LED_XX_PULSE:
							p_task_actuator_dta->tick = p_task_actuator_cfg->tick_pulse;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	691a      	ldr	r2, [r3, #16]
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	601a      	str	r2, [r3, #0]
							p_task_actuator_dta->state = ST_LED_XX_PULSE;
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	2203      	movs	r2, #3
 8001cee:	711a      	strb	r2, [r3, #4]
							break;
 8001cf0:	e000      	b.n	8001cf4 <task_actuator_update+0x180>

						default:
							break;
 8001cf2:	bf00      	nop
						}
				break;
 8001cf4:	e069      	b.n	8001dca <task_actuator_update+0x256>

				case ST_LED_XX_BLINK:

					switch(p_task_actuator_dta->event){
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	795b      	ldrb	r3, [r3, #5]
 8001cfa:	2b03      	cmp	r3, #3
 8001cfc:	d82c      	bhi.n	8001d58 <task_actuator_update+0x1e4>
 8001cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8001d04 <task_actuator_update+0x190>)
 8001d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d04:	08001d2f 	.word	0x08001d2f
 8001d08:	08001d15 	.word	0x08001d15
 8001d0c:	08001d59 	.word	0x08001d59
 8001d10:	08001d49 	.word	0x08001d49

						case EV_LED_XX_ON:
							HAL_GPIO_WritePin(p_task_actuator_cfg->gpio_port, p_task_actuator_cfg->pin, p_task_actuator_cfg->led_on);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	6858      	ldr	r0, [r3, #4]
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	8919      	ldrh	r1, [r3, #8]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	7a9b      	ldrb	r3, [r3, #10]
 8001d20:	461a      	mov	r2, r3
 8001d22:	f002 fc58 	bl	80045d6 <HAL_GPIO_WritePin>
							p_task_actuator_dta->state = ST_LED_XX_ON;
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	2201      	movs	r2, #1
 8001d2a:	711a      	strb	r2, [r3, #4]
							break;
 8001d2c:	e015      	b.n	8001d5a <task_actuator_update+0x1e6>

						case EV_LED_XX_OFF:
							HAL_GPIO_WritePin(p_task_actuator_cfg->gpio_port, p_task_actuator_cfg->pin, p_task_actuator_cfg->led_off);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6858      	ldr	r0, [r3, #4]
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	8919      	ldrh	r1, [r3, #8]
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	7adb      	ldrb	r3, [r3, #11]
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	f002 fc4b 	bl	80045d6 <HAL_GPIO_WritePin>
							p_task_actuator_dta->state = ST_LED_XX_OFF;
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	2200      	movs	r2, #0
 8001d44:	711a      	strb	r2, [r3, #4]
							break;
 8001d46:	e008      	b.n	8001d5a <task_actuator_update+0x1e6>

						case EV_LED_XX_BLINK:
							break;

						case EV_LED_XX_PULSE:
							p_task_actuator_dta->tick = p_task_actuator_cfg->tick_pulse;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	691a      	ldr	r2, [r3, #16]
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	601a      	str	r2, [r3, #0]
							p_task_actuator_dta->state = ST_LED_XX_PULSE;
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	2203      	movs	r2, #3
 8001d54:	711a      	strb	r2, [r3, #4]
							break;
 8001d56:	e000      	b.n	8001d5a <task_actuator_update+0x1e6>

						default:
							break;
 8001d58:	bf00      	nop
					}

				break;
 8001d5a:	e036      	b.n	8001dca <task_actuator_update+0x256>

				case ST_LED_XX_PULSE:

					switch(p_task_actuator_dta->event){
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	795b      	ldrb	r3, [r3, #5]
 8001d60:	2b03      	cmp	r3, #3
 8001d62:	d82d      	bhi.n	8001dc0 <task_actuator_update+0x24c>
 8001d64:	a201      	add	r2, pc, #4	@ (adr r2, 8001d6c <task_actuator_update+0x1f8>)
 8001d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d6a:	bf00      	nop
 8001d6c:	08001d97 	.word	0x08001d97
 8001d70:	08001d7d 	.word	0x08001d7d
 8001d74:	08001db1 	.word	0x08001db1
 8001d78:	08001dc1 	.word	0x08001dc1
						case EV_LED_XX_ON:
							HAL_GPIO_WritePin(p_task_actuator_cfg->gpio_port, p_task_actuator_cfg->pin, p_task_actuator_cfg->led_on);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	6858      	ldr	r0, [r3, #4]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	8919      	ldrh	r1, [r3, #8]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	7a9b      	ldrb	r3, [r3, #10]
 8001d88:	461a      	mov	r2, r3
 8001d8a:	f002 fc24 	bl	80045d6 <HAL_GPIO_WritePin>
							p_task_actuator_dta->state = ST_LED_XX_ON;
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	2201      	movs	r2, #1
 8001d92:	711a      	strb	r2, [r3, #4]
							break;
 8001d94:	e015      	b.n	8001dc2 <task_actuator_update+0x24e>

						case EV_LED_XX_OFF:
							HAL_GPIO_WritePin(p_task_actuator_cfg->gpio_port, p_task_actuator_cfg->pin, p_task_actuator_cfg->led_off);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6858      	ldr	r0, [r3, #4]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	8919      	ldrh	r1, [r3, #8]
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	7adb      	ldrb	r3, [r3, #11]
 8001da2:	461a      	mov	r2, r3
 8001da4:	f002 fc17 	bl	80045d6 <HAL_GPIO_WritePin>
							p_task_actuator_dta->state = ST_LED_XX_OFF;
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	2200      	movs	r2, #0
 8001dac:	711a      	strb	r2, [r3, #4]
							break;
 8001dae:	e008      	b.n	8001dc2 <task_actuator_update+0x24e>

						case EV_LED_XX_BLINK:
							p_task_actuator_dta->tick = p_task_actuator_cfg->tick_blink;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	68da      	ldr	r2, [r3, #12]
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	601a      	str	r2, [r3, #0]
							p_task_actuator_dta->state = ST_LED_XX_BLINK;
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	2202      	movs	r2, #2
 8001dbc:	711a      	strb	r2, [r3, #4]
							break;
 8001dbe:	e000      	b.n	8001dc2 <task_actuator_update+0x24e>

					case EV_LED_XX_PULSE:
						break;

					default:
						break;
 8001dc0:	bf00      	nop
					}

					break;
 8001dc2:	e002      	b.n	8001dca <task_actuator_update+0x256>

			default:
					break;
 8001dc4:	bf00      	nop
 8001dc6:	e000      	b.n	8001dca <task_actuator_update+0x256>
				break;
 8001dc8:	bf00      	nop
    	for (index = 0; ACTUATOR_DTA_QTY > index; index++)
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	617b      	str	r3, [r7, #20]
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	2b05      	cmp	r3, #5
 8001dd4:	f67f aefa 	bls.w	8001bcc <task_actuator_update+0x58>
    while (b_time_update_required)
 8001dd8:	7cfb      	ldrb	r3, [r7, #19]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	f47f aee3 	bne.w	8001ba6 <task_actuator_update+0x32>
			}
		}
    }
}
 8001de0:	bf00      	nop
 8001de2:	bf00      	nop
 8001de4:	3718      	adds	r7, #24
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	2000022c 	.word	0x2000022c
 8001df0:	20000230 	.word	0x20000230
 8001df4:	080069b0 	.word	0x080069b0
 8001df8:	200001fc 	.word	0x200001fc

08001dfc <put_event_task_actuator>:

/********************** external data declaration ****************************/

/********************** external functions definition ************************/
void put_event_task_actuator(task_actuator_ev_t event, task_actuator_id_t identifier)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	460a      	mov	r2, r1
 8001e06:	71fb      	strb	r3, [r7, #7]
 8001e08:	4613      	mov	r3, r2
 8001e0a:	71bb      	strb	r3, [r7, #6]
	task_actuator_dta_t *p_task_actuator_dta; /* recordar que task_actuator_dta_list es una
	 	 	 	 	 	 	 	 	 	 	 	variable global y p_task_actuator_dta
	 	 	 	 	 	 	 	 	 	 	 	apunta a la direccion de memoria del
	 	 	 	 	 	 	 	 	 	 	 	actuador designado por identifier*/

	p_task_actuator_dta = &task_actuator_dta_list[identifier];
 8001e0c:	79bb      	ldrb	r3, [r7, #6]
 8001e0e:	00db      	lsls	r3, r3, #3
 8001e10:	4a06      	ldr	r2, [pc, #24]	@ (8001e2c <put_event_task_actuator+0x30>)
 8001e12:	4413      	add	r3, r2
 8001e14:	60fb      	str	r3, [r7, #12]

	p_task_actuator_dta->event = event;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	79fa      	ldrb	r2, [r7, #7]
 8001e1a:	715a      	strb	r2, [r3, #5]
	p_task_actuator_dta->flag = true;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2201      	movs	r2, #1
 8001e20:	719a      	strb	r2, [r3, #6]

	/*La funcion modifica el capo de "evento" del actuador provisto por "identifier" y le
	 * pasa el evento "event"*/
}
 8001e22:	bf00      	nop
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr
 8001e2c:	200001fc 	.word	0x200001fc

08001e30 <task_adc_init>:
extern ADC_HandleTypeDef hadc1;
volatile bool sample_to_take ;

/********************** internal functions declaration ***********************/
/********************** external functions definition ************************/
void task_adc_init(void *parameters){
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af02      	add	r7, sp, #8
 8001e36:	6078      	str	r0, [r7, #4]
	/* Print out: Task Initialized */
	LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_adc_init), p_task_adc);
 8001e38:	b672      	cpsid	i
 8001e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e6c <task_adc_init+0x3c>)
 8001e3c:	6818      	ldr	r0, [r3, #0]
 8001e3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e70 <task_adc_init+0x40>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	9300      	str	r3, [sp, #0]
 8001e44:	4b0b      	ldr	r3, [pc, #44]	@ (8001e74 <task_adc_init+0x44>)
 8001e46:	4a0c      	ldr	r2, [pc, #48]	@ (8001e78 <task_adc_init+0x48>)
 8001e48:	213f      	movs	r1, #63	@ 0x3f
 8001e4a:	f003 fb33 	bl	80054b4 <sniprintf>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	4a0a      	ldr	r2, [pc, #40]	@ (8001e7c <task_adc_init+0x4c>)
 8001e52:	6013      	str	r3, [r2, #0]
 8001e54:	4b05      	ldr	r3, [pc, #20]	@ (8001e6c <task_adc_init+0x3c>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff fd87 	bl	800196c <logger_log_print_>
 8001e5e:	b662      	cpsie	i

    /* Inicializar la cola de valores del ADC */
    init_queue_value_task_adc();
 8001e60:	f000 f8de 	bl	8002020 <init_queue_value_task_adc>
}
 8001e64:	bf00      	nop
 8001e66:	3708      	adds	r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	080069ac 	.word	0x080069ac
 8001e70:	20000018 	.word	0x20000018
 8001e74:	080065c4 	.word	0x080065c4
 8001e78:	080065d4 	.word	0x080065d4
 8001e7c:	200001f8 	.word	0x200001f8

08001e80 <task_adc_update>:

void task_adc_update(void *parameters){
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]

	if(0 < first_sample)
 8001e88:	4b4f      	ldr	r3, [pc, #316]	@ (8001fc8 <task_adc_update+0x148>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d007      	beq.n	8001ea0 <task_adc_update+0x20>
    {
	    first_sample = 0;
 8001e90:	4b4d      	ldr	r3, [pc, #308]	@ (8001fc8 <task_adc_update+0x148>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, ADC_VAL, 2);
 8001e96:	2202      	movs	r2, #2
 8001e98:	494c      	ldr	r1, [pc, #304]	@ (8001fcc <task_adc_update+0x14c>)
 8001e9a:	484d      	ldr	r0, [pc, #308]	@ (8001fd0 <task_adc_update+0x150>)
 8001e9c:	f001 fb44 	bl	8003528 <HAL_ADC_Start_DMA>
    }

    if(sample_cnt< AVERAGER_SIZE ){
 8001ea0:	4b4c      	ldr	r3, [pc, #304]	@ (8001fd4 <task_adc_update+0x154>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2b0e      	cmp	r3, #14
 8001ea6:	d820      	bhi.n	8001eea <task_adc_update+0x6a>

        if(sample_to_take==true)
 8001ea8:	4b4b      	ldr	r3, [pc, #300]	@ (8001fd8 <task_adc_update+0x158>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d07d      	beq.n	8001fae <task_adc_update+0x12e>
        {
			averaged_temp_amb += ADC_VAL[0];  // Temperatura ambiente (LM35)
 8001eb2:	4b46      	ldr	r3, [pc, #280]	@ (8001fcc <task_adc_update+0x14c>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	4b49      	ldr	r3, [pc, #292]	@ (8001fdc <task_adc_update+0x15c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4413      	add	r3, r2
 8001ebc:	4a47      	ldr	r2, [pc, #284]	@ (8001fdc <task_adc_update+0x15c>)
 8001ebe:	6013      	str	r3, [r2, #0]
            averaged_temp_uC += ADC_VAL[1];   // Temperatura del microcontrolador
 8001ec0:	4b42      	ldr	r3, [pc, #264]	@ (8001fcc <task_adc_update+0x14c>)
 8001ec2:	685a      	ldr	r2, [r3, #4]
 8001ec4:	4b46      	ldr	r3, [pc, #280]	@ (8001fe0 <task_adc_update+0x160>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4413      	add	r3, r2
 8001eca:	4a45      	ldr	r2, [pc, #276]	@ (8001fe0 <task_adc_update+0x160>)
 8001ecc:	6013      	str	r3, [r2, #0]

			HAL_ADC_Start_DMA(&hadc1, ADC_VAL, 2);
 8001ece:	2202      	movs	r2, #2
 8001ed0:	493e      	ldr	r1, [pc, #248]	@ (8001fcc <task_adc_update+0x14c>)
 8001ed2:	483f      	ldr	r0, [pc, #252]	@ (8001fd0 <task_adc_update+0x150>)
 8001ed4:	f001 fb28 	bl	8003528 <HAL_ADC_Start_DMA>
		    sample_cnt++;
 8001ed8:	4b3e      	ldr	r3, [pc, #248]	@ (8001fd4 <task_adc_update+0x154>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	3301      	adds	r3, #1
 8001ede:	4a3d      	ldr	r2, [pc, #244]	@ (8001fd4 <task_adc_update+0x154>)
 8001ee0:	6013      	str	r3, [r2, #0]
		    sample_to_take=false;
 8001ee2:	4b3d      	ldr	r3, [pc, #244]	@ (8001fd8 <task_adc_update+0x158>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	701a      	strb	r2, [r3, #0]
        averaged_temp_uC = 0;
        sample_cnt = 0;
        first_sample = 1;
	}

    return;
 8001ee8:	e061      	b.n	8001fae <task_adc_update+0x12e>
		averaged_temp_amb /= AVERAGER_SIZE;
 8001eea:	4b3c      	ldr	r3, [pc, #240]	@ (8001fdc <task_adc_update+0x15c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a3d      	ldr	r2, [pc, #244]	@ (8001fe4 <task_adc_update+0x164>)
 8001ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef4:	08db      	lsrs	r3, r3, #3
 8001ef6:	4a39      	ldr	r2, [pc, #228]	@ (8001fdc <task_adc_update+0x15c>)
 8001ef8:	6013      	str	r3, [r2, #0]
        averaged_temp_uC /= AVERAGER_SIZE;
 8001efa:	4b39      	ldr	r3, [pc, #228]	@ (8001fe0 <task_adc_update+0x160>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a39      	ldr	r2, [pc, #228]	@ (8001fe4 <task_adc_update+0x164>)
 8001f00:	fba2 2303 	umull	r2, r3, r2, r3
 8001f04:	08db      	lsrs	r3, r3, #3
 8001f06:	4a36      	ldr	r2, [pc, #216]	@ (8001fe0 <task_adc_update+0x160>)
 8001f08:	6013      	str	r3, [r2, #0]
        temp_amb = (3.30 * 100 * averaged_temp_amb) / 4096;
 8001f0a:	4b34      	ldr	r3, [pc, #208]	@ (8001fdc <task_adc_update+0x15c>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7fe fa60 	bl	80003d4 <__aeabi_ui2d>
 8001f14:	a328      	add	r3, pc, #160	@ (adr r3, 8001fb8 <task_adc_update+0x138>)
 8001f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f1a:	f7fe fad5 	bl	80004c8 <__aeabi_dmul>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	460b      	mov	r3, r1
 8001f22:	4610      	mov	r0, r2
 8001f24:	4619      	mov	r1, r3
 8001f26:	f04f 0200 	mov.w	r2, #0
 8001f2a:	4b2f      	ldr	r3, [pc, #188]	@ (8001fe8 <task_adc_update+0x168>)
 8001f2c:	f7fe fbf6 	bl	800071c <__aeabi_ddiv>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	4610      	mov	r0, r2
 8001f36:	4619      	mov	r1, r3
 8001f38:	f7fe fcd8 	bl	80008ec <__aeabi_d2uiz>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	4a2b      	ldr	r2, [pc, #172]	@ (8001fec <task_adc_update+0x16c>)
 8001f40:	6013      	str	r3, [r2, #0]
        temp_uC = ((1700 - averaged_temp_uC) / 4.3) + 25;
 8001f42:	4b27      	ldr	r3, [pc, #156]	@ (8001fe0 <task_adc_update+0x160>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f5c3 63d4 	rsb	r3, r3, #1696	@ 0x6a0
 8001f4a:	3304      	adds	r3, #4
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7fe fa41 	bl	80003d4 <__aeabi_ui2d>
 8001f52:	a31b      	add	r3, pc, #108	@ (adr r3, 8001fc0 <task_adc_update+0x140>)
 8001f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f58:	f7fe fbe0 	bl	800071c <__aeabi_ddiv>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	4610      	mov	r0, r2
 8001f62:	4619      	mov	r1, r3
 8001f64:	f04f 0200 	mov.w	r2, #0
 8001f68:	4b21      	ldr	r3, [pc, #132]	@ (8001ff0 <task_adc_update+0x170>)
 8001f6a:	f7fe f8f7 	bl	800015c <__adddf3>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	4610      	mov	r0, r2
 8001f74:	4619      	mov	r1, r3
 8001f76:	f7fe fcb9 	bl	80008ec <__aeabi_d2uiz>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ff4 <task_adc_update+0x174>)
 8001f7e:	6013      	str	r3, [r2, #0]
        put_value_task_adc(temp_amb);
 8001f80:	4b1a      	ldr	r3, [pc, #104]	@ (8001fec <task_adc_update+0x16c>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f000 f86f 	bl	8002068 <put_value_task_adc>
        put_value_task_adc(temp_uC);
 8001f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff4 <task_adc_update+0x174>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 f86a 	bl	8002068 <put_value_task_adc>
        averaged_temp_amb = 0;
 8001f94:	4b11      	ldr	r3, [pc, #68]	@ (8001fdc <task_adc_update+0x15c>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	601a      	str	r2, [r3, #0]
        averaged_temp_uC = 0;
 8001f9a:	4b11      	ldr	r3, [pc, #68]	@ (8001fe0 <task_adc_update+0x160>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
        sample_cnt = 0;
 8001fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd4 <task_adc_update+0x154>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]
        first_sample = 1;
 8001fa6:	4b08      	ldr	r3, [pc, #32]	@ (8001fc8 <task_adc_update+0x148>)
 8001fa8:	2201      	movs	r2, #1
 8001faa:	601a      	str	r2, [r3, #0]
    return;
 8001fac:	bf00      	nop
 8001fae:	bf00      	nop
}
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	00000000 	.word	0x00000000
 8001fbc:	4074a000 	.word	0x4074a000
 8001fc0:	33333333 	.word	0x33333333
 8001fc4:	40113333 	.word	0x40113333
 8001fc8:	20000014 	.word	0x20000014
 8001fcc:	20000240 	.word	0x20000240
 8001fd0:	200000c0 	.word	0x200000c0
 8001fd4:	2000023c 	.word	0x2000023c
 8001fd8:	20000248 	.word	0x20000248
 8001fdc:	20000234 	.word	0x20000234
 8001fe0:	20000238 	.word	0x20000238
 8001fe4:	88888889 	.word	0x88888889
 8001fe8:	40b00000 	.word	0x40b00000
 8001fec:	2000035c 	.word	0x2000035c
 8001ff0:	40390000 	.word	0x40390000
 8001ff4:	20000360 	.word	0x20000360

08001ff8 <HAL_ADC_ConvCpltCallback>:

//	Callback de interrupción del ADC (se ejecuta cuando la conversión se completa)
	void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]

	// Check which version of the adc triggered this callback
	if (hadc == &hadc1){
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a05      	ldr	r2, [pc, #20]	@ (8002018 <HAL_ADC_ConvCpltCallback+0x20>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d102      	bne.n	800200e <HAL_ADC_ConvCpltCallback+0x16>
		sample_to_take=true;}
 8002008:	4b04      	ldr	r3, [pc, #16]	@ (800201c <HAL_ADC_ConvCpltCallback+0x24>)
 800200a:	2201      	movs	r2, #1
 800200c:	701a      	strb	r2, [r3, #0]
	}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr
 8002018:	200000c0 	.word	0x200000c0
 800201c:	20000248 	.word	0x20000248

08002020 <init_queue_value_task_adc>:
}queue_task_adc;

/****** external functions definition ************************/

void init_queue_value_task_adc(void)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
	uint32_t i;

	queue_task_adc.head = 0;
 8002026:	4b0f      	ldr	r3, [pc, #60]	@ (8002064 <init_queue_value_task_adc+0x44>)
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]
	queue_task_adc.tail = 0;
 800202c:	4b0d      	ldr	r3, [pc, #52]	@ (8002064 <init_queue_value_task_adc+0x44>)
 800202e:	2200      	movs	r2, #0
 8002030:	605a      	str	r2, [r3, #4]
	queue_task_adc.count = 0;
 8002032:	4b0c      	ldr	r3, [pc, #48]	@ (8002064 <init_queue_value_task_adc+0x44>)
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]

	for (i = 0; i < MAX_EVENTS; i++)
 8002038:	2300      	movs	r3, #0
 800203a:	607b      	str	r3, [r7, #4]
 800203c:	e009      	b.n	8002052 <init_queue_value_task_adc+0x32>
		queue_task_adc.queue[i] = EVENT_UNDEFINED;
 800203e:	4a09      	ldr	r2, [pc, #36]	@ (8002064 <init_queue_value_task_adc+0x44>)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	3302      	adds	r3, #2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4413      	add	r3, r2
 8002048:	22ff      	movs	r2, #255	@ 0xff
 800204a:	605a      	str	r2, [r3, #4]
	for (i = 0; i < MAX_EVENTS; i++)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	3301      	adds	r3, #1
 8002050:	607b      	str	r3, [r7, #4]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2b1d      	cmp	r3, #29
 8002056:	d9f2      	bls.n	800203e <init_queue_value_task_adc+0x1e>
}
 8002058:	bf00      	nop
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr
 8002064:	2000024c 	.word	0x2000024c

08002068 <put_value_task_adc>:

void put_value_task_adc(uint32_t adc_value)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
    if (queue_task_adc.count < MAX_EVENTS)
 8002070:	4b11      	ldr	r3, [pc, #68]	@ (80020b8 <put_value_task_adc+0x50>)
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	2b1d      	cmp	r3, #29
 8002076:	d81a      	bhi.n	80020ae <put_value_task_adc+0x46>
    {
        queue_task_adc.queue[queue_task_adc.tail] = adc_value;
 8002078:	4b0f      	ldr	r3, [pc, #60]	@ (80020b8 <put_value_task_adc+0x50>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	4a0e      	ldr	r2, [pc, #56]	@ (80020b8 <put_value_task_adc+0x50>)
 800207e:	3302      	adds	r3, #2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4413      	add	r3, r2
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	605a      	str	r2, [r3, #4]
        queue_task_adc.tail = (queue_task_adc.tail + 1) % MAX_EVENTS;
 8002088:	4b0b      	ldr	r3, [pc, #44]	@ (80020b8 <put_value_task_adc+0x50>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	1c59      	adds	r1, r3, #1
 800208e:	4b0b      	ldr	r3, [pc, #44]	@ (80020bc <put_value_task_adc+0x54>)
 8002090:	fba3 2301 	umull	r2, r3, r3, r1
 8002094:	091a      	lsrs	r2, r3, #4
 8002096:	4613      	mov	r3, r2
 8002098:	011b      	lsls	r3, r3, #4
 800209a:	1a9b      	subs	r3, r3, r2
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	1aca      	subs	r2, r1, r3
 80020a0:	4b05      	ldr	r3, [pc, #20]	@ (80020b8 <put_value_task_adc+0x50>)
 80020a2:	605a      	str	r2, [r3, #4]
        queue_task_adc.count++;
 80020a4:	4b04      	ldr	r3, [pc, #16]	@ (80020b8 <put_value_task_adc+0x50>)
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	3301      	adds	r3, #1
 80020aa:	4a03      	ldr	r2, [pc, #12]	@ (80020b8 <put_value_task_adc+0x50>)
 80020ac:	6093      	str	r3, [r2, #8]
    }
}
 80020ae:	bf00      	nop
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bc80      	pop	{r7}
 80020b6:	4770      	bx	lr
 80020b8:	2000024c 	.word	0x2000024c
 80020bc:	88888889 	.word	0x88888889

080020c0 <get_value_task_adc>:

uint32_t get_value_task_adc(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
    uint32_t value = 255;
 80020c6:	23ff      	movs	r3, #255	@ 0xff
 80020c8:	607b      	str	r3, [r7, #4]

    if (queue_task_adc.count > 0)
 80020ca:	4b12      	ldr	r3, [pc, #72]	@ (8002114 <get_value_task_adc+0x54>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d01a      	beq.n	8002108 <get_value_task_adc+0x48>
    {
        value = queue_task_adc.queue[queue_task_adc.head];
 80020d2:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <get_value_task_adc+0x54>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a0f      	ldr	r2, [pc, #60]	@ (8002114 <get_value_task_adc+0x54>)
 80020d8:	3302      	adds	r3, #2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4413      	add	r3, r2
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	607b      	str	r3, [r7, #4]
        queue_task_adc.head = (queue_task_adc.head + 1) % MAX_EVENTS;
 80020e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002114 <get_value_task_adc+0x54>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	1c59      	adds	r1, r3, #1
 80020e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002118 <get_value_task_adc+0x58>)
 80020ea:	fba3 2301 	umull	r2, r3, r3, r1
 80020ee:	091a      	lsrs	r2, r3, #4
 80020f0:	4613      	mov	r3, r2
 80020f2:	011b      	lsls	r3, r3, #4
 80020f4:	1a9b      	subs	r3, r3, r2
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	1aca      	subs	r2, r1, r3
 80020fa:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <get_value_task_adc+0x54>)
 80020fc:	601a      	str	r2, [r3, #0]
        queue_task_adc.count--;
 80020fe:	4b05      	ldr	r3, [pc, #20]	@ (8002114 <get_value_task_adc+0x54>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	3b01      	subs	r3, #1
 8002104:	4a03      	ldr	r2, [pc, #12]	@ (8002114 <get_value_task_adc+0x54>)
 8002106:	6093      	str	r3, [r2, #8]
    }

    return value;
 8002108:	687b      	ldr	r3, [r7, #4]
}
 800210a:	4618      	mov	r0, r3
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	bc80      	pop	{r7}
 8002112:	4770      	bx	lr
 8002114:	2000024c 	.word	0x2000024c
 8002118:	88888889 	.word	0x88888889

0800211c <any_value_task_adc>:

bool any_value_task_adc(void) {
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
    return (queue_task_adc.count > 0);
 8002120:	4b05      	ldr	r3, [pc, #20]	@ (8002138 <any_value_task_adc+0x1c>)
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	2b00      	cmp	r3, #0
 8002126:	bf14      	ite	ne
 8002128:	2301      	movne	r3, #1
 800212a:	2300      	moveq	r3, #0
 800212c:	b2db      	uxtb	r3, r3
}
 800212e:	4618      	mov	r0, r3
 8002130:	46bd      	mov	sp, r7
 8002132:	bc80      	pop	{r7}
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	2000024c 	.word	0x2000024c

0800213c <task_sensor_init>:
uint32_t g_task_sensor_cnt;
volatile uint32_t g_task_sensor_tick_cnt;

/********************** external functions definition ************************/
void task_sensor_init(void *parameters)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b088      	sub	sp, #32
 8002140:	af02      	add	r7, sp, #8
 8002142:	6078      	str	r0, [r7, #4]
	task_sensor_dta_t *p_task_sensor_dta;
	task_sensor_st_t state;
	task_sensor_ev_t event;

	/* Print out: Task Initialized */
	LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_sensor_init), p_task_sensor);
 8002144:	b672      	cpsid	i
 8002146:	4b49      	ldr	r3, [pc, #292]	@ (800226c <task_sensor_init+0x130>)
 8002148:	6818      	ldr	r0, [r3, #0]
 800214a:	4b49      	ldr	r3, [pc, #292]	@ (8002270 <task_sensor_init+0x134>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	4b48      	ldr	r3, [pc, #288]	@ (8002274 <task_sensor_init+0x138>)
 8002152:	4a49      	ldr	r2, [pc, #292]	@ (8002278 <task_sensor_init+0x13c>)
 8002154:	213f      	movs	r1, #63	@ 0x3f
 8002156:	f003 f9ad 	bl	80054b4 <sniprintf>
 800215a:	4603      	mov	r3, r0
 800215c:	4a47      	ldr	r2, [pc, #284]	@ (800227c <task_sensor_init+0x140>)
 800215e:	6013      	str	r3, [r2, #0]
 8002160:	4b42      	ldr	r3, [pc, #264]	@ (800226c <task_sensor_init+0x130>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff fc01 	bl	800196c <logger_log_print_>
 800216a:	b662      	cpsie	i
	LOGGER_LOG("  %s is a %s\r\n", GET_NAME(task_sensor), p_task_sensor_);
 800216c:	b672      	cpsid	i
 800216e:	4b3f      	ldr	r3, [pc, #252]	@ (800226c <task_sensor_init+0x130>)
 8002170:	6818      	ldr	r0, [r3, #0]
 8002172:	4b43      	ldr	r3, [pc, #268]	@ (8002280 <task_sensor_init+0x144>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	4b42      	ldr	r3, [pc, #264]	@ (8002284 <task_sensor_init+0x148>)
 800217a:	4a43      	ldr	r2, [pc, #268]	@ (8002288 <task_sensor_init+0x14c>)
 800217c:	213f      	movs	r1, #63	@ 0x3f
 800217e:	f003 f999 	bl	80054b4 <sniprintf>
 8002182:	4603      	mov	r3, r0
 8002184:	4a3d      	ldr	r2, [pc, #244]	@ (800227c <task_sensor_init+0x140>)
 8002186:	6013      	str	r3, [r2, #0]
 8002188:	4b38      	ldr	r3, [pc, #224]	@ (800226c <task_sensor_init+0x130>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4618      	mov	r0, r3
 800218e:	f7ff fbed 	bl	800196c <logger_log_print_>
 8002192:	b662      	cpsie	i

	g_task_sensor_cnt = G_TASK_SEN_CNT_INIT;
 8002194:	4b3d      	ldr	r3, [pc, #244]	@ (800228c <task_sensor_init+0x150>)
 8002196:	2200      	movs	r2, #0
 8002198:	601a      	str	r2, [r3, #0]

	/* Print out: Task execution counter */
	LOGGER_LOG("   %s = %lu\r\n", GET_NAME(g_task_sensor_cnt), g_task_sensor_cnt);
 800219a:	b672      	cpsid	i
 800219c:	4b33      	ldr	r3, [pc, #204]	@ (800226c <task_sensor_init+0x130>)
 800219e:	6818      	ldr	r0, [r3, #0]
 80021a0:	4b3a      	ldr	r3, [pc, #232]	@ (800228c <task_sensor_init+0x150>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	9300      	str	r3, [sp, #0]
 80021a6:	4b3a      	ldr	r3, [pc, #232]	@ (8002290 <task_sensor_init+0x154>)
 80021a8:	4a3a      	ldr	r2, [pc, #232]	@ (8002294 <task_sensor_init+0x158>)
 80021aa:	213f      	movs	r1, #63	@ 0x3f
 80021ac:	f003 f982 	bl	80054b4 <sniprintf>
 80021b0:	4603      	mov	r3, r0
 80021b2:	4a32      	ldr	r2, [pc, #200]	@ (800227c <task_sensor_init+0x140>)
 80021b4:	6013      	str	r3, [r2, #0]
 80021b6:	4b2d      	ldr	r3, [pc, #180]	@ (800226c <task_sensor_init+0x130>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff fbd6 	bl	800196c <logger_log_print_>
 80021c0:	b662      	cpsie	i

	for (index = 0; SENSOR_DTA_QTY > index; index++)
 80021c2:	2300      	movs	r3, #0
 80021c4:	617b      	str	r3, [r7, #20]
 80021c6:	e046      	b.n	8002256 <task_sensor_init+0x11a>
	{
		/* Update Task Sensor Data Pointer */
		p_task_sensor_dta = &task_sensor_dta_list[index];
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	00db      	lsls	r3, r3, #3
 80021cc:	4a32      	ldr	r2, [pc, #200]	@ (8002298 <task_sensor_init+0x15c>)
 80021ce:	4413      	add	r3, r2
 80021d0:	613b      	str	r3, [r7, #16]

		/* Print out: Index & Task execution FSM */
		LOGGER_LOG("   %s = %lu", GET_NAME(index), index);
 80021d2:	b672      	cpsid	i
 80021d4:	4b25      	ldr	r3, [pc, #148]	@ (800226c <task_sensor_init+0x130>)
 80021d6:	6818      	ldr	r0, [r3, #0]
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	9300      	str	r3, [sp, #0]
 80021dc:	4b2f      	ldr	r3, [pc, #188]	@ (800229c <task_sensor_init+0x160>)
 80021de:	4a30      	ldr	r2, [pc, #192]	@ (80022a0 <task_sensor_init+0x164>)
 80021e0:	213f      	movs	r1, #63	@ 0x3f
 80021e2:	f003 f967 	bl	80054b4 <sniprintf>
 80021e6:	4603      	mov	r3, r0
 80021e8:	4a24      	ldr	r2, [pc, #144]	@ (800227c <task_sensor_init+0x140>)
 80021ea:	6013      	str	r3, [r2, #0]
 80021ec:	4b1f      	ldr	r3, [pc, #124]	@ (800226c <task_sensor_init+0x130>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff fbbb 	bl	800196c <logger_log_print_>
 80021f6:	b662      	cpsie	i

		state = p_task_sensor_dta->state;
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	791b      	ldrb	r3, [r3, #4]
 80021fc:	73fb      	strb	r3, [r7, #15]
		LOGGER_LOG("   %s = %lu", GET_NAME(state), (uint32_t)state);
 80021fe:	b672      	cpsid	i
 8002200:	4b1a      	ldr	r3, [pc, #104]	@ (800226c <task_sensor_init+0x130>)
 8002202:	6818      	ldr	r0, [r3, #0]
 8002204:	7bfb      	ldrb	r3, [r7, #15]
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	4b26      	ldr	r3, [pc, #152]	@ (80022a4 <task_sensor_init+0x168>)
 800220a:	4a25      	ldr	r2, [pc, #148]	@ (80022a0 <task_sensor_init+0x164>)
 800220c:	213f      	movs	r1, #63	@ 0x3f
 800220e:	f003 f951 	bl	80054b4 <sniprintf>
 8002212:	4603      	mov	r3, r0
 8002214:	4a19      	ldr	r2, [pc, #100]	@ (800227c <task_sensor_init+0x140>)
 8002216:	6013      	str	r3, [r2, #0]
 8002218:	4b14      	ldr	r3, [pc, #80]	@ (800226c <task_sensor_init+0x130>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff fba5 	bl	800196c <logger_log_print_>
 8002222:	b662      	cpsie	i

		event = p_task_sensor_dta->event;
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	795b      	ldrb	r3, [r3, #5]
 8002228:	73bb      	strb	r3, [r7, #14]
		LOGGER_LOG("   %s = %lu\r\n", GET_NAME(event), (uint32_t)event);
 800222a:	b672      	cpsid	i
 800222c:	4b0f      	ldr	r3, [pc, #60]	@ (800226c <task_sensor_init+0x130>)
 800222e:	6818      	ldr	r0, [r3, #0]
 8002230:	7bbb      	ldrb	r3, [r7, #14]
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	4b1c      	ldr	r3, [pc, #112]	@ (80022a8 <task_sensor_init+0x16c>)
 8002236:	4a17      	ldr	r2, [pc, #92]	@ (8002294 <task_sensor_init+0x158>)
 8002238:	213f      	movs	r1, #63	@ 0x3f
 800223a:	f003 f93b 	bl	80054b4 <sniprintf>
 800223e:	4603      	mov	r3, r0
 8002240:	4a0e      	ldr	r2, [pc, #56]	@ (800227c <task_sensor_init+0x140>)
 8002242:	6013      	str	r3, [r2, #0]
 8002244:	4b09      	ldr	r3, [pc, #36]	@ (800226c <task_sensor_init+0x130>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff fb8f 	bl	800196c <logger_log_print_>
 800224e:	b662      	cpsie	i
	for (index = 0; SENSOR_DTA_QTY > index; index++)
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	3301      	adds	r3, #1
 8002254:	617b      	str	r3, [r7, #20]
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	2b06      	cmp	r3, #6
 800225a:	d9b5      	bls.n	80021c8 <task_sensor_init+0x8c>
	}
	g_task_sensor_tick_cnt = G_TASK_SEN_TICK_CNT_INI;
 800225c:	4b13      	ldr	r3, [pc, #76]	@ (80022ac <task_sensor_init+0x170>)
 800225e:	2200      	movs	r2, #0
 8002260:	601a      	str	r2, [r3, #0]
}
 8002262:	bf00      	nop
 8002264:	3718      	adds	r7, #24
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	080069ac 	.word	0x080069ac
 8002270:	2000001c 	.word	0x2000001c
 8002274:	08006630 	.word	0x08006630
 8002278:	08006644 	.word	0x08006644
 800227c:	200001f8 	.word	0x200001f8
 8002280:	20000020 	.word	0x20000020
 8002284:	0800665c 	.word	0x0800665c
 8002288:	08006668 	.word	0x08006668
 800228c:	20000308 	.word	0x20000308
 8002290:	08006678 	.word	0x08006678
 8002294:	0800668c 	.word	0x0800668c
 8002298:	200002d0 	.word	0x200002d0
 800229c:	0800669c 	.word	0x0800669c
 80022a0:	080066a4 	.word	0x080066a4
 80022a4:	080066b0 	.word	0x080066b0
 80022a8:	080066b8 	.word	0x080066b8
 80022ac:	2000030c 	.word	0x2000030c

080022b0 <task_sensor_update>:

void task_sensor_update(void *parameters)
{
 80022b0:	b590      	push	{r4, r7, lr}
 80022b2:	b087      	sub	sp, #28
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
	uint32_t index;
	const task_sensor_cfg_t *p_task_sensor_cfg;
	task_sensor_dta_t *p_task_sensor_dta;
	bool b_time_update_required = false;
 80022b8:	2300      	movs	r3, #0
 80022ba:	74fb      	strb	r3, [r7, #19]

	/* Update Task Sensor Counter */
	g_task_sensor_cnt++;
 80022bc:	4b61      	ldr	r3, [pc, #388]	@ (8002444 <task_sensor_update+0x194>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	3301      	adds	r3, #1
 80022c2:	4a60      	ldr	r2, [pc, #384]	@ (8002444 <task_sensor_update+0x194>)
 80022c4:	6013      	str	r3, [r2, #0]

	/* Protect shared resource (g_task_sensor_tick_cnt) */
	__asm("CPSID i");	/* disable interrupts*/
 80022c6:	b672      	cpsid	i
    if (G_TASK_SEN_TICK_CNT_INI < g_task_sensor_tick_cnt)
 80022c8:	4b5f      	ldr	r3, [pc, #380]	@ (8002448 <task_sensor_update+0x198>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d006      	beq.n	80022de <task_sensor_update+0x2e>
    {
    	g_task_sensor_tick_cnt--;
 80022d0:	4b5d      	ldr	r3, [pc, #372]	@ (8002448 <task_sensor_update+0x198>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	3b01      	subs	r3, #1
 80022d6:	4a5c      	ldr	r2, [pc, #368]	@ (8002448 <task_sensor_update+0x198>)
 80022d8:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 80022da:	2301      	movs	r3, #1
 80022dc:	74fb      	strb	r3, [r7, #19]
    }
    __asm("CPSIE i");	/* enable interrupts*/
 80022de:	b662      	cpsie	i

    while (b_time_update_required)
 80022e0:	e0a6      	b.n	8002430 <task_sensor_update+0x180>
    {
		/* Protect shared resource (g_task_sensor_tick_cnt) */
		__asm("CPSID i");	/* disable interrupts*/
 80022e2:	b672      	cpsid	i
		if (G_TASK_SEN_TICK_CNT_INI < g_task_sensor_tick_cnt)
 80022e4:	4b58      	ldr	r3, [pc, #352]	@ (8002448 <task_sensor_update+0x198>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d007      	beq.n	80022fc <task_sensor_update+0x4c>
		{
			g_task_sensor_tick_cnt--;
 80022ec:	4b56      	ldr	r3, [pc, #344]	@ (8002448 <task_sensor_update+0x198>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	3b01      	subs	r3, #1
 80022f2:	4a55      	ldr	r2, [pc, #340]	@ (8002448 <task_sensor_update+0x198>)
 80022f4:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 80022f6:	2301      	movs	r3, #1
 80022f8:	74fb      	strb	r3, [r7, #19]
 80022fa:	e001      	b.n	8002300 <task_sensor_update+0x50>
		}
		else
		{
			b_time_update_required = false;
 80022fc:	2300      	movs	r3, #0
 80022fe:	74fb      	strb	r3, [r7, #19]
		}
		__asm("CPSIE i");	/* enable interrupts*/
 8002300:	b662      	cpsie	i

    	for (index = 0; SENSOR_DTA_QTY > index; index++)
 8002302:	2300      	movs	r3, #0
 8002304:	617b      	str	r3, [r7, #20]
 8002306:	e08f      	b.n	8002428 <task_sensor_update+0x178>
		{
    		/* Update Task Sensor Configuration & Data Pointer */
			p_task_sensor_cfg = &task_sensor_cfg_list[index];
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	4613      	mov	r3, r2
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	4413      	add	r3, r2
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	4a4e      	ldr	r2, [pc, #312]	@ (800244c <task_sensor_update+0x19c>)
 8002314:	4413      	add	r3, r2
 8002316:	60fb      	str	r3, [r7, #12]
			p_task_sensor_dta = &task_sensor_dta_list[index];
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	4a4c      	ldr	r2, [pc, #304]	@ (8002450 <task_sensor_update+0x1a0>)
 800231e:	4413      	add	r3, r2
 8002320:	60bb      	str	r3, [r7, #8]

			if (p_task_sensor_cfg->pressed == HAL_GPIO_ReadPin(p_task_sensor_cfg->gpio_port, p_task_sensor_cfg->pin))
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	7a9c      	ldrb	r4, [r3, #10]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	891b      	ldrh	r3, [r3, #8]
 800232e:	4619      	mov	r1, r3
 8002330:	4610      	mov	r0, r2
 8002332:	f002 f939 	bl	80045a8 <HAL_GPIO_ReadPin>
 8002336:	4603      	mov	r3, r0
 8002338:	429c      	cmp	r4, r3
 800233a:	d103      	bne.n	8002344 <task_sensor_update+0x94>
			{
				p_task_sensor_dta->event =	EV_BTN_XX_DOWN;
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	2201      	movs	r2, #1
 8002340:	715a      	strb	r2, [r3, #5]
 8002342:	e002      	b.n	800234a <task_sensor_update+0x9a>
			}
			else
			{
				p_task_sensor_dta->event =	EV_BTN_XX_UP;
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	2200      	movs	r2, #0
 8002348:	715a      	strb	r2, [r3, #5]
			}

			switch (p_task_sensor_dta->state)
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	791b      	ldrb	r3, [r3, #4]
 800234e:	2b03      	cmp	r3, #3
 8002350:	d862      	bhi.n	8002418 <task_sensor_update+0x168>
 8002352:	a201      	add	r2, pc, #4	@ (adr r2, 8002358 <task_sensor_update+0xa8>)
 8002354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002358:	08002369 	.word	0x08002369
 800235c:	08002381 	.word	0x08002381
 8002360:	080023c1 	.word	0x080023c1
 8002364:	080023d9 	.word	0x080023d9
			{
				case ST_BTN_XX_UP:

					/* SETEO LA GUARDA PARA EVITAR EL BOUNCING*/

					if (EV_BTN_XX_DOWN == p_task_sensor_dta->event)
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	795b      	ldrb	r3, [r3, #5]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d155      	bne.n	800241c <task_sensor_update+0x16c>
					{
						p_task_sensor_dta->state = ST_BTN_XX_FALLING;
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	2201      	movs	r2, #1
 8002374:	711a      	strb	r2, [r3, #4]
						p_task_sensor_dta->tick = p_task_sensor_cfg->tick_max /*DEL_BTN_XX_MAX al incio de la iteracion*/ ;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	68da      	ldr	r2, [r3, #12]
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	601a      	str	r2, [r3, #0]

					}

					break;
 800237e:	e04d      	b.n	800241c <task_sensor_update+0x16c>
				case ST_BTN_XX_FALLING:

					/*MIENTRAS LA GUARDA NO SEA 0, DECREMENTO POR CADA SEÑAL DE CLOCK, SI ES CERO
					 CAMBIO AL SIGUIENTE ESTADO DETERMINADO POR LA TABLA DE ESTADOS */

					if (p_task_sensor_dta->tick > 0 ){
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d005      	beq.n	8002394 <task_sensor_update+0xe4>

						p_task_sensor_dta->tick --;
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	1e5a      	subs	r2, r3, #1
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	601a      	str	r2, [r3, #0]
							p_task_sensor_dta->state = ST_BTN_XX_UP;

						}
					}

					break;
 8002392:	e046      	b.n	8002422 <task_sensor_update+0x172>
						if (EV_BTN_XX_DOWN == p_task_sensor_dta->event){
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	795b      	ldrb	r3, [r3, #5]
 8002398:	2b01      	cmp	r3, #1
 800239a:	d10d      	bne.n	80023b8 <task_sensor_update+0x108>
							put_event_task_system(p_task_sensor_cfg->signal_down);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	7c5b      	ldrb	r3, [r3, #17]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f000 fee3 	bl	800316c <put_event_task_system>
							put_event_task_setup(p_task_sensor_cfg->signal_down);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	7c5b      	ldrb	r3, [r3, #17]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f000 fafc 	bl	80029a8 <put_event_task_setup>
							p_task_sensor_dta->state = ST_BTN_XX_DOWN;
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	2202      	movs	r2, #2
 80023b4:	711a      	strb	r2, [r3, #4]
					break;
 80023b6:	e034      	b.n	8002422 <task_sensor_update+0x172>
							p_task_sensor_dta->state = ST_BTN_XX_UP;
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	2200      	movs	r2, #0
 80023bc:	711a      	strb	r2, [r3, #4]
					break;
 80023be:	e030      	b.n	8002422 <task_sensor_update+0x172>

					/*MISMO CASO QUE CUANDO SE APRETA EL BOTON, CUANDO LLEGA EL EVENTO DE SOLTAR
					 EL BOTON, SE ESPERA A QUE TRANSCURRA EL TRANSITORIO PARA LEER CORRECTAMENTE
					 EL ESTADO DEL SENSOR */

					if (EV_BTN_XX_UP == p_task_sensor_dta->event)
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	795b      	ldrb	r3, [r3, #5]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d12b      	bne.n	8002420 <task_sensor_update+0x170>
					{
						p_task_sensor_dta->tick = p_task_sensor_cfg->tick_max;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	68da      	ldr	r2, [r3, #12]
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	601a      	str	r2, [r3, #0]
						p_task_sensor_dta->state = ST_BTN_XX_RISING;
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	2203      	movs	r2, #3
 80023d4:	711a      	strb	r2, [r3, #4]
					}

					break;
 80023d6:	e023      	b.n	8002420 <task_sensor_update+0x170>
				case ST_BTN_XX_RISING:

					/*UNA VEZ TRANSCURRIDO EL TRANSITORIO Y EL EVENTO DEL SENSOR ES UP, ENTONCES
					 SE PROCEDE A PONER DICHO EVENTO EN EL SISTEMA*/

					if (p_task_sensor_dta->tick > 0 )
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <task_sensor_update+0x13c>
					{
							p_task_sensor_dta->tick --;
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	1e5a      	subs	r2, r3, #1
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	601a      	str	r2, [r3, #0]
							{
								p_task_sensor_dta->state = ST_BTN_XX_DOWN;
							}
					}

					break;
 80023ea:	e01a      	b.n	8002422 <task_sensor_update+0x172>
					   	   if (EV_BTN_XX_UP == p_task_sensor_dta->event)
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	795b      	ldrb	r3, [r3, #5]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d10d      	bne.n	8002410 <task_sensor_update+0x160>
					   		   put_event_task_setup(p_task_sensor_cfg->signal_up); // Pone un elemento en la cola (envia una señal alto al micro porduccida por el sensor marcado como INDEX
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	7c1b      	ldrb	r3, [r3, #16]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f000 fad5 	bl	80029a8 <put_event_task_setup>
					   		   put_event_task_system(p_task_sensor_cfg->signal_up);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	7c1b      	ldrb	r3, [r3, #16]
 8002402:	4618      	mov	r0, r3
 8002404:	f000 feb2 	bl	800316c <put_event_task_system>
					   		   p_task_sensor_dta->state = ST_BTN_XX_UP;
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	2200      	movs	r2, #0
 800240c:	711a      	strb	r2, [r3, #4]
					break;
 800240e:	e008      	b.n	8002422 <task_sensor_update+0x172>
								p_task_sensor_dta->state = ST_BTN_XX_DOWN;
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	2202      	movs	r2, #2
 8002414:	711a      	strb	r2, [r3, #4]
					break;
 8002416:	e004      	b.n	8002422 <task_sensor_update+0x172>

				default:

					break;
 8002418:	bf00      	nop
 800241a:	e002      	b.n	8002422 <task_sensor_update+0x172>
					break;
 800241c:	bf00      	nop
 800241e:	e000      	b.n	8002422 <task_sensor_update+0x172>
					break;
 8002420:	bf00      	nop
    	for (index = 0; SENSOR_DTA_QTY > index; index++)
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	3301      	adds	r3, #1
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	2b06      	cmp	r3, #6
 800242c:	f67f af6c 	bls.w	8002308 <task_sensor_update+0x58>
    while (b_time_update_required)
 8002430:	7cfb      	ldrb	r3, [r7, #19]
 8002432:	2b00      	cmp	r3, #0
 8002434:	f47f af55 	bne.w	80022e2 <task_sensor_update+0x32>
			}
		}
    }
}
 8002438:	bf00      	nop
 800243a:	bf00      	nop
 800243c:	371c      	adds	r7, #28
 800243e:	46bd      	mov	sp, r7
 8002440:	bd90      	pop	{r4, r7, pc}
 8002442:	bf00      	nop
 8002444:	20000308 	.word	0x20000308
 8002448:	2000030c 	.word	0x2000030c
 800244c:	08006a14 	.word	0x08006a14
 8002450:	200002d0 	.word	0x200002d0

08002454 <task_setup_init>:



/********************** external functions definition ************************/
void task_setup_init(void *parameters)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af02      	add	r7, sp, #8
 800245a:	6078      	str	r0, [r7, #4]
	task_setup_ev_t	event;
	bool b_event;


	/* Print out: Task Initialized */
	LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_menu_init), p_task_menu);
 800245c:	b672      	cpsid	i
 800245e:	4b49      	ldr	r3, [pc, #292]	@ (8002584 <task_setup_init+0x130>)
 8002460:	6818      	ldr	r0, [r3, #0]
 8002462:	4b49      	ldr	r3, [pc, #292]	@ (8002588 <task_setup_init+0x134>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	4b48      	ldr	r3, [pc, #288]	@ (800258c <task_setup_init+0x138>)
 800246a:	4a49      	ldr	r2, [pc, #292]	@ (8002590 <task_setup_init+0x13c>)
 800246c:	213f      	movs	r1, #63	@ 0x3f
 800246e:	f003 f821 	bl	80054b4 <sniprintf>
 8002472:	4603      	mov	r3, r0
 8002474:	4a47      	ldr	r2, [pc, #284]	@ (8002594 <task_setup_init+0x140>)
 8002476:	6013      	str	r3, [r2, #0]
 8002478:	4b42      	ldr	r3, [pc, #264]	@ (8002584 <task_setup_init+0x130>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff fa75 	bl	800196c <logger_log_print_>
 8002482:	b662      	cpsie	i
	LOGGER_LOG("  %s is a %s\r\n", GET_NAME(task_menu), p_task_menu_);
 8002484:	b672      	cpsid	i
 8002486:	4b3f      	ldr	r3, [pc, #252]	@ (8002584 <task_setup_init+0x130>)
 8002488:	6818      	ldr	r0, [r3, #0]
 800248a:	4b43      	ldr	r3, [pc, #268]	@ (8002598 <task_setup_init+0x144>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	9300      	str	r3, [sp, #0]
 8002490:	4b42      	ldr	r3, [pc, #264]	@ (800259c <task_setup_init+0x148>)
 8002492:	4a43      	ldr	r2, [pc, #268]	@ (80025a0 <task_setup_init+0x14c>)
 8002494:	213f      	movs	r1, #63	@ 0x3f
 8002496:	f003 f80d 	bl	80054b4 <sniprintf>
 800249a:	4603      	mov	r3, r0
 800249c:	4a3d      	ldr	r2, [pc, #244]	@ (8002594 <task_setup_init+0x140>)
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	4b38      	ldr	r3, [pc, #224]	@ (8002584 <task_setup_init+0x130>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff fa61 	bl	800196c <logger_log_print_>
 80024aa:	b662      	cpsie	i

	g_task_menu_cnt = G_TASK_MEN_CNT_INI;
 80024ac:	4b3d      	ldr	r3, [pc, #244]	@ (80025a4 <task_setup_init+0x150>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]

	/* Print out: Task execution counter */
	LOGGER_LOG("   %s = %lu\r\n", GET_NAME(g_task_menu_cnt), g_task_menu_cnt);
 80024b2:	b672      	cpsid	i
 80024b4:	4b33      	ldr	r3, [pc, #204]	@ (8002584 <task_setup_init+0x130>)
 80024b6:	6818      	ldr	r0, [r3, #0]
 80024b8:	4b3a      	ldr	r3, [pc, #232]	@ (80025a4 <task_setup_init+0x150>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	9300      	str	r3, [sp, #0]
 80024be:	4b3a      	ldr	r3, [pc, #232]	@ (80025a8 <task_setup_init+0x154>)
 80024c0:	4a3a      	ldr	r2, [pc, #232]	@ (80025ac <task_setup_init+0x158>)
 80024c2:	213f      	movs	r1, #63	@ 0x3f
 80024c4:	f002 fff6 	bl	80054b4 <sniprintf>
 80024c8:	4603      	mov	r3, r0
 80024ca:	4a32      	ldr	r2, [pc, #200]	@ (8002594 <task_setup_init+0x140>)
 80024cc:	6013      	str	r3, [r2, #0]
 80024ce:	4b2d      	ldr	r3, [pc, #180]	@ (8002584 <task_setup_init+0x130>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff fa4a 	bl	800196c <logger_log_print_>
 80024d8:	b662      	cpsie	i

	init_queue_event_task_setup();
 80024da:	f000 fa41 	bl	8002960 <init_queue_event_task_setup>

	/* Update Task Actuator Configuration & Data Pointer */
	p_task_setup_dta = & task_setup_dta;
 80024de:	4b34      	ldr	r3, [pc, #208]	@ (80025b0 <task_setup_init+0x15c>)
 80024e0:	60fb      	str	r3, [r7, #12]

	/* Print out: Task execution FSM */
	state = p_task_setup_dta->state;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	791b      	ldrb	r3, [r3, #4]
 80024e6:	72fb      	strb	r3, [r7, #11]
	LOGGER_LOG("   %s = %lu", GET_NAME(state), (uint32_t)state);
 80024e8:	b672      	cpsid	i
 80024ea:	4b26      	ldr	r3, [pc, #152]	@ (8002584 <task_setup_init+0x130>)
 80024ec:	6818      	ldr	r0, [r3, #0]
 80024ee:	7afb      	ldrb	r3, [r7, #11]
 80024f0:	9300      	str	r3, [sp, #0]
 80024f2:	4b30      	ldr	r3, [pc, #192]	@ (80025b4 <task_setup_init+0x160>)
 80024f4:	4a30      	ldr	r2, [pc, #192]	@ (80025b8 <task_setup_init+0x164>)
 80024f6:	213f      	movs	r1, #63	@ 0x3f
 80024f8:	f002 ffdc 	bl	80054b4 <sniprintf>
 80024fc:	4603      	mov	r3, r0
 80024fe:	4a25      	ldr	r2, [pc, #148]	@ (8002594 <task_setup_init+0x140>)
 8002500:	6013      	str	r3, [r2, #0]
 8002502:	4b20      	ldr	r3, [pc, #128]	@ (8002584 <task_setup_init+0x130>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff fa30 	bl	800196c <logger_log_print_>
 800250c:	b662      	cpsie	i

	event = p_task_setup_dta->event;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	795b      	ldrb	r3, [r3, #5]
 8002512:	72bb      	strb	r3, [r7, #10]
	LOGGER_LOG("   %s = %lu", GET_NAME(event), (uint32_t)event);
 8002514:	b672      	cpsid	i
 8002516:	4b1b      	ldr	r3, [pc, #108]	@ (8002584 <task_setup_init+0x130>)
 8002518:	6818      	ldr	r0, [r3, #0]
 800251a:	7abb      	ldrb	r3, [r7, #10]
 800251c:	9300      	str	r3, [sp, #0]
 800251e:	4b27      	ldr	r3, [pc, #156]	@ (80025bc <task_setup_init+0x168>)
 8002520:	4a25      	ldr	r2, [pc, #148]	@ (80025b8 <task_setup_init+0x164>)
 8002522:	213f      	movs	r1, #63	@ 0x3f
 8002524:	f002 ffc6 	bl	80054b4 <sniprintf>
 8002528:	4603      	mov	r3, r0
 800252a:	4a1a      	ldr	r2, [pc, #104]	@ (8002594 <task_setup_init+0x140>)
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	4b15      	ldr	r3, [pc, #84]	@ (8002584 <task_setup_init+0x130>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff fa1a 	bl	800196c <logger_log_print_>
 8002538:	b662      	cpsie	i

	b_event = p_task_setup_dta->flag;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	799b      	ldrb	r3, [r3, #6]
 800253e:	727b      	strb	r3, [r7, #9]
	LOGGER_LOG("   %s = %s\r\n", GET_NAME(b_event), (b_event ? "true" : "false"));
 8002540:	b672      	cpsid	i
 8002542:	4b10      	ldr	r3, [pc, #64]	@ (8002584 <task_setup_init+0x130>)
 8002544:	6818      	ldr	r0, [r3, #0]
 8002546:	7a7b      	ldrb	r3, [r7, #9]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <task_setup_init+0xfc>
 800254c:	4b1c      	ldr	r3, [pc, #112]	@ (80025c0 <task_setup_init+0x16c>)
 800254e:	e000      	b.n	8002552 <task_setup_init+0xfe>
 8002550:	4b1c      	ldr	r3, [pc, #112]	@ (80025c4 <task_setup_init+0x170>)
 8002552:	9300      	str	r3, [sp, #0]
 8002554:	4b1c      	ldr	r3, [pc, #112]	@ (80025c8 <task_setup_init+0x174>)
 8002556:	4a1d      	ldr	r2, [pc, #116]	@ (80025cc <task_setup_init+0x178>)
 8002558:	213f      	movs	r1, #63	@ 0x3f
 800255a:	f002 ffab 	bl	80054b4 <sniprintf>
 800255e:	4603      	mov	r3, r0
 8002560:	4a0c      	ldr	r2, [pc, #48]	@ (8002594 <task_setup_init+0x140>)
 8002562:	6013      	str	r3, [r2, #0]
 8002564:	4b07      	ldr	r3, [pc, #28]	@ (8002584 <task_setup_init+0x130>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff f9ff 	bl	800196c <logger_log_print_>
 800256e:	b662      	cpsie	i

    displayInit( DISPLAY_CONNECTION_GPIO_4BITS );
 8002570:	2000      	movs	r0, #0
 8002572:	f7fe feb5 	bl	80012e0 <displayInit>


	g_task_menu_tick_cnt = G_TASK_MEN_TICK_CNT_INI;
 8002576:	4b16      	ldr	r3, [pc, #88]	@ (80025d0 <task_setup_init+0x17c>)
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]
}
 800257c:	bf00      	nop
 800257e:	3710      	adds	r7, #16
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	080069ac 	.word	0x080069ac
 8002588:	20000024 	.word	0x20000024
 800258c:	08006704 	.word	0x08006704
 8002590:	08006714 	.word	0x08006714
 8002594:	200001f8 	.word	0x200001f8
 8002598:	20000028 	.word	0x20000028
 800259c:	0800672c 	.word	0x0800672c
 80025a0:	08006738 	.word	0x08006738
 80025a4:	20000318 	.word	0x20000318
 80025a8:	08006748 	.word	0x08006748
 80025ac:	08006758 	.word	0x08006758
 80025b0:	20000310 	.word	0x20000310
 80025b4:	08006768 	.word	0x08006768
 80025b8:	08006770 	.word	0x08006770
 80025bc:	0800677c 	.word	0x0800677c
 80025c0:	08006784 	.word	0x08006784
 80025c4:	0800678c 	.word	0x0800678c
 80025c8:	08006794 	.word	0x08006794
 80025cc:	0800679c 	.word	0x0800679c
 80025d0:	2000031c 	.word	0x2000031c

080025d4 <task_setup_update>:

void task_setup_update(void *parameters)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b08a      	sub	sp, #40	@ 0x28
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
	task_setup_dta_t *p_task_setup_dta;
	task_system_dta_t *p_task_system_dta;

	bool b_time_update_required = false;
 80025dc:	2300      	movs	r3, #0
 80025de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	char menu_str[16];
	memset(menu_str, 0, sizeof(menu_str));
 80025e2:	f107 030c 	add.w	r3, r7, #12
 80025e6:	2210      	movs	r2, #16
 80025e8:	2100      	movs	r1, #0
 80025ea:	4618      	mov	r0, r3
 80025ec:	f002 ffd9 	bl	80055a2 <memset>

	g_task_menu_cnt++;
 80025f0:	4bb9      	ldr	r3, [pc, #740]	@ (80028d8 <task_setup_update+0x304>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	3301      	adds	r3, #1
 80025f6:	4ab8      	ldr	r2, [pc, #736]	@ (80028d8 <task_setup_update+0x304>)
 80025f8:	6013      	str	r3, [r2, #0]

	/* Protect shared resource (g_task_menu_tick) */
	__asm("CPSID i");	/* disable interrupts*/
 80025fa:	b672      	cpsid	i
    if (G_TASK_MEN_TICK_CNT_INI < g_task_menu_tick_cnt)
 80025fc:	4bb7      	ldr	r3, [pc, #732]	@ (80028dc <task_setup_update+0x308>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d007      	beq.n	8002614 <task_setup_update+0x40>
    {
    	g_task_menu_tick_cnt--;
 8002604:	4bb5      	ldr	r3, [pc, #724]	@ (80028dc <task_setup_update+0x308>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	3b01      	subs	r3, #1
 800260a:	4ab4      	ldr	r2, [pc, #720]	@ (80028dc <task_setup_update+0x308>)
 800260c:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 800260e:	2301      	movs	r3, #1
 8002610:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
    __asm("CPSIE i");	/* enable interrupts*/
 8002614:	b662      	cpsie	i

    while (b_time_update_required)
 8002616:	e197      	b.n	8002948 <task_setup_update+0x374>
    {
		/* Protect shared resource (g_task_menu_tick) */
		__asm("CPSID i");	/* disable interrupts*/
 8002618:	b672      	cpsid	i
		if (G_TASK_MEN_TICK_CNT_INI < g_task_menu_tick_cnt)
 800261a:	4bb0      	ldr	r3, [pc, #704]	@ (80028dc <task_setup_update+0x308>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d008      	beq.n	8002634 <task_setup_update+0x60>
		{
			g_task_menu_tick_cnt--;
 8002622:	4bae      	ldr	r3, [pc, #696]	@ (80028dc <task_setup_update+0x308>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	3b01      	subs	r3, #1
 8002628:	4aac      	ldr	r2, [pc, #688]	@ (80028dc <task_setup_update+0x308>)
 800262a:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 800262c:	2301      	movs	r3, #1
 800262e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002632:	e002      	b.n	800263a <task_setup_update+0x66>
		}
		else
		{
			b_time_update_required = false;
 8002634:	2300      	movs	r3, #0
 8002636:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
		__asm("CPSIE i");	/* enable interrupts*/
 800263a:	b662      	cpsie	i

    	/* Update Task Set Up Data Pointer */
		p_task_setup_dta = &task_setup_dta;
 800263c:	4ba8      	ldr	r3, [pc, #672]	@ (80028e0 <task_setup_update+0x30c>)
 800263e:	623b      	str	r3, [r7, #32]
		p_task_system_dta = &task_system_dta;
 8002640:	4ba8      	ldr	r3, [pc, #672]	@ (80028e4 <task_setup_update+0x310>)
 8002642:	61fb      	str	r3, [r7, #28]

    	if (DEL_MEN_XX_MIN < p_task_setup_dta->tick)
 8002644:	6a3b      	ldr	r3, [r7, #32]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d005      	beq.n	8002658 <task_setup_update+0x84>
		{
			p_task_setup_dta->tick--;
 800264c:	6a3b      	ldr	r3, [r7, #32]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	1e5a      	subs	r2, r3, #1
 8002652:	6a3b      	ldr	r3, [r7, #32]
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	e177      	b.n	8002948 <task_setup_update+0x374>
		}
		else
		{

			p_task_setup_dta->tick = DEL_MEN_XX_MAX;
 8002658:	6a3b      	ldr	r3, [r7, #32]
 800265a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800265e:	601a      	str	r2, [r3, #0]

			if (true == any_event_task_setup())
 8002660:	f000 f9ea 	bl	8002a38 <any_event_task_setup>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d008      	beq.n	800267c <task_setup_update+0xa8>
			{
				p_task_setup_dta->flag = true;
 800266a:	6a3b      	ldr	r3, [r7, #32]
 800266c:	2201      	movs	r2, #1
 800266e:	719a      	strb	r2, [r3, #6]
				p_task_setup_dta->event = get_event_task_setup();
 8002670:	f000 f9bc 	bl	80029ec <get_event_task_setup>
 8002674:	4603      	mov	r3, r0
 8002676:	461a      	mov	r2, r3
 8002678:	6a3b      	ldr	r3, [r7, #32]
 800267a:	715a      	strb	r2, [r3, #5]
			}

			switch (p_task_setup_dta->state)
 800267c:	6a3b      	ldr	r3, [r7, #32]
 800267e:	791b      	ldrb	r3, [r3, #4]
 8002680:	2b04      	cmp	r3, #4
 8002682:	f200 8161 	bhi.w	8002948 <task_setup_update+0x374>
 8002686:	a201      	add	r2, pc, #4	@ (adr r2, 800268c <task_setup_update+0xb8>)
 8002688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800268c:	0800290d 	.word	0x0800290d
 8002690:	08002737 	.word	0x08002737
 8002694:	080026a1 	.word	0x080026a1
 8002698:	080027cb 	.word	0x080027cb
 800269c:	08002831 	.word	0x08002831
			{
				case ST_SETUP_CFG_XX:

					displayCharPositionWrite(0, 0);
 80026a0:	2100      	movs	r1, #0
 80026a2:	2000      	movs	r0, #0
 80026a4:	f7fe fe98 	bl	80013d8 <displayCharPositionWrite>
					snprintf(menu_str, sizeof(menu_str), "PRESS ENTER TO");
 80026a8:	f107 030c 	add.w	r3, r7, #12
 80026ac:	4a8e      	ldr	r2, [pc, #568]	@ (80028e8 <task_setup_update+0x314>)
 80026ae:	2110      	movs	r1, #16
 80026b0:	4618      	mov	r0, r3
 80026b2:	f002 feff 	bl	80054b4 <sniprintf>
					displayStringWrite(menu_str);
 80026b6:	f107 030c 	add.w	r3, r7, #12
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7fe fee2 	bl	8001484 <displayStringWrite>
					displayCharPositionWrite(0, 1);
 80026c0:	2101      	movs	r1, #1
 80026c2:	2000      	movs	r0, #0
 80026c4:	f7fe fe88 	bl	80013d8 <displayCharPositionWrite>
					snprintf(menu_str, sizeof(menu_str), "SELECT MODE");
 80026c8:	f107 030c 	add.w	r3, r7, #12
 80026cc:	4a87      	ldr	r2, [pc, #540]	@ (80028ec <task_setup_update+0x318>)
 80026ce:	2110      	movs	r1, #16
 80026d0:	4618      	mov	r0, r3
 80026d2:	f002 feef 	bl	80054b4 <sniprintf>
					displayStringWrite(menu_str);
 80026d6:	f107 030c 	add.w	r3, r7, #12
 80026da:	4618      	mov	r0, r3
 80026dc:	f7fe fed2 	bl	8001484 <displayStringWrite>
					p_task_setup_dta->flag = false;
 80026e0:	6a3b      	ldr	r3, [r7, #32]
 80026e2:	2200      	movs	r2, #0
 80026e4:	719a      	strb	r2, [r3, #6]


	            	if ((true == p_task_setup_dta->flag) && (EV_SETUP_BTN_ENTER_ACTIVE == p_task_setup_dta->event)){
 80026e6:	6a3b      	ldr	r3, [r7, #32]
 80026e8:	799b      	ldrb	r3, [r3, #6]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	f000 812c 	beq.w	8002948 <task_setup_update+0x374>
 80026f0:	6a3b      	ldr	r3, [r7, #32]
 80026f2:	795b      	ldrb	r3, [r3, #5]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	f040 8127 	bne.w	8002948 <task_setup_update+0x374>
	            	{
	            		displayCharPositionWrite(0, 0);
 80026fa:	2100      	movs	r1, #0
 80026fc:	2000      	movs	r0, #0
 80026fe:	f7fe fe6b 	bl	80013d8 <displayCharPositionWrite>
	            		displayStringWrite("   Enter/Next    ");
 8002702:	487b      	ldr	r0, [pc, #492]	@ (80028f0 <task_setup_update+0x31c>)
 8002704:	f7fe febe 	bl	8001484 <displayStringWrite>
	            		displayCharPositionWrite(0, 1);
 8002708:	2101      	movs	r1, #1
 800270a:	2000      	movs	r0, #0
 800270c:	f7fe fe64 	bl	80013d8 <displayCharPositionWrite>
	            		displayStringWrite(menu_str);
 8002710:	f107 030c 	add.w	r3, r7, #12
 8002714:	4618      	mov	r0, r3
 8002716:	f7fe feb5 	bl	8001484 <displayStringWrite>
	            		snprintf(menu_str, sizeof(menu_str), "MODE 1");
 800271a:	f107 030c 	add.w	r3, r7, #12
 800271e:	4a75      	ldr	r2, [pc, #468]	@ (80028f4 <task_setup_update+0x320>)
 8002720:	2110      	movs	r1, #16
 8002722:	4618      	mov	r0, r3
 8002724:	f002 fec6 	bl	80054b4 <sniprintf>
	            		p_task_setup_dta->flag = false;
 8002728:	6a3b      	ldr	r3, [r7, #32]
 800272a:	2200      	movs	r2, #0
 800272c:	719a      	strb	r2, [r3, #6]
	            	  	p_task_setup_dta->state = ST_SETUP_ACTIVE;
 800272e:	6a3b      	ldr	r3, [r7, #32]
 8002730:	2201      	movs	r2, #1
 8002732:	711a      	strb	r2, [r3, #4]
	            	 }

	            break;//Fin case ST_SETUP_CFG_XX
 8002734:	e108      	b.n	8002948 <task_setup_update+0x374>

				case ST_SETUP_ACTIVE:

					switch(p_task_setup_dta->event)
 8002736:	6a3b      	ldr	r3, [r7, #32]
 8002738:	795b      	ldrb	r3, [r3, #5]
 800273a:	2b01      	cmp	r3, #1
 800273c:	d002      	beq.n	8002744 <task_setup_update+0x170>
 800273e:	2b03      	cmp	r3, #3
 8002740:	d024      	beq.n	800278c <task_setup_update+0x1b8>
							p_task_setup_dta->flag = false;
							p_task_setup_dta->state = ST_SETUP_CFG_02;

						break;

						default:break;
 8002742:	e041      	b.n	80027c8 <task_setup_update+0x1f4>
							displayCharPositionWrite(0, 0);
 8002744:	2100      	movs	r1, #0
 8002746:	2000      	movs	r0, #0
 8002748:	f7fe fe46 	bl	80013d8 <displayCharPositionWrite>
						 	displayStringWrite(menu_str);
 800274c:	f107 030c 	add.w	r3, r7, #12
 8002750:	4618      	mov	r0, r3
 8002752:	f7fe fe97 	bl	8001484 <displayStringWrite>
						 	snprintf(menu_str, sizeof(menu_str), "MAX PERSONS:%lu",CANTIDAD_PERSONAS_CFG_01);
 8002756:	f107 000c 	add.w	r0, r7, #12
 800275a:	230f      	movs	r3, #15
 800275c:	4a66      	ldr	r2, [pc, #408]	@ (80028f8 <task_setup_update+0x324>)
 800275e:	2110      	movs	r1, #16
 8002760:	f002 fea8 	bl	80054b4 <sniprintf>
						 	displayCharPositionWrite(0, 1);
 8002764:	2101      	movs	r1, #1
 8002766:	2000      	movs	r0, #0
 8002768:	f7fe fe36 	bl	80013d8 <displayCharPositionWrite>
						 	displayStringWrite(menu_str);
 800276c:	f107 030c 	add.w	r3, r7, #12
 8002770:	4618      	mov	r0, r3
 8002772:	f7fe fe87 	bl	8001484 <displayStringWrite>
						 	snprintf(menu_str, sizeof(menu_str), "WAIT TIME:%lu",TIMER_CFG_01);
 8002776:	f107 000c 	add.w	r0, r7, #12
 800277a:	231e      	movs	r3, #30
 800277c:	4a5f      	ldr	r2, [pc, #380]	@ (80028fc <task_setup_update+0x328>)
 800277e:	2110      	movs	r1, #16
 8002780:	f002 fe98 	bl	80054b4 <sniprintf>
						 	p_task_setup_dta->state = ST_SETUP_CFG_01;
 8002784:	6a3b      	ldr	r3, [r7, #32]
 8002786:	2203      	movs	r2, #3
 8002788:	711a      	strb	r2, [r3, #4]
						break;
 800278a:	e01d      	b.n	80027c8 <task_setup_update+0x1f4>
							displayCharPositionWrite(0, 0);
 800278c:	2100      	movs	r1, #0
 800278e:	2000      	movs	r0, #0
 8002790:	f7fe fe22 	bl	80013d8 <displayCharPositionWrite>
							displayStringWrite("   Enter/Next    ");
 8002794:	4856      	ldr	r0, [pc, #344]	@ (80028f0 <task_setup_update+0x31c>)
 8002796:	f7fe fe75 	bl	8001484 <displayStringWrite>
							displayCharPositionWrite(0, 1);
 800279a:	2101      	movs	r1, #1
 800279c:	2000      	movs	r0, #0
 800279e:	f7fe fe1b 	bl	80013d8 <displayCharPositionWrite>
							displayStringWrite(menu_str);
 80027a2:	f107 030c 	add.w	r3, r7, #12
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7fe fe6c 	bl	8001484 <displayStringWrite>
							snprintf(menu_str, sizeof(menu_str), "MODE 2");
 80027ac:	f107 030c 	add.w	r3, r7, #12
 80027b0:	4a53      	ldr	r2, [pc, #332]	@ (8002900 <task_setup_update+0x32c>)
 80027b2:	2110      	movs	r1, #16
 80027b4:	4618      	mov	r0, r3
 80027b6:	f002 fe7d 	bl	80054b4 <sniprintf>
							p_task_setup_dta->flag = false;
 80027ba:	6a3b      	ldr	r3, [r7, #32]
 80027bc:	2200      	movs	r2, #0
 80027be:	719a      	strb	r2, [r3, #6]
							p_task_setup_dta->state = ST_SETUP_CFG_02;
 80027c0:	6a3b      	ldr	r3, [r7, #32]
 80027c2:	2204      	movs	r2, #4
 80027c4:	711a      	strb	r2, [r3, #4]
						break;
 80027c6:	bf00      	nop
						snprintf(menu_str, sizeof(menu_str), "MODE 2");
						p_task_setup_dta->flag = false;
						p_task_setup_dta->state = ST_SETUP_CFG_02;
					}*/

				break; //Fin case ST_SETUP_ACTIVE
 80027c8:	e0be      	b.n	8002948 <task_setup_update+0x374>

				case ST_SETUP_CFG_01:

					switch(p_task_setup_dta->event)
 80027ca:	6a3b      	ldr	r3, [r7, #32]
 80027cc:	795b      	ldrb	r3, [r3, #5]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d002      	beq.n	80027d8 <task_setup_update+0x204>
 80027d2:	2b03      	cmp	r3, #3
 80027d4:	d00d      	beq.n	80027f2 <task_setup_update+0x21e>
							p_task_setup_dta->flag = false;
							p_task_setup_dta->state = ST_SETUP_CFG_02;

						break;

						default:break;
 80027d6:	e02a      	b.n	800282e <task_setup_update+0x25a>
							p_task_system_dta->cantidad_personas = CANTIDAD_PERSONAS_CFG_01;
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	220f      	movs	r2, #15
 80027dc:	805a      	strh	r2, [r3, #2]
							p_task_system_dta->timer = TIMER_CFG_01;
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	221e      	movs	r2, #30
 80027e2:	809a      	strh	r2, [r3, #4]
							p_task_setup_dta->flag = false;
 80027e4:	6a3b      	ldr	r3, [r7, #32]
 80027e6:	2200      	movs	r2, #0
 80027e8:	719a      	strb	r2, [r3, #6]
							p_task_setup_dta->state = ST_SETUP_IDLE;
 80027ea:	6a3b      	ldr	r3, [r7, #32]
 80027ec:	2200      	movs	r2, #0
 80027ee:	711a      	strb	r2, [r3, #4]
						break;
 80027f0:	e01d      	b.n	800282e <task_setup_update+0x25a>
							displayCharPositionWrite(0, 0);
 80027f2:	2100      	movs	r1, #0
 80027f4:	2000      	movs	r0, #0
 80027f6:	f7fe fdef 	bl	80013d8 <displayCharPositionWrite>
							displayStringWrite("   Enter/Next    ");
 80027fa:	483d      	ldr	r0, [pc, #244]	@ (80028f0 <task_setup_update+0x31c>)
 80027fc:	f7fe fe42 	bl	8001484 <displayStringWrite>
							displayCharPositionWrite(0, 1);
 8002800:	2101      	movs	r1, #1
 8002802:	2000      	movs	r0, #0
 8002804:	f7fe fde8 	bl	80013d8 <displayCharPositionWrite>
							displayStringWrite(menu_str);
 8002808:	f107 030c 	add.w	r3, r7, #12
 800280c:	4618      	mov	r0, r3
 800280e:	f7fe fe39 	bl	8001484 <displayStringWrite>
							snprintf(menu_str, sizeof(menu_str), "MODE 2");
 8002812:	f107 030c 	add.w	r3, r7, #12
 8002816:	4a3a      	ldr	r2, [pc, #232]	@ (8002900 <task_setup_update+0x32c>)
 8002818:	2110      	movs	r1, #16
 800281a:	4618      	mov	r0, r3
 800281c:	f002 fe4a 	bl	80054b4 <sniprintf>
							p_task_setup_dta->flag = false;
 8002820:	6a3b      	ldr	r3, [r7, #32]
 8002822:	2200      	movs	r2, #0
 8002824:	719a      	strb	r2, [r3, #6]
							p_task_setup_dta->state = ST_SETUP_CFG_02;
 8002826:	6a3b      	ldr	r3, [r7, #32]
 8002828:	2204      	movs	r2, #4
 800282a:	711a      	strb	r2, [r3, #4]
						break;
 800282c:	bf00      	nop
						snprintf(menu_str, sizeof(menu_str), "MODE 2");
						p_task_setup_dta->flag = false;
						p_task_setup_dta->state = ST_SETUP_CFG_02;
					}*/

				break;//Fin case ST_SETUP_CFG_XX
 800282e:	e08b      	b.n	8002948 <task_setup_update+0x374>

				case ST_SETUP_CFG_02:

					if(false == p_task_setup_dta->flag_cfg_02)
 8002830:	6a3b      	ldr	r3, [r7, #32]
 8002832:	79db      	ldrb	r3, [r3, #7]
 8002834:	f083 0301 	eor.w	r3, r3, #1
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d037      	beq.n	80028ae <task_setup_update+0x2da>
					{
						switch(p_task_setup_dta->event)
 800283e:	6a3b      	ldr	r3, [r7, #32]
 8002840:	795b      	ldrb	r3, [r3, #5]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d002      	beq.n	800284c <task_setup_update+0x278>
 8002846:	2b03      	cmp	r3, #3
 8002848:	d02a      	beq.n	80028a0 <task_setup_update+0x2cc>
								p_task_setup_dta->flag = false;
								p_task_setup_dta->state = ST_SETUP_IDLE;

							break;

							default:break;
 800284a:	e044      	b.n	80028d6 <task_setup_update+0x302>
								displayCharPositionWrite(0, 0);
 800284c:	2100      	movs	r1, #0
 800284e:	2000      	movs	r0, #0
 8002850:	f7fe fdc2 	bl	80013d8 <displayCharPositionWrite>
								snprintf(menu_str, sizeof(menu_str), "MAX PERSONS: %lu",CANTIDAD_PERSONAS_CFG_02);
 8002854:	f107 000c 	add.w	r0, r7, #12
 8002858:	2314      	movs	r3, #20
 800285a:	4a2a      	ldr	r2, [pc, #168]	@ (8002904 <task_setup_update+0x330>)
 800285c:	2110      	movs	r1, #16
 800285e:	f002 fe29 	bl	80054b4 <sniprintf>
								displayStringWrite(menu_str);
 8002862:	f107 030c 	add.w	r3, r7, #12
 8002866:	4618      	mov	r0, r3
 8002868:	f7fe fe0c 	bl	8001484 <displayStringWrite>
								displayCharPositionWrite(0, 1);
 800286c:	2101      	movs	r1, #1
 800286e:	2000      	movs	r0, #0
 8002870:	f7fe fdb2 	bl	80013d8 <displayCharPositionWrite>
								snprintf(menu_str, sizeof(menu_str), "WAIT TIME: %lu",TIMER_CFG_02);
 8002874:	f107 000c 	add.w	r0, r7, #12
 8002878:	232d      	movs	r3, #45	@ 0x2d
 800287a:	4a23      	ldr	r2, [pc, #140]	@ (8002908 <task_setup_update+0x334>)
 800287c:	2110      	movs	r1, #16
 800287e:	f002 fe19 	bl	80054b4 <sniprintf>
								displayStringWrite(menu_str);
 8002882:	f107 030c 	add.w	r3, r7, #12
 8002886:	4618      	mov	r0, r3
 8002888:	f7fe fdfc 	bl	8001484 <displayStringWrite>
								p_task_setup_dta->state = ST_SETUP_CFG_02;
 800288c:	6a3b      	ldr	r3, [r7, #32]
 800288e:	2204      	movs	r2, #4
 8002890:	711a      	strb	r2, [r3, #4]
								p_task_setup_dta->flag = false;
 8002892:	6a3b      	ldr	r3, [r7, #32]
 8002894:	2200      	movs	r2, #0
 8002896:	719a      	strb	r2, [r3, #6]
								p_task_setup_dta->flag_cfg_02 = true;
 8002898:	6a3b      	ldr	r3, [r7, #32]
 800289a:	2201      	movs	r2, #1
 800289c:	71da      	strb	r2, [r3, #7]
							break;
 800289e:	e01a      	b.n	80028d6 <task_setup_update+0x302>
								p_task_setup_dta->flag = false;
 80028a0:	6a3b      	ldr	r3, [r7, #32]
 80028a2:	2200      	movs	r2, #0
 80028a4:	719a      	strb	r2, [r3, #6]
								p_task_setup_dta->state = ST_SETUP_IDLE;
 80028a6:	6a3b      	ldr	r3, [r7, #32]
 80028a8:	2200      	movs	r2, #0
 80028aa:	711a      	strb	r2, [r3, #4]
							break;
 80028ac:	e013      	b.n	80028d6 <task_setup_update+0x302>
							p_task_setup_dta->state = ST_SETUP_IDLE;
						}*/
					}
					else
					{
						if(EV_SETUP_BTN_ENTER_ACTIVE == p_task_setup_dta->event)
 80028ae:	6a3b      	ldr	r3, [r7, #32]
 80028b0:	795b      	ldrb	r3, [r3, #5]
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d145      	bne.n	8002942 <task_setup_update+0x36e>
						{
							p_task_system_dta->cantidad_personas = CANTIDAD_PERSONAS_CFG_02;
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	2214      	movs	r2, #20
 80028ba:	805a      	strh	r2, [r3, #2]
							p_task_system_dta->timer = TIMER_CFG_02;
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	222d      	movs	r2, #45	@ 0x2d
 80028c0:	809a      	strh	r2, [r3, #4]
							p_task_setup_dta->flag = false;
 80028c2:	6a3b      	ldr	r3, [r7, #32]
 80028c4:	2200      	movs	r2, #0
 80028c6:	719a      	strb	r2, [r3, #6]
							p_task_setup_dta->flag_cfg_02 = false;
 80028c8:	6a3b      	ldr	r3, [r7, #32]
 80028ca:	2200      	movs	r2, #0
 80028cc:	71da      	strb	r2, [r3, #7]
							p_task_setup_dta->state = ST_SETUP_IDLE;
 80028ce:	6a3b      	ldr	r3, [r7, #32]
 80028d0:	2200      	movs	r2, #0
 80028d2:	711a      	strb	r2, [r3, #4]
						}
					}

				break; //Fin case ST_SETUP_CFG_02
 80028d4:	e035      	b.n	8002942 <task_setup_update+0x36e>
 80028d6:	e034      	b.n	8002942 <task_setup_update+0x36e>
 80028d8:	20000318 	.word	0x20000318
 80028dc:	2000031c 	.word	0x2000031c
 80028e0:	20000310 	.word	0x20000310
 80028e4:	2000002c 	.word	0x2000002c
 80028e8:	080067ac 	.word	0x080067ac
 80028ec:	080067bc 	.word	0x080067bc
 80028f0:	080067c8 	.word	0x080067c8
 80028f4:	080067dc 	.word	0x080067dc
 80028f8:	080067e4 	.word	0x080067e4
 80028fc:	080067f4 	.word	0x080067f4
 8002900:	08006804 	.word	0x08006804
 8002904:	0800680c 	.word	0x0800680c
 8002908:	08006820 	.word	0x08006820

				case ST_SETUP_IDLE:
					snprintf(menu_str, sizeof(menu_str),"Hola mundo");
 800290c:	f107 030c 	add.w	r3, r7, #12
 8002910:	4a12      	ldr	r2, [pc, #72]	@ (800295c <task_setup_update+0x388>)
 8002912:	2110      	movs	r1, #16
 8002914:	4618      	mov	r0, r3
 8002916:	f002 fdcd 	bl	80054b4 <sniprintf>
					displayCharPositionWrite(0, 0);
 800291a:	2100      	movs	r1, #0
 800291c:	2000      	movs	r0, #0
 800291e:	f7fe fd5b 	bl	80013d8 <displayCharPositionWrite>
					displayStringWrite(menu_str);
 8002922:	f107 030c 	add.w	r3, r7, #12
 8002926:	4618      	mov	r0, r3
 8002928:	f7fe fdac 	bl	8001484 <displayStringWrite>
					/*snprintf(menu_str, sizeof(menu_str), "MP = %lu WT = %lu",p_task_system_dta->cantidad_personas, p_task_system_dta->timer);
					displayCharPositionWrite(0, 1);
					displayStringWrite(menu_str);*/
					if(EV_SETUP_BTN_NEXT_ACTIVE == p_task_setup_dta->event)
 800292c:	6a3b      	ldr	r3, [r7, #32]
 800292e:	795b      	ldrb	r3, [r3, #5]
 8002930:	2b03      	cmp	r3, #3
 8002932:	d108      	bne.n	8002946 <task_setup_update+0x372>
					{
						p_task_setup_dta->flag = false;
 8002934:	6a3b      	ldr	r3, [r7, #32]
 8002936:	2200      	movs	r2, #0
 8002938:	719a      	strb	r2, [r3, #6]
						p_task_setup_dta->state = ST_SETUP_CFG_XX;
 800293a:	6a3b      	ldr	r3, [r7, #32]
 800293c:	2202      	movs	r2, #2
 800293e:	711a      	strb	r2, [r3, #4]
					}

				break; //Fin case ST_SETUP_IDLE
 8002940:	e001      	b.n	8002946 <task_setup_update+0x372>
				break; //Fin case ST_SETUP_CFG_02
 8002942:	bf00      	nop
 8002944:	e000      	b.n	8002948 <task_setup_update+0x374>
				break; //Fin case ST_SETUP_IDLE
 8002946:	bf00      	nop
    while (b_time_update_required)
 8002948:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800294c:	2b00      	cmp	r3, #0
 800294e:	f47f ae63 	bne.w	8002618 <task_setup_update+0x44>

	}//EN SWITCH
   }//EN SWITCH
  }//END ELSE
 }//END WHILE
}// END FUNCTION
 8002952:	bf00      	nop
 8002954:	bf00      	nop
 8002956:	3728      	adds	r7, #40	@ 0x28
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	08006830 	.word	0x08006830

08002960 <init_queue_event_task_setup>:

/********************** external data declaration ****************************/

/********************** external functions definition ************************/
void init_queue_event_task_setup(void)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
	uint32_t i;

	queue_task_a.head = 0;
 8002966:	4b0f      	ldr	r3, [pc, #60]	@ (80029a4 <init_queue_event_task_setup+0x44>)
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
	queue_task_a.tail = 0;
 800296c:	4b0d      	ldr	r3, [pc, #52]	@ (80029a4 <init_queue_event_task_setup+0x44>)
 800296e:	2200      	movs	r2, #0
 8002970:	605a      	str	r2, [r3, #4]
	queue_task_a.count = 0;
 8002972:	4b0c      	ldr	r3, [pc, #48]	@ (80029a4 <init_queue_event_task_setup+0x44>)
 8002974:	2200      	movs	r2, #0
 8002976:	609a      	str	r2, [r3, #8]

	for (i = 0; i < MAX_EVENTS; i++)
 8002978:	2300      	movs	r3, #0
 800297a:	607b      	str	r3, [r7, #4]
 800297c:	e008      	b.n	8002990 <init_queue_event_task_setup+0x30>
		queue_task_a.queue[i] = EVENT_UNDEFINED;
 800297e:	4a09      	ldr	r2, [pc, #36]	@ (80029a4 <init_queue_event_task_setup+0x44>)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4413      	add	r3, r2
 8002984:	330c      	adds	r3, #12
 8002986:	22ff      	movs	r2, #255	@ 0xff
 8002988:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < MAX_EVENTS; i++)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	3301      	adds	r3, #1
 800298e:	607b      	str	r3, [r7, #4]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b1d      	cmp	r3, #29
 8002994:	d9f3      	bls.n	800297e <init_queue_event_task_setup+0x1e>
}
 8002996:	bf00      	nop
 8002998:	bf00      	nop
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	bc80      	pop	{r7}
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	20000320 	.word	0x20000320

080029a8 <put_event_task_setup>:

void put_event_task_setup(task_setup_ev_t event)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	71fb      	strb	r3, [r7, #7]
	queue_task_a.count++;
 80029b2:	4b0d      	ldr	r3, [pc, #52]	@ (80029e8 <put_event_task_setup+0x40>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	3301      	adds	r3, #1
 80029b8:	4a0b      	ldr	r2, [pc, #44]	@ (80029e8 <put_event_task_setup+0x40>)
 80029ba:	6093      	str	r3, [r2, #8]
	queue_task_a.queue[queue_task_a.head++] = event;
 80029bc:	4b0a      	ldr	r3, [pc, #40]	@ (80029e8 <put_event_task_setup+0x40>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	1c5a      	adds	r2, r3, #1
 80029c2:	4909      	ldr	r1, [pc, #36]	@ (80029e8 <put_event_task_setup+0x40>)
 80029c4:	600a      	str	r2, [r1, #0]
 80029c6:	4a08      	ldr	r2, [pc, #32]	@ (80029e8 <put_event_task_setup+0x40>)
 80029c8:	4413      	add	r3, r2
 80029ca:	79fa      	ldrb	r2, [r7, #7]
 80029cc:	731a      	strb	r2, [r3, #12]

	if (MAX_EVENTS == queue_task_a.head)
 80029ce:	4b06      	ldr	r3, [pc, #24]	@ (80029e8 <put_event_task_setup+0x40>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2b1e      	cmp	r3, #30
 80029d4:	d102      	bne.n	80029dc <put_event_task_setup+0x34>
		queue_task_a.head = 0;
 80029d6:	4b04      	ldr	r3, [pc, #16]	@ (80029e8 <put_event_task_setup+0x40>)
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bc80      	pop	{r7}
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	20000320 	.word	0x20000320

080029ec <get_event_task_setup>:

task_setup_ev_t get_event_task_setup(void)

{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
	task_setup_ev_t event;

	queue_task_a.count--;
 80029f2:	4b10      	ldr	r3, [pc, #64]	@ (8002a34 <get_event_task_setup+0x48>)
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	3b01      	subs	r3, #1
 80029f8:	4a0e      	ldr	r2, [pc, #56]	@ (8002a34 <get_event_task_setup+0x48>)
 80029fa:	6093      	str	r3, [r2, #8]
	event = queue_task_a.queue[queue_task_a.tail];
 80029fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002a34 <get_event_task_setup+0x48>)
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	4a0c      	ldr	r2, [pc, #48]	@ (8002a34 <get_event_task_setup+0x48>)
 8002a02:	4413      	add	r3, r2
 8002a04:	7b1b      	ldrb	r3, [r3, #12]
 8002a06:	71fb      	strb	r3, [r7, #7]
	queue_task_a.queue[queue_task_a.tail++] = EVENT_UNDEFINED;
 8002a08:	4b0a      	ldr	r3, [pc, #40]	@ (8002a34 <get_event_task_setup+0x48>)
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	1c5a      	adds	r2, r3, #1
 8002a0e:	4909      	ldr	r1, [pc, #36]	@ (8002a34 <get_event_task_setup+0x48>)
 8002a10:	604a      	str	r2, [r1, #4]
 8002a12:	4a08      	ldr	r2, [pc, #32]	@ (8002a34 <get_event_task_setup+0x48>)
 8002a14:	4413      	add	r3, r2
 8002a16:	22ff      	movs	r2, #255	@ 0xff
 8002a18:	731a      	strb	r2, [r3, #12]

	if (MAX_EVENTS == queue_task_a.tail)
 8002a1a:	4b06      	ldr	r3, [pc, #24]	@ (8002a34 <get_event_task_setup+0x48>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	2b1e      	cmp	r3, #30
 8002a20:	d102      	bne.n	8002a28 <get_event_task_setup+0x3c>
		queue_task_a.tail = 0;
 8002a22:	4b04      	ldr	r3, [pc, #16]	@ (8002a34 <get_event_task_setup+0x48>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	605a      	str	r2, [r3, #4]

	return event;
 8002a28:	79fb      	ldrb	r3, [r7, #7]
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr
 8002a34:	20000320 	.word	0x20000320

08002a38 <any_event_task_setup>:

bool any_event_task_setup(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  return (queue_task_a.head != queue_task_a.tail);
 8002a3c:	4b06      	ldr	r3, [pc, #24]	@ (8002a58 <any_event_task_setup+0x20>)
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	4b05      	ldr	r3, [pc, #20]	@ (8002a58 <any_event_task_setup+0x20>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	bf14      	ite	ne
 8002a48:	2301      	movne	r3, #1
 8002a4a:	2300      	moveq	r3, #0
 8002a4c:	b2db      	uxtb	r3, r3
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bc80      	pop	{r7}
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	20000320 	.word	0x20000320

08002a5c <task_system_init>:
uint32_t temp_amb=0;
uint32_t temp_uC=0;

/********************** external functions definition ************************/
void task_system_init(void *parameters)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af02      	add	r7, sp, #8
 8002a62:	6078      	str	r0, [r7, #4]
	task_system_st_t	state;
	task_system_ev_t	event;
	bool b_event;

	/* Print out: Task Initialized */
	LOGGER_LOG("  %s is running - %s\r\n", GET_NAME(task_system_init), p_task_system);
 8002a64:	b672      	cpsid	i
 8002a66:	4b48      	ldr	r3, [pc, #288]	@ (8002b88 <task_system_init+0x12c>)
 8002a68:	6818      	ldr	r0, [r3, #0]
 8002a6a:	4b48      	ldr	r3, [pc, #288]	@ (8002b8c <task_system_init+0x130>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	9300      	str	r3, [sp, #0]
 8002a70:	4b47      	ldr	r3, [pc, #284]	@ (8002b90 <task_system_init+0x134>)
 8002a72:	4a48      	ldr	r2, [pc, #288]	@ (8002b94 <task_system_init+0x138>)
 8002a74:	213f      	movs	r1, #63	@ 0x3f
 8002a76:	f002 fd1d 	bl	80054b4 <sniprintf>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	4a46      	ldr	r2, [pc, #280]	@ (8002b98 <task_system_init+0x13c>)
 8002a7e:	6013      	str	r3, [r2, #0]
 8002a80:	4b41      	ldr	r3, [pc, #260]	@ (8002b88 <task_system_init+0x12c>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7fe ff71 	bl	800196c <logger_log_print_>
 8002a8a:	b662      	cpsie	i
	LOGGER_LOG("  %s is a %s\r\n", GET_NAME(task_system), p_task_system_);
 8002a8c:	b672      	cpsid	i
 8002a8e:	4b3e      	ldr	r3, [pc, #248]	@ (8002b88 <task_system_init+0x12c>)
 8002a90:	6818      	ldr	r0, [r3, #0]
 8002a92:	4b42      	ldr	r3, [pc, #264]	@ (8002b9c <task_system_init+0x140>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	9300      	str	r3, [sp, #0]
 8002a98:	4b41      	ldr	r3, [pc, #260]	@ (8002ba0 <task_system_init+0x144>)
 8002a9a:	4a42      	ldr	r2, [pc, #264]	@ (8002ba4 <task_system_init+0x148>)
 8002a9c:	213f      	movs	r1, #63	@ 0x3f
 8002a9e:	f002 fd09 	bl	80054b4 <sniprintf>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	4a3c      	ldr	r2, [pc, #240]	@ (8002b98 <task_system_init+0x13c>)
 8002aa6:	6013      	str	r3, [r2, #0]
 8002aa8:	4b37      	ldr	r3, [pc, #220]	@ (8002b88 <task_system_init+0x12c>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7fe ff5d 	bl	800196c <logger_log_print_>
 8002ab2:	b662      	cpsie	i

	g_task_system_cnt = G_TASK_SYS_CNT_INI;
 8002ab4:	4b3c      	ldr	r3, [pc, #240]	@ (8002ba8 <task_system_init+0x14c>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	601a      	str	r2, [r3, #0]

	/* Print out: Task execution counter */
	LOGGER_LOG("   %s = %lu\r\n", GET_NAME(g_task_system_cnt), g_task_system_cnt);
 8002aba:	b672      	cpsid	i
 8002abc:	4b32      	ldr	r3, [pc, #200]	@ (8002b88 <task_system_init+0x12c>)
 8002abe:	6818      	ldr	r0, [r3, #0]
 8002ac0:	4b39      	ldr	r3, [pc, #228]	@ (8002ba8 <task_system_init+0x14c>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	9300      	str	r3, [sp, #0]
 8002ac6:	4b39      	ldr	r3, [pc, #228]	@ (8002bac <task_system_init+0x150>)
 8002ac8:	4a39      	ldr	r2, [pc, #228]	@ (8002bb0 <task_system_init+0x154>)
 8002aca:	213f      	movs	r1, #63	@ 0x3f
 8002acc:	f002 fcf2 	bl	80054b4 <sniprintf>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	4a31      	ldr	r2, [pc, #196]	@ (8002b98 <task_system_init+0x13c>)
 8002ad4:	6013      	str	r3, [r2, #0]
 8002ad6:	4b2c      	ldr	r3, [pc, #176]	@ (8002b88 <task_system_init+0x12c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7fe ff46 	bl	800196c <logger_log_print_>
 8002ae0:	b662      	cpsie	i

	init_queue_event_task_system();
 8002ae2:	f000 fb1f 	bl	8003124 <init_queue_event_task_system>
	/*NOTA: Recordar que task_system_dta es una variable global declarada en task_system_attribute.h
	 por eso creo el puntero de tipo task_system_dta_t llamado p_task_system_dta, para poder
	 trabajar con ese tipo de variable, podria usar directamente la variable global pero es buena
	 practiva usar un puntero a su direccion de memoria y tabajar con el puntero*/

	p_task_system_dta = &task_system_dta;
 8002ae6:	4b33      	ldr	r3, [pc, #204]	@ (8002bb4 <task_system_init+0x158>)
 8002ae8:	60fb      	str	r3, [r7, #12]

	/* Print out: Task execution FSM */
	state = p_task_system_dta->state;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	799b      	ldrb	r3, [r3, #6]
 8002aee:	72fb      	strb	r3, [r7, #11]
	LOGGER_LOG("   %s = %lu", GET_NAME(state), (uint32_t)state);
 8002af0:	b672      	cpsid	i
 8002af2:	4b25      	ldr	r3, [pc, #148]	@ (8002b88 <task_system_init+0x12c>)
 8002af4:	6818      	ldr	r0, [r3, #0]
 8002af6:	7afb      	ldrb	r3, [r7, #11]
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb8 <task_system_init+0x15c>)
 8002afc:	4a2f      	ldr	r2, [pc, #188]	@ (8002bbc <task_system_init+0x160>)
 8002afe:	213f      	movs	r1, #63	@ 0x3f
 8002b00:	f002 fcd8 	bl	80054b4 <sniprintf>
 8002b04:	4603      	mov	r3, r0
 8002b06:	4a24      	ldr	r2, [pc, #144]	@ (8002b98 <task_system_init+0x13c>)
 8002b08:	6013      	str	r3, [r2, #0]
 8002b0a:	4b1f      	ldr	r3, [pc, #124]	@ (8002b88 <task_system_init+0x12c>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7fe ff2c 	bl	800196c <logger_log_print_>
 8002b14:	b662      	cpsie	i

	event = p_task_system_dta->event;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	79db      	ldrb	r3, [r3, #7]
 8002b1a:	72bb      	strb	r3, [r7, #10]
	LOGGER_LOG("   %s = %lu", GET_NAME(event), (uint32_t)event);
 8002b1c:	b672      	cpsid	i
 8002b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002b88 <task_system_init+0x12c>)
 8002b20:	6818      	ldr	r0, [r3, #0]
 8002b22:	7abb      	ldrb	r3, [r7, #10]
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	4b26      	ldr	r3, [pc, #152]	@ (8002bc0 <task_system_init+0x164>)
 8002b28:	4a24      	ldr	r2, [pc, #144]	@ (8002bbc <task_system_init+0x160>)
 8002b2a:	213f      	movs	r1, #63	@ 0x3f
 8002b2c:	f002 fcc2 	bl	80054b4 <sniprintf>
 8002b30:	4603      	mov	r3, r0
 8002b32:	4a19      	ldr	r2, [pc, #100]	@ (8002b98 <task_system_init+0x13c>)
 8002b34:	6013      	str	r3, [r2, #0]
 8002b36:	4b14      	ldr	r3, [pc, #80]	@ (8002b88 <task_system_init+0x12c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fe ff16 	bl	800196c <logger_log_print_>
 8002b40:	b662      	cpsie	i

	b_event = p_task_system_dta->flag;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	7a1b      	ldrb	r3, [r3, #8]
 8002b46:	727b      	strb	r3, [r7, #9]
	LOGGER_LOG("   %s = %s\r\n", GET_NAME(b_event), (b_event ? "true" : "false"));
 8002b48:	b672      	cpsid	i
 8002b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b88 <task_system_init+0x12c>)
 8002b4c:	6818      	ldr	r0, [r3, #0]
 8002b4e:	7a7b      	ldrb	r3, [r7, #9]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <task_system_init+0xfc>
 8002b54:	4b1b      	ldr	r3, [pc, #108]	@ (8002bc4 <task_system_init+0x168>)
 8002b56:	e000      	b.n	8002b5a <task_system_init+0xfe>
 8002b58:	4b1b      	ldr	r3, [pc, #108]	@ (8002bc8 <task_system_init+0x16c>)
 8002b5a:	9300      	str	r3, [sp, #0]
 8002b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8002bcc <task_system_init+0x170>)
 8002b5e:	4a1c      	ldr	r2, [pc, #112]	@ (8002bd0 <task_system_init+0x174>)
 8002b60:	213f      	movs	r1, #63	@ 0x3f
 8002b62:	f002 fca7 	bl	80054b4 <sniprintf>
 8002b66:	4603      	mov	r3, r0
 8002b68:	4a0b      	ldr	r2, [pc, #44]	@ (8002b98 <task_system_init+0x13c>)
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	4b06      	ldr	r3, [pc, #24]	@ (8002b88 <task_system_init+0x12c>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4618      	mov	r0, r3
 8002b72:	f7fe fefb 	bl	800196c <logger_log_print_>
 8002b76:	b662      	cpsie	i

	g_task_system_tick_cnt = G_TASK_SYS_TICK_CNT_INI;
 8002b78:	4b16      	ldr	r3, [pc, #88]	@ (8002bd4 <task_system_init+0x178>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	601a      	str	r2, [r3, #0]
}
 8002b7e:	bf00      	nop
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	080069ac 	.word	0x080069ac
 8002b8c:	20000038 	.word	0x20000038
 8002b90:	08006880 	.word	0x08006880
 8002b94:	08006894 	.word	0x08006894
 8002b98:	200001f8 	.word	0x200001f8
 8002b9c:	2000003c 	.word	0x2000003c
 8002ba0:	080068ac 	.word	0x080068ac
 8002ba4:	080068b8 	.word	0x080068b8
 8002ba8:	2000034c 	.word	0x2000034c
 8002bac:	080068c8 	.word	0x080068c8
 8002bb0:	080068dc 	.word	0x080068dc
 8002bb4:	2000002c 	.word	0x2000002c
 8002bb8:	080068ec 	.word	0x080068ec
 8002bbc:	080068f4 	.word	0x080068f4
 8002bc0:	08006900 	.word	0x08006900
 8002bc4:	08006908 	.word	0x08006908
 8002bc8:	08006910 	.word	0x08006910
 8002bcc:	08006918 	.word	0x08006918
 8002bd0:	08006920 	.word	0x08006920
 8002bd4:	20000350 	.word	0x20000350

08002bd8 <task_system_update>:

void task_system_update(void *parameters)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
	task_system_dta_t *p_task_system_dta;
	bool b_time_update_required = false;
 8002be0:	2300      	movs	r3, #0
 8002be2:	73fb      	strb	r3, [r7, #15]

	/* Update Task System Counter */
	g_task_system_cnt++;
 8002be4:	4bb4      	ldr	r3, [pc, #720]	@ (8002eb8 <task_system_update+0x2e0>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	3301      	adds	r3, #1
 8002bea:	4ab3      	ldr	r2, [pc, #716]	@ (8002eb8 <task_system_update+0x2e0>)
 8002bec:	6013      	str	r3, [r2, #0]

	/* Protect shared resource (g_task_system_tick) */
	__asm("CPSID i");	/* disable interrupts*/
 8002bee:	b672      	cpsid	i
    if (G_TASK_SYS_TICK_CNT_INI < g_task_system_tick_cnt)
 8002bf0:	4bb2      	ldr	r3, [pc, #712]	@ (8002ebc <task_system_update+0x2e4>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d006      	beq.n	8002c06 <task_system_update+0x2e>
    {
    	g_task_system_tick_cnt--;
 8002bf8:	4bb0      	ldr	r3, [pc, #704]	@ (8002ebc <task_system_update+0x2e4>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	3b01      	subs	r3, #1
 8002bfe:	4aaf      	ldr	r2, [pc, #700]	@ (8002ebc <task_system_update+0x2e4>)
 8002c00:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8002c02:	2301      	movs	r3, #1
 8002c04:	73fb      	strb	r3, [r7, #15]
    }
    __asm("CPSIE i");	/* enable interrupts*/
 8002c06:	b662      	cpsie	i

    while (b_time_update_required)
 8002c08:	e282      	b.n	8003110 <task_system_update+0x538>
    {
		/* Protect shared resource (g_task_system_tick) */
		__asm("CPSID i");	/* disable interrupts*/
 8002c0a:	b672      	cpsid	i
		if (G_TASK_SYS_TICK_CNT_INI < g_task_system_tick_cnt)
 8002c0c:	4bab      	ldr	r3, [pc, #684]	@ (8002ebc <task_system_update+0x2e4>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d007      	beq.n	8002c24 <task_system_update+0x4c>
		{
			g_task_system_tick_cnt--;
 8002c14:	4ba9      	ldr	r3, [pc, #676]	@ (8002ebc <task_system_update+0x2e4>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	3b01      	subs	r3, #1
 8002c1a:	4aa8      	ldr	r2, [pc, #672]	@ (8002ebc <task_system_update+0x2e4>)
 8002c1c:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	73fb      	strb	r3, [r7, #15]
 8002c22:	e001      	b.n	8002c28 <task_system_update+0x50>
		}
		else
		{
			b_time_update_required = false;
 8002c24:	2300      	movs	r3, #0
 8002c26:	73fb      	strb	r3, [r7, #15]
		}
		__asm("CPSIE i");	/* enable interrupts*/
 8002c28:	b662      	cpsie	i

    	/* Update Task System Data Pointer */
		p_task_system_dta = &task_system_dta;
 8002c2a:	4ba5      	ldr	r3, [pc, #660]	@ (8002ec0 <task_system_update+0x2e8>)
 8002c2c:	60bb      	str	r3, [r7, #8]


		// Si hay algun evento comienzo a ver cual es y dependiendo que evento haya sucedido actuo segun statechart

		if (true == any_event_task_system())
 8002c2e:	f000 fae5 	bl	80031fc <any_event_task_system>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d008      	beq.n	8002c4a <task_system_update+0x72>
		{
			p_task_system_dta->flag = true;
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	721a      	strb	r2, [r3, #8]
			p_task_system_dta->event = get_event_task_system(); //Aca levanto los eventos generados por los sensores
 8002c3e:	f000 fab7 	bl	80031b0 <get_event_task_system>
 8002c42:	4603      	mov	r3, r0
 8002c44:	461a      	mov	r2, r3
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	71da      	strb	r2, [r3, #7]
		}

		if( true == any_value_task_adc())
 8002c4a:	f7ff fa67 	bl	800211c <any_value_task_adc>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d049      	beq.n	8002ce8 <task_system_update+0x110>
		{
				temp_uC_raw  = get_value_task_adc();
 8002c54:	f7ff fa34 	bl	80020c0 <get_value_task_adc>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	4a9a      	ldr	r2, [pc, #616]	@ (8002ec4 <task_system_update+0x2ec>)
 8002c5c:	6013      	str	r3, [r2, #0]
				temp_amb_raw = get_value_task_adc();
 8002c5e:	f7ff fa2f 	bl	80020c0 <get_value_task_adc>
 8002c62:	4603      	mov	r3, r0
 8002c64:	4a98      	ldr	r2, [pc, #608]	@ (8002ec8 <task_system_update+0x2f0>)
 8002c66:	6013      	str	r3, [r2, #0]

				temp_amb = (3.30 * 100 * temp_amb_raw)/(4096);
 8002c68:	4b97      	ldr	r3, [pc, #604]	@ (8002ec8 <task_system_update+0x2f0>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7fd fbb1 	bl	80003d4 <__aeabi_ui2d>
 8002c72:	a38f      	add	r3, pc, #572	@ (adr r3, 8002eb0 <task_system_update+0x2d8>)
 8002c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c78:	f7fd fc26 	bl	80004c8 <__aeabi_dmul>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	460b      	mov	r3, r1
 8002c80:	4610      	mov	r0, r2
 8002c82:	4619      	mov	r1, r3
 8002c84:	f04f 0200 	mov.w	r2, #0
 8002c88:	4b90      	ldr	r3, [pc, #576]	@ (8002ecc <task_system_update+0x2f4>)
 8002c8a:	f7fd fd47 	bl	800071c <__aeabi_ddiv>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	460b      	mov	r3, r1
 8002c92:	4610      	mov	r0, r2
 8002c94:	4619      	mov	r1, r3
 8002c96:	f7fd fe29 	bl	80008ec <__aeabi_d2uiz>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	4a8c      	ldr	r2, [pc, #560]	@ (8002ed0 <task_system_update+0x2f8>)
 8002c9e:	6013      	str	r3, [r2, #0]
				LOGGER_LOG("temp_uC_raw:%lu\r\n",temp_uC_raw);
 8002ca0:	b672      	cpsid	i
 8002ca2:	4b8c      	ldr	r3, [pc, #560]	@ (8002ed4 <task_system_update+0x2fc>)
 8002ca4:	6818      	ldr	r0, [r3, #0]
 8002ca6:	4b87      	ldr	r3, [pc, #540]	@ (8002ec4 <task_system_update+0x2ec>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a8b      	ldr	r2, [pc, #556]	@ (8002ed8 <task_system_update+0x300>)
 8002cac:	213f      	movs	r1, #63	@ 0x3f
 8002cae:	f002 fc01 	bl	80054b4 <sniprintf>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	4a89      	ldr	r2, [pc, #548]	@ (8002edc <task_system_update+0x304>)
 8002cb6:	6013      	str	r3, [r2, #0]
 8002cb8:	4b86      	ldr	r3, [pc, #536]	@ (8002ed4 <task_system_update+0x2fc>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7fe fe55 	bl	800196c <logger_log_print_>
 8002cc2:	b662      	cpsie	i
				LOGGER_LOG("temp_amb_raw:%lu\r\n",temp_amb);
 8002cc4:	b672      	cpsid	i
 8002cc6:	4b83      	ldr	r3, [pc, #524]	@ (8002ed4 <task_system_update+0x2fc>)
 8002cc8:	6818      	ldr	r0, [r3, #0]
 8002cca:	4b81      	ldr	r3, [pc, #516]	@ (8002ed0 <task_system_update+0x2f8>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a84      	ldr	r2, [pc, #528]	@ (8002ee0 <task_system_update+0x308>)
 8002cd0:	213f      	movs	r1, #63	@ 0x3f
 8002cd2:	f002 fbef 	bl	80054b4 <sniprintf>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	4a80      	ldr	r2, [pc, #512]	@ (8002edc <task_system_update+0x304>)
 8002cda:	6013      	str	r3, [r2, #0]
 8002cdc:	4b7d      	ldr	r3, [pc, #500]	@ (8002ed4 <task_system_update+0x2fc>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fe fe43 	bl	800196c <logger_log_print_>
 8002ce6:	b662      	cpsie	i
		}

		switch (p_task_system_dta->state)
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	799b      	ldrb	r3, [r3, #6]
 8002cec:	2b03      	cmp	r3, #3
 8002cee:	f200 8204 	bhi.w	80030fa <task_system_update+0x522>
 8002cf2:	a201      	add	r2, pc, #4	@ (adr r2, 8002cf8 <task_system_update+0x120>)
 8002cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf8:	08002d09 	.word	0x08002d09
 8002cfc:	08002ee5 	.word	0x08002ee5
 8002d00:	08003019 	.word	0x08003019
 8002d04:	08002e3f 	.word	0x08002e3f
		{

			case ST_SYS_XX_IDLE:
			{

				p_task_system_dta->flag = false;
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	721a      	strb	r2, [r3, #8]
				switch(p_task_system_dta->event)
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	79db      	ldrb	r3, [r3, #7]
 8002d12:	3b01      	subs	r3, #1
 8002d14:	2b08      	cmp	r3, #8
 8002d16:	f200 8090 	bhi.w	8002e3a <task_system_update+0x262>
 8002d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8002d20 <task_system_update+0x148>)
 8002d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d20:	08002d75 	.word	0x08002d75
 8002d24:	08002e3b 	.word	0x08002e3b
 8002d28:	08002db9 	.word	0x08002db9
 8002d2c:	08002e3b 	.word	0x08002e3b
 8002d30:	08002e3b 	.word	0x08002e3b
 8002d34:	08002e3b 	.word	0x08002e3b
 8002d38:	08002d45 	.word	0x08002d45
 8002d3c:	08002e3b 	.word	0x08002e3b
 8002d40:	08002e1d 	.word	0x08002e1d
				{
					case EV_SYS_SWITCH_OFF_ACTIVE:
							put_event_task_actuator(EV_LED_XX_ON, ID_LED_SYSCTRL_DIS);
 8002d44:	2103      	movs	r1, #3
 8002d46:	2001      	movs	r0, #1
 8002d48:	f7ff f858 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_SYSCTRL_ACT);
 8002d4c:	2102      	movs	r1, #2
 8002d4e:	2000      	movs	r0, #0
 8002d50:	f7ff f854 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MAX_VEL);
 8002d54:	2100      	movs	r1, #0
 8002d56:	2000      	movs	r0, #0
 8002d58:	f7ff f850 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	2000      	movs	r0, #0
 8002d60:	f7ff f84c 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_BUZZER);
 8002d64:	2104      	movs	r1, #4
 8002d66:	2000      	movs	r0, #0
 8002d68:	f7ff f848 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->state = ST_SYS_XX_OFF;
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	2203      	movs	r2, #3
 8002d70:	719a      	strb	r2, [r3, #6]
					break;
 8002d72:	e063      	b.n	8002e3c <task_system_update+0x264>

					case EV_SYS_BTN_INGRESO_ACTIVE:
						if(p_task_system_dta->tick++ > p_task_system_dta->cantidad_personas)
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	881b      	ldrh	r3, [r3, #0]
 8002d78:	1c5a      	adds	r2, r3, #1
 8002d7a:	b291      	uxth	r1, r2
 8002d7c:	68ba      	ldr	r2, [r7, #8]
 8002d7e:	8011      	strh	r1, [r2, #0]
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	8852      	ldrh	r2, [r2, #2]
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d90b      	bls.n	8002da0 <task_system_update+0x1c8>
						{
							put_event_task_actuator(EV_LED_XX_ON, ID_LED_MIN_VEL);
 8002d88:	2101      	movs	r1, #1
 8002d8a:	2001      	movs	r0, #1
 8002d8c:	f7ff f836 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MAX_VEL);
 8002d90:	2100      	movs	r1, #0
 8002d92:	2000      	movs	r0, #0
 8002d94:	f7ff f832 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	719a      	strb	r2, [r3, #6]
						{
							put_event_task_actuator(EV_LED_XX_ON,ID_LED_MAX_VEL);
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
						}
					break;
 8002d9e:	e04d      	b.n	8002e3c <task_system_update+0x264>
							put_event_task_actuator(EV_LED_XX_ON,ID_LED_MAX_VEL);
 8002da0:	2100      	movs	r1, #0
 8002da2:	2001      	movs	r0, #1
 8002da4:	f7ff f82a 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
 8002da8:	2101      	movs	r1, #1
 8002daa:	2000      	movs	r0, #0
 8002dac:	f7ff f826 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	2201      	movs	r2, #1
 8002db4:	719a      	strb	r2, [r3, #6]
					break;
 8002db6:	e041      	b.n	8002e3c <task_system_update+0x264>

					case EV_SYS_BTN_EGRESO_ACTIVE:
						if(p_task_system_dta->tick == 0)
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	881b      	ldrh	r3, [r3, #0]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10b      	bne.n	8002dd8 <task_system_update+0x200>
						{
							/*Cuando no hay personas en la escalera pongo a titilar a ambos led indicadores de velocidad*/
							put_event_task_actuator(EV_LED_XX_BLINK, ID_LED_MAX_VEL);
 8002dc0:	2100      	movs	r1, #0
 8002dc2:	2002      	movs	r0, #2
 8002dc4:	f7ff f81a 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_BLINK, ID_LED_MIN_VEL);
 8002dc8:	2101      	movs	r1, #1
 8002dca:	2002      	movs	r0, #2
 8002dcc:	f7ff f816 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->state= ST_SYS_XX_STOP;
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	2202      	movs	r2, #2
 8002dd4:	719a      	strb	r2, [r3, #6]
						{
							put_event_task_actuator(EV_LED_XX_ON,ID_LED_MAX_VEL);
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
						}
					break;
 8002dd6:	e031      	b.n	8002e3c <task_system_update+0x264>
						else if(p_task_system_dta->tick-- > p_task_system_dta->cantidad_personas)
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	881b      	ldrh	r3, [r3, #0]
 8002ddc:	1e5a      	subs	r2, r3, #1
 8002dde:	b291      	uxth	r1, r2
 8002de0:	68ba      	ldr	r2, [r7, #8]
 8002de2:	8011      	strh	r1, [r2, #0]
 8002de4:	68ba      	ldr	r2, [r7, #8]
 8002de6:	8852      	ldrh	r2, [r2, #2]
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d90b      	bls.n	8002e04 <task_system_update+0x22c>
							put_event_task_actuator(EV_LED_XX_ON, ID_LED_MIN_VEL);
 8002dec:	2101      	movs	r1, #1
 8002dee:	2001      	movs	r0, #1
 8002df0:	f7ff f804 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MAX_VEL);
 8002df4:	2100      	movs	r1, #0
 8002df6:	2000      	movs	r0, #0
 8002df8:	f7ff f800 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	719a      	strb	r2, [r3, #6]
					break;
 8002e02:	e01b      	b.n	8002e3c <task_system_update+0x264>
							put_event_task_actuator(EV_LED_XX_ON,ID_LED_MAX_VEL);
 8002e04:	2100      	movs	r1, #0
 8002e06:	2001      	movs	r0, #1
 8002e08:	f7fe fff8 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
 8002e0c:	2101      	movs	r1, #1
 8002e0e:	2000      	movs	r0, #0
 8002e10:	f7fe fff4 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	2201      	movs	r2, #1
 8002e18:	719a      	strb	r2, [r3, #6]
					break;
 8002e1a:	e00f      	b.n	8002e3c <task_system_update+0x264>

					case EV_SYS_SWITCH_BIR_ACTIVE:
							/*Cuando no hay personas en la escalera pongo a titilar a ambos led indicadores de velocidad*/
							put_event_task_actuator(EV_LED_XX_BLINK, ID_LED_MAX_VEL);
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	2002      	movs	r0, #2
 8002e20:	f7fe ffec 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_BLINK, ID_LED_MIN_VEL);
 8002e24:	2101      	movs	r1, #1
 8002e26:	2002      	movs	r0, #2
 8002e28:	f7fe ffe8 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->tick=0;
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	801a      	strh	r2, [r3, #0]
							p_task_system_dta->state= ST_SYS_XX_STOP;
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	2202      	movs	r2, #2
 8002e36:	719a      	strb	r2, [r3, #6]
					break;
 8002e38:	e000      	b.n	8002e3c <task_system_update+0x264>

					default: break;
 8002e3a:	bf00      	nop

				} // fin del switch

			} break;
 8002e3c:	e168      	b.n	8003110 <task_system_update+0x538>

			/* CASO SISTEMA APAGADO*/
			case ST_SYS_XX_OFF:
				p_task_system_dta->flag = false;
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	2200      	movs	r2, #0
 8002e42:	721a      	strb	r2, [r3, #8]
				switch(p_task_system_dta->event)
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	79db      	ldrb	r3, [r3, #7]
 8002e48:	2b05      	cmp	r3, #5
 8002e4a:	d018      	beq.n	8002e7e <task_system_update+0x2a6>
 8002e4c:	2b07      	cmp	r3, #7
 8002e4e:	d12d      	bne.n	8002eac <task_system_update+0x2d4>
				{

				case EV_SYS_SWITCH_OFF_ACTIVE:
					put_event_task_actuator(EV_LED_XX_ON, ID_LED_SYSCTRL_DIS);
 8002e50:	2103      	movs	r1, #3
 8002e52:	2001      	movs	r0, #1
 8002e54:	f7fe ffd2 	bl	8001dfc <put_event_task_actuator>
					put_event_task_actuator(EV_LED_XX_OFF, ID_LED_SYSCTRL_ACT);
 8002e58:	2102      	movs	r1, #2
 8002e5a:	2000      	movs	r0, #0
 8002e5c:	f7fe ffce 	bl	8001dfc <put_event_task_actuator>
					put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MAX_VEL);
 8002e60:	2100      	movs	r1, #0
 8002e62:	2000      	movs	r0, #0
 8002e64:	f7fe ffca 	bl	8001dfc <put_event_task_actuator>
					put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
 8002e68:	2101      	movs	r1, #1
 8002e6a:	2000      	movs	r0, #0
 8002e6c:	f7fe ffc6 	bl	8001dfc <put_event_task_actuator>
					put_event_task_actuator(EV_LED_XX_OFF, ID_BUZZER);
 8002e70:	2104      	movs	r1, #4
 8002e72:	2000      	movs	r0, #0
 8002e74:	f7fe ffc2 	bl	8001dfc <put_event_task_actuator>
					p_task_system_dta->state = ST_SYS_XX_OFF;
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	2203      	movs	r2, #3
 8002e7c:	719a      	strb	r2, [r3, #6]

				case EV_SYS_BTN_ON_ACTIVE:
					put_event_task_actuator(EV_LED_XX_BLINK, ID_LED_SYSCTRL_ACT);
 8002e7e:	2102      	movs	r1, #2
 8002e80:	2002      	movs	r0, #2
 8002e82:	f7fe ffbb 	bl	8001dfc <put_event_task_actuator>
					put_event_task_actuator(EV_LED_XX_OFF, ID_LED_SYSCTRL_DIS);
 8002e86:	2103      	movs	r1, #3
 8002e88:	2000      	movs	r0, #0
 8002e8a:	f7fe ffb7 	bl	8001dfc <put_event_task_actuator>
					put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MAX_VEL);
 8002e8e:	2100      	movs	r1, #0
 8002e90:	2000      	movs	r0, #0
 8002e92:	f7fe ffb3 	bl	8001dfc <put_event_task_actuator>
					put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
 8002e96:	2101      	movs	r1, #1
 8002e98:	2000      	movs	r0, #0
 8002e9a:	f7fe ffaf 	bl	8001dfc <put_event_task_actuator>
					put_event_task_actuator(EV_LED_XX_OFF, ID_BUZZER);
 8002e9e:	2104      	movs	r1, #4
 8002ea0:	2000      	movs	r0, #0
 8002ea2:	f7fe ffab 	bl	8001dfc <put_event_task_actuator>
					p_task_system_dta->state = ST_SYS_XX_IDLE;
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	719a      	strb	r2, [r3, #6]

				default:
					break;
 8002eac:	bf00      	nop

				}

			break;
 8002eae:	e12f      	b.n	8003110 <task_system_update+0x538>
 8002eb0:	00000000 	.word	0x00000000
 8002eb4:	4074a000 	.word	0x4074a000
 8002eb8:	2000034c 	.word	0x2000034c
 8002ebc:	20000350 	.word	0x20000350
 8002ec0:	2000002c 	.word	0x2000002c
 8002ec4:	20000358 	.word	0x20000358
 8002ec8:	20000354 	.word	0x20000354
 8002ecc:	40b00000 	.word	0x40b00000
 8002ed0:	2000035c 	.word	0x2000035c
 8002ed4:	080069ac 	.word	0x080069ac
 8002ed8:	08006930 	.word	0x08006930
 8002edc:	200001f8 	.word	0x200001f8
 8002ee0:	08006944 	.word	0x08006944

			/* CASO SISTEMA MODO NORMAL*/
			case ST_SYS_XX_NORMAL:

				p_task_system_dta->flag = false;
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	721a      	strb	r2, [r3, #8]
				switch(p_task_system_dta->event)
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	79db      	ldrb	r3, [r3, #7]
 8002eee:	3b01      	subs	r3, #1
 8002ef0:	2b08      	cmp	r3, #8
 8002ef2:	f200 808f 	bhi.w	8003014 <task_system_update+0x43c>
 8002ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8002efc <task_system_update+0x324>)
 8002ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002efc:	08002f51 	.word	0x08002f51
 8002f00:	08003015 	.word	0x08003015
 8002f04:	08002f95 	.word	0x08002f95
 8002f08:	08003015 	.word	0x08003015
 8002f0c:	08003015 	.word	0x08003015
 8002f10:	08003015 	.word	0x08003015
 8002f14:	08002f21 	.word	0x08002f21
 8002f18:	08003015 	.word	0x08003015
 8002f1c:	08002ff7 	.word	0x08002ff7
				{
					case EV_SYS_SWITCH_OFF_ACTIVE:
						put_event_task_actuator(EV_LED_XX_ON, ID_LED_SYSCTRL_DIS);
 8002f20:	2103      	movs	r1, #3
 8002f22:	2001      	movs	r0, #1
 8002f24:	f7fe ff6a 	bl	8001dfc <put_event_task_actuator>
						put_event_task_actuator(EV_LED_XX_OFF, ID_LED_SYSCTRL_ACT);
 8002f28:	2102      	movs	r1, #2
 8002f2a:	2000      	movs	r0, #0
 8002f2c:	f7fe ff66 	bl	8001dfc <put_event_task_actuator>
						put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MAX_VEL);
 8002f30:	2100      	movs	r1, #0
 8002f32:	2000      	movs	r0, #0
 8002f34:	f7fe ff62 	bl	8001dfc <put_event_task_actuator>
						put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
 8002f38:	2101      	movs	r1, #1
 8002f3a:	2000      	movs	r0, #0
 8002f3c:	f7fe ff5e 	bl	8001dfc <put_event_task_actuator>
						put_event_task_actuator(EV_LED_XX_OFF, ID_BUZZER);
 8002f40:	2104      	movs	r1, #4
 8002f42:	2000      	movs	r0, #0
 8002f44:	f7fe ff5a 	bl	8001dfc <put_event_task_actuator>
						p_task_system_dta->state = ST_SYS_XX_OFF;
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	2203      	movs	r2, #3
 8002f4c:	719a      	strb	r2, [r3, #6]
						break;
 8002f4e:	e062      	b.n	8003016 <task_system_update+0x43e>

					case EV_SYS_BTN_INGRESO_ACTIVE:
						if(p_task_system_dta->tick++ > p_task_system_dta->cantidad_personas)
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	881b      	ldrh	r3, [r3, #0]
 8002f54:	1c5a      	adds	r2, r3, #1
 8002f56:	b291      	uxth	r1, r2
 8002f58:	68ba      	ldr	r2, [r7, #8]
 8002f5a:	8011      	strh	r1, [r2, #0]
 8002f5c:	68ba      	ldr	r2, [r7, #8]
 8002f5e:	8852      	ldrh	r2, [r2, #2]
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d90b      	bls.n	8002f7c <task_system_update+0x3a4>
						{
							put_event_task_actuator(EV_LED_XX_ON, ID_LED_MIN_VEL);
 8002f64:	2101      	movs	r1, #1
 8002f66:	2001      	movs	r0, #1
 8002f68:	f7fe ff48 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MAX_VEL);
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	2000      	movs	r0, #0
 8002f70:	f7fe ff44 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	2201      	movs	r2, #1
 8002f78:	719a      	strb	r2, [r3, #6]
						{
							put_event_task_actuator(EV_LED_XX_ON,ID_LED_MAX_VEL);
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
						}
						break;
 8002f7a:	e04c      	b.n	8003016 <task_system_update+0x43e>
							put_event_task_actuator(EV_LED_XX_ON,ID_LED_MAX_VEL);
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	2001      	movs	r0, #1
 8002f80:	f7fe ff3c 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
 8002f84:	2101      	movs	r1, #1
 8002f86:	2000      	movs	r0, #0
 8002f88:	f7fe ff38 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	719a      	strb	r2, [r3, #6]
						break;
 8002f92:	e040      	b.n	8003016 <task_system_update+0x43e>

					case EV_SYS_BTN_EGRESO_ACTIVE:
						if(p_task_system_dta->tick == 0)
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	881b      	ldrh	r3, [r3, #0]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d10a      	bne.n	8002fb2 <task_system_update+0x3da>
						{
							put_event_task_actuator(EV_LED_XX_BLINK, ID_LED_MAX_VEL);
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	2002      	movs	r0, #2
 8002fa0:	f7fe ff2c 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_BLINK, ID_LED_MIN_VEL);
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	2002      	movs	r0, #2
 8002fa8:	f7fe ff28 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->state= ST_SYS_XX_STOP;
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	2202      	movs	r2, #2
 8002fb0:	719a      	strb	r2, [r3, #6]
						}
						if(p_task_system_dta->tick-- > p_task_system_dta->cantidad_personas)
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	881b      	ldrh	r3, [r3, #0]
 8002fb6:	1e5a      	subs	r2, r3, #1
 8002fb8:	b291      	uxth	r1, r2
 8002fba:	68ba      	ldr	r2, [r7, #8]
 8002fbc:	8011      	strh	r1, [r2, #0]
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	8852      	ldrh	r2, [r2, #2]
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d90b      	bls.n	8002fde <task_system_update+0x406>
						{
							put_event_task_actuator(EV_LED_XX_ON, ID_LED_MIN_VEL);
 8002fc6:	2101      	movs	r1, #1
 8002fc8:	2001      	movs	r0, #1
 8002fca:	f7fe ff17 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MAX_VEL);
 8002fce:	2100      	movs	r1, #0
 8002fd0:	2000      	movs	r0, #0
 8002fd2:	f7fe ff13 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	719a      	strb	r2, [r3, #6]
						{
							put_event_task_actuator(EV_LED_XX_ON,ID_LED_MAX_VEL);
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
						}
						break;
 8002fdc:	e01b      	b.n	8003016 <task_system_update+0x43e>
							put_event_task_actuator(EV_LED_XX_ON,ID_LED_MAX_VEL);
 8002fde:	2100      	movs	r1, #0
 8002fe0:	2001      	movs	r0, #1
 8002fe2:	f7fe ff0b 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	2000      	movs	r0, #0
 8002fea:	f7fe ff07 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	719a      	strb	r2, [r3, #6]
						break;
 8002ff4:	e00f      	b.n	8003016 <task_system_update+0x43e>

					case EV_SYS_SWITCH_BIR_ACTIVE:
						put_event_task_actuator(EV_LED_XX_BLINK, ID_LED_MAX_VEL);
 8002ff6:	2100      	movs	r1, #0
 8002ff8:	2002      	movs	r0, #2
 8002ffa:	f7fe feff 	bl	8001dfc <put_event_task_actuator>
						put_event_task_actuator(EV_LED_XX_BLINK, ID_LED_MIN_VEL);
 8002ffe:	2101      	movs	r1, #1
 8003000:	2002      	movs	r0, #2
 8003002:	f7fe fefb 	bl	8001dfc <put_event_task_actuator>
						p_task_system_dta->tick=0;
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	2200      	movs	r2, #0
 800300a:	801a      	strh	r2, [r3, #0]
						p_task_system_dta->state= ST_SYS_XX_STOP;
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	2202      	movs	r2, #2
 8003010:	719a      	strb	r2, [r3, #6]
						break;
 8003012:	e000      	b.n	8003016 <task_system_update+0x43e>

					default: break;
 8003014:	bf00      	nop
				}
			break;
 8003016:	e07b      	b.n	8003110 <task_system_update+0x538>

			/* CASO SISTEMA EN STOP*/
			case ST_SYS_XX_STOP:

				p_task_system_dta->flag = false;
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	2200      	movs	r2, #0
 800301c:	721a      	strb	r2, [r3, #8]
				switch(p_task_system_dta->event)
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	79db      	ldrb	r3, [r3, #7]
 8003022:	2b01      	cmp	r3, #1
 8003024:	d019      	beq.n	800305a <task_system_update+0x482>
 8003026:	2b07      	cmp	r3, #7
 8003028:	d147      	bne.n	80030ba <task_system_update+0x4e2>
				{
					case EV_SYS_SWITCH_OFF_ACTIVE:
						put_event_task_actuator(EV_LED_XX_ON, ID_LED_SYSCTRL_DIS);
 800302a:	2103      	movs	r1, #3
 800302c:	2001      	movs	r0, #1
 800302e:	f7fe fee5 	bl	8001dfc <put_event_task_actuator>
						put_event_task_actuator(EV_LED_XX_OFF, ID_LED_SYSCTRL_ACT);
 8003032:	2102      	movs	r1, #2
 8003034:	2000      	movs	r0, #0
 8003036:	f7fe fee1 	bl	8001dfc <put_event_task_actuator>
						put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MAX_VEL);
 800303a:	2100      	movs	r1, #0
 800303c:	2000      	movs	r0, #0
 800303e:	f7fe fedd 	bl	8001dfc <put_event_task_actuator>
						put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
 8003042:	2101      	movs	r1, #1
 8003044:	2000      	movs	r0, #0
 8003046:	f7fe fed9 	bl	8001dfc <put_event_task_actuator>
						put_event_task_actuator(EV_LED_XX_OFF, ID_BUZZER);
 800304a:	2104      	movs	r1, #4
 800304c:	2000      	movs	r0, #0
 800304e:	f7fe fed5 	bl	8001dfc <put_event_task_actuator>
						p_task_system_dta->state = ST_SYS_XX_OFF;
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2203      	movs	r2, #3
 8003056:	719a      	strb	r2, [r3, #6]
						break;
 8003058:	e04e      	b.n	80030f8 <task_system_update+0x520>

					case EV_SYS_BTN_INGRESO_ACTIVE:
						if(p_task_system_dta->timer == 0)
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	889b      	ldrh	r3, [r3, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d119      	bne.n	8003096 <task_system_update+0x4be>
						{
							put_event_task_actuator(EV_LED_XX_OFF,ID_BUZZER);
 8003062:	2104      	movs	r1, #4
 8003064:	2000      	movs	r0, #0
 8003066:	f7fe fec9 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_ON, ID_LED_SYSCTRL_ACT);
 800306a:	2102      	movs	r1, #2
 800306c:	2001      	movs	r0, #1
 800306e:	f7fe fec5 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_ON, ID_LED_MAX_VEL);
 8003072:	2100      	movs	r1, #0
 8003074:	2001      	movs	r0, #1
 8003076:	f7fe fec1 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
 800307a:	2101      	movs	r1, #1
 800307c:	2000      	movs	r0, #0
 800307e:	f7fe febd 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->tick++;
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	881b      	ldrh	r3, [r3, #0]
 8003086:	3301      	adds	r3, #1
 8003088:	b29a      	uxth	r2, r3
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	801a      	strh	r2, [r3, #0]
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	2201      	movs	r2, #1
 8003092:	719a      	strb	r2, [r3, #6]
							put_event_task_actuator(EV_LED_XX_ON, ID_LED_MAX_VEL);
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
							p_task_system_dta->tick++;
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
						}
						break;
 8003094:	e030      	b.n	80030f8 <task_system_update+0x520>
							put_event_task_actuator(EV_LED_XX_ON, ID_LED_MAX_VEL);
 8003096:	2100      	movs	r1, #0
 8003098:	2001      	movs	r0, #1
 800309a:	f7fe feaf 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
 800309e:	2101      	movs	r1, #1
 80030a0:	2000      	movs	r0, #0
 80030a2:	f7fe feab 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->tick++;
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	881b      	ldrh	r3, [r3, #0]
 80030aa:	3301      	adds	r3, #1
 80030ac:	b29a      	uxth	r2, r3
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	801a      	strh	r2, [r3, #0]
							p_task_system_dta->state = ST_SYS_XX_NORMAL;
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	2201      	movs	r2, #1
 80030b6:	719a      	strb	r2, [r3, #6]
						break;
 80030b8:	e01e      	b.n	80030f8 <task_system_update+0x520>

					default:
						if(p_task_system_dta->timer == 0)
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	889b      	ldrh	r3, [r3, #4]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d113      	bne.n	80030ea <task_system_update+0x512>
						{
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_SYSCTRL_ACT);
 80030c2:	2102      	movs	r1, #2
 80030c4:	2000      	movs	r0, #0
 80030c6:	f7fe fe99 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MAX_VEL);
 80030ca:	2100      	movs	r1, #0
 80030cc:	2000      	movs	r0, #0
 80030ce:	f7fe fe95 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_OFF, ID_LED_MIN_VEL);
 80030d2:	2101      	movs	r1, #1
 80030d4:	2000      	movs	r0, #0
 80030d6:	f7fe fe91 	bl	8001dfc <put_event_task_actuator>
							put_event_task_actuator(EV_LED_XX_ON, ID_BUZZER);
 80030da:	2104      	movs	r1, #4
 80030dc:	2001      	movs	r0, #1
 80030de:	f7fe fe8d 	bl	8001dfc <put_event_task_actuator>
							p_task_system_dta->state = ST_SYS_XX_STOP;
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	2202      	movs	r2, #2
 80030e6:	719a      	strb	r2, [r3, #6]
						}
						else
						{
							p_task_system_dta->timer--;
						}
						break;
 80030e8:	e005      	b.n	80030f6 <task_system_update+0x51e>
							p_task_system_dta->timer--;
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	889b      	ldrh	r3, [r3, #4]
 80030ee:	3b01      	subs	r3, #1
 80030f0:	b29a      	uxth	r2, r3
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	809a      	strh	r2, [r3, #4]
						break;
 80030f6:	bf00      	nop
				}

			break; // Fin case ST_SYS_XX_STOP:
 80030f8:	e00a      	b.n	8003110 <task_system_update+0x538>

		default:
			if(p_task_system_dta->event == EV_SYS_BTN_ON_IDLE)
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	79db      	ldrb	r3, [r3, #7]
 80030fe:	2b04      	cmp	r3, #4
 8003100:	d106      	bne.n	8003110 <task_system_update+0x538>
			{
				put_event_task_actuator(EV_LED_XX_PULSE, ID_LED_SYSCTRL_ACT);
 8003102:	2102      	movs	r1, #2
 8003104:	2003      	movs	r0, #3
 8003106:	f7fe fe79 	bl	8001dfc <put_event_task_actuator>
				p_task_system_dta->state = ST_SYS_XX_IDLE;
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	2200      	movs	r2, #0
 800310e:	719a      	strb	r2, [r3, #6]
    while (b_time_update_required)
 8003110:	7bfb      	ldrb	r3, [r7, #15]
 8003112:	2b00      	cmp	r3, #0
 8003114:	f47f ad79 	bne.w	8002c0a <task_system_update+0x32>
				/*Mientras el sistema este en reposo estoy dentro del modo setup y el
				 led de sistema activo emite luz en forma de pulsos*/
			}
		}
	}
}
 8003118:	bf00      	nop
 800311a:	bf00      	nop
 800311c:	3710      	adds	r7, #16
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop

08003124 <init_queue_event_task_system>:

/********************** external data declaration ****************************/

/********************** external functions definition ************************/
void init_queue_event_task_system(void)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
	uint32_t i;

	queue_task_sys.head = 0;
 800312a:	4b0f      	ldr	r3, [pc, #60]	@ (8003168 <init_queue_event_task_system+0x44>)
 800312c:	2200      	movs	r2, #0
 800312e:	601a      	str	r2, [r3, #0]
	queue_task_sys.tail = 0;
 8003130:	4b0d      	ldr	r3, [pc, #52]	@ (8003168 <init_queue_event_task_system+0x44>)
 8003132:	2200      	movs	r2, #0
 8003134:	605a      	str	r2, [r3, #4]
	queue_task_sys.count = 0;
 8003136:	4b0c      	ldr	r3, [pc, #48]	@ (8003168 <init_queue_event_task_system+0x44>)
 8003138:	2200      	movs	r2, #0
 800313a:	609a      	str	r2, [r3, #8]

	for (i = 0; i < MAX_EVENTS; i++)
 800313c:	2300      	movs	r3, #0
 800313e:	607b      	str	r3, [r7, #4]
 8003140:	e008      	b.n	8003154 <init_queue_event_task_system+0x30>
		queue_task_sys.queue[i] = EVENT_UNDEFINED;
 8003142:	4a09      	ldr	r2, [pc, #36]	@ (8003168 <init_queue_event_task_system+0x44>)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4413      	add	r3, r2
 8003148:	330c      	adds	r3, #12
 800314a:	22ff      	movs	r2, #255	@ 0xff
 800314c:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < MAX_EVENTS; i++)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	3301      	adds	r3, #1
 8003152:	607b      	str	r3, [r7, #4]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2b1d      	cmp	r3, #29
 8003158:	d9f3      	bls.n	8003142 <init_queue_event_task_system+0x1e>
}
 800315a:	bf00      	nop
 800315c:	bf00      	nop
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	bc80      	pop	{r7}
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	20000364 	.word	0x20000364

0800316c <put_event_task_system>:

void put_event_task_system(task_system_ev_t event)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	71fb      	strb	r3, [r7, #7]
	queue_task_sys.count++;
 8003176:	4b0d      	ldr	r3, [pc, #52]	@ (80031ac <put_event_task_system+0x40>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	3301      	adds	r3, #1
 800317c:	4a0b      	ldr	r2, [pc, #44]	@ (80031ac <put_event_task_system+0x40>)
 800317e:	6093      	str	r3, [r2, #8]
	queue_task_sys.queue[queue_task_sys.head++] = event;
 8003180:	4b0a      	ldr	r3, [pc, #40]	@ (80031ac <put_event_task_system+0x40>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	1c5a      	adds	r2, r3, #1
 8003186:	4909      	ldr	r1, [pc, #36]	@ (80031ac <put_event_task_system+0x40>)
 8003188:	600a      	str	r2, [r1, #0]
 800318a:	4a08      	ldr	r2, [pc, #32]	@ (80031ac <put_event_task_system+0x40>)
 800318c:	4413      	add	r3, r2
 800318e:	79fa      	ldrb	r2, [r7, #7]
 8003190:	731a      	strb	r2, [r3, #12]

	if (MAX_EVENTS == queue_task_sys.head)
 8003192:	4b06      	ldr	r3, [pc, #24]	@ (80031ac <put_event_task_system+0x40>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2b1e      	cmp	r3, #30
 8003198:	d102      	bne.n	80031a0 <put_event_task_system+0x34>
		queue_task_sys.head = 0;
 800319a:	4b04      	ldr	r3, [pc, #16]	@ (80031ac <put_event_task_system+0x40>)
 800319c:	2200      	movs	r2, #0
 800319e:	601a      	str	r2, [r3, #0]
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bc80      	pop	{r7}
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	20000364 	.word	0x20000364

080031b0 <get_event_task_system>:

task_system_ev_t get_event_task_system(void)

{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
	task_system_ev_t event;

	queue_task_sys.count--;
 80031b6:	4b10      	ldr	r3, [pc, #64]	@ (80031f8 <get_event_task_system+0x48>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	3b01      	subs	r3, #1
 80031bc:	4a0e      	ldr	r2, [pc, #56]	@ (80031f8 <get_event_task_system+0x48>)
 80031be:	6093      	str	r3, [r2, #8]
	event = queue_task_sys.queue[queue_task_sys.tail];
 80031c0:	4b0d      	ldr	r3, [pc, #52]	@ (80031f8 <get_event_task_system+0x48>)
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	4a0c      	ldr	r2, [pc, #48]	@ (80031f8 <get_event_task_system+0x48>)
 80031c6:	4413      	add	r3, r2
 80031c8:	7b1b      	ldrb	r3, [r3, #12]
 80031ca:	71fb      	strb	r3, [r7, #7]
	queue_task_sys.queue[queue_task_sys.tail++] = EVENT_UNDEFINED;
 80031cc:	4b0a      	ldr	r3, [pc, #40]	@ (80031f8 <get_event_task_system+0x48>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	1c5a      	adds	r2, r3, #1
 80031d2:	4909      	ldr	r1, [pc, #36]	@ (80031f8 <get_event_task_system+0x48>)
 80031d4:	604a      	str	r2, [r1, #4]
 80031d6:	4a08      	ldr	r2, [pc, #32]	@ (80031f8 <get_event_task_system+0x48>)
 80031d8:	4413      	add	r3, r2
 80031da:	22ff      	movs	r2, #255	@ 0xff
 80031dc:	731a      	strb	r2, [r3, #12]

	if (MAX_EVENTS == queue_task_sys.tail)
 80031de:	4b06      	ldr	r3, [pc, #24]	@ (80031f8 <get_event_task_system+0x48>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	2b1e      	cmp	r3, #30
 80031e4:	d102      	bne.n	80031ec <get_event_task_system+0x3c>
		queue_task_sys.tail = 0;
 80031e6:	4b04      	ldr	r3, [pc, #16]	@ (80031f8 <get_event_task_system+0x48>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	605a      	str	r2, [r3, #4]

	return event;
 80031ec:	79fb      	ldrb	r3, [r7, #7]
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bc80      	pop	{r7}
 80031f6:	4770      	bx	lr
 80031f8:	20000364 	.word	0x20000364

080031fc <any_event_task_system>:
	tail: apunta a la posición del próximo evento a extraer.
 Si ambos índices son iguales, significa que la cola está vacía (return false).
 Si son diferentes, hay al menos un evento pendiente en la cola (return true).*/

bool any_event_task_system(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  return (queue_task_sys.head != queue_task_sys.tail);
 8003200:	4b06      	ldr	r3, [pc, #24]	@ (800321c <any_event_task_system+0x20>)
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	4b05      	ldr	r3, [pc, #20]	@ (800321c <any_event_task_system+0x20>)
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	429a      	cmp	r2, r3
 800320a:	bf14      	ite	ne
 800320c:	2301      	movne	r3, #1
 800320e:	2300      	moveq	r3, #0
 8003210:	b2db      	uxtb	r3, r3
}
 8003212:	4618      	mov	r0, r3
 8003214:	46bd      	mov	sp, r7
 8003216:	bc80      	pop	{r7}
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	20000364 	.word	0x20000364

08003220 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003220:	f7fd ff10 	bl	8001044 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003224:	480b      	ldr	r0, [pc, #44]	@ (8003254 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003226:	490c      	ldr	r1, [pc, #48]	@ (8003258 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003228:	4a0c      	ldr	r2, [pc, #48]	@ (800325c <LoopFillZerobss+0x16>)
  movs r3, #0
 800322a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800322c:	e002      	b.n	8003234 <LoopCopyDataInit>

0800322e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800322e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003232:	3304      	adds	r3, #4

08003234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003238:	d3f9      	bcc.n	800322e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800323a:	4a09      	ldr	r2, [pc, #36]	@ (8003260 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800323c:	4c09      	ldr	r4, [pc, #36]	@ (8003264 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800323e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003240:	e001      	b.n	8003246 <LoopFillZerobss>

08003242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003244:	3204      	adds	r2, #4

08003246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003248:	d3fb      	bcc.n	8003242 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800324a:	f002 f9ff 	bl	800564c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800324e:	f7fd fb6d 	bl	800092c <main>
  bx lr
 8003252:	4770      	bx	lr
  ldr r0, =_sdata
 8003254:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003258:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 800325c:	08006af0 	.word	0x08006af0
  ldr r2, =_sbss
 8003260:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8003264:	200004e0 	.word	0x200004e0

08003268 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003268:	e7fe      	b.n	8003268 <CAN1_RX1_IRQHandler>
	...

0800326c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003270:	4b08      	ldr	r3, [pc, #32]	@ (8003294 <HAL_Init+0x28>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a07      	ldr	r2, [pc, #28]	@ (8003294 <HAL_Init+0x28>)
 8003276:	f043 0310 	orr.w	r3, r3, #16
 800327a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800327c:	2003      	movs	r0, #3
 800327e:	f000 fdd9 	bl	8003e34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003282:	2000      	movs	r0, #0
 8003284:	f000 f808 	bl	8003298 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003288:	f7fd fd0c 	bl	8000ca4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800328c:	2300      	movs	r3, #0
}
 800328e:	4618      	mov	r0, r3
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	40022000 	.word	0x40022000

08003298 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032a0:	4b12      	ldr	r3, [pc, #72]	@ (80032ec <HAL_InitTick+0x54>)
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	4b12      	ldr	r3, [pc, #72]	@ (80032f0 <HAL_InitTick+0x58>)
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	4619      	mov	r1, r3
 80032aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80032b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b6:	4618      	mov	r0, r3
 80032b8:	f000 fdf1 	bl	8003e9e <HAL_SYSTICK_Config>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e00e      	b.n	80032e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2b0f      	cmp	r3, #15
 80032ca:	d80a      	bhi.n	80032e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032cc:	2200      	movs	r2, #0
 80032ce:	6879      	ldr	r1, [r7, #4]
 80032d0:	f04f 30ff 	mov.w	r0, #4294967295
 80032d4:	f000 fdb9 	bl	8003e4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032d8:	4a06      	ldr	r2, [pc, #24]	@ (80032f4 <HAL_InitTick+0x5c>)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032de:	2300      	movs	r3, #0
 80032e0:	e000      	b.n	80032e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3708      	adds	r7, #8
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	20000000 	.word	0x20000000
 80032f0:	20000044 	.word	0x20000044
 80032f4:	20000040 	.word	0x20000040

080032f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032fc:	4b05      	ldr	r3, [pc, #20]	@ (8003314 <HAL_IncTick+0x1c>)
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	461a      	mov	r2, r3
 8003302:	4b05      	ldr	r3, [pc, #20]	@ (8003318 <HAL_IncTick+0x20>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4413      	add	r3, r2
 8003308:	4a03      	ldr	r2, [pc, #12]	@ (8003318 <HAL_IncTick+0x20>)
 800330a:	6013      	str	r3, [r2, #0]
}
 800330c:	bf00      	nop
 800330e:	46bd      	mov	sp, r7
 8003310:	bc80      	pop	{r7}
 8003312:	4770      	bx	lr
 8003314:	20000044 	.word	0x20000044
 8003318:	20000390 	.word	0x20000390

0800331c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  return uwTick;
 8003320:	4b02      	ldr	r3, [pc, #8]	@ (800332c <HAL_GetTick+0x10>)
 8003322:	681b      	ldr	r3, [r3, #0]
}
 8003324:	4618      	mov	r0, r3
 8003326:	46bd      	mov	sp, r7
 8003328:	bc80      	pop	{r7}
 800332a:	4770      	bx	lr
 800332c:	20000390 	.word	0x20000390

08003330 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003338:	f7ff fff0 	bl	800331c <HAL_GetTick>
 800333c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003348:	d005      	beq.n	8003356 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800334a:	4b0a      	ldr	r3, [pc, #40]	@ (8003374 <HAL_Delay+0x44>)
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	461a      	mov	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	4413      	add	r3, r2
 8003354:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003356:	bf00      	nop
 8003358:	f7ff ffe0 	bl	800331c <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	68fa      	ldr	r2, [r7, #12]
 8003364:	429a      	cmp	r2, r3
 8003366:	d8f7      	bhi.n	8003358 <HAL_Delay+0x28>
  {
  }
}
 8003368:	bf00      	nop
 800336a:	bf00      	nop
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	20000044 	.word	0x20000044

08003378 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b086      	sub	sp, #24
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003380:	2300      	movs	r3, #0
 8003382:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003384:	2300      	movs	r3, #0
 8003386:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003388:	2300      	movs	r3, #0
 800338a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800338c:	2300      	movs	r3, #0
 800338e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e0be      	b.n	8003518 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d109      	bne.n	80033bc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f7fd fca6 	bl	8000d08 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 fbbd 	bl	8003b3c <ADC_ConversionStop_Disable>
 80033c2:	4603      	mov	r3, r0
 80033c4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ca:	f003 0310 	and.w	r3, r3, #16
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	f040 8099 	bne.w	8003506 <HAL_ADC_Init+0x18e>
 80033d4:	7dfb      	ldrb	r3, [r7, #23]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	f040 8095 	bne.w	8003506 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80033e4:	f023 0302 	bic.w	r3, r3, #2
 80033e8:	f043 0202 	orr.w	r2, r3, #2
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80033f8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	7b1b      	ldrb	r3, [r3, #12]
 80033fe:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003400:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003402:	68ba      	ldr	r2, [r7, #8]
 8003404:	4313      	orrs	r3, r2
 8003406:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003410:	d003      	beq.n	800341a <HAL_ADC_Init+0xa2>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d102      	bne.n	8003420 <HAL_ADC_Init+0xa8>
 800341a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800341e:	e000      	b.n	8003422 <HAL_ADC_Init+0xaa>
 8003420:	2300      	movs	r3, #0
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	4313      	orrs	r3, r2
 8003426:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	7d1b      	ldrb	r3, [r3, #20]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d119      	bne.n	8003464 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	7b1b      	ldrb	r3, [r3, #12]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d109      	bne.n	800344c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	699b      	ldr	r3, [r3, #24]
 800343c:	3b01      	subs	r3, #1
 800343e:	035a      	lsls	r2, r3, #13
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	4313      	orrs	r3, r2
 8003444:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003448:	613b      	str	r3, [r7, #16]
 800344a:	e00b      	b.n	8003464 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003450:	f043 0220 	orr.w	r2, r3, #32
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800345c:	f043 0201 	orr.w	r2, r3, #1
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	693a      	ldr	r2, [r7, #16]
 8003474:	430a      	orrs	r2, r1
 8003476:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	689a      	ldr	r2, [r3, #8]
 800347e:	4b28      	ldr	r3, [pc, #160]	@ (8003520 <HAL_ADC_Init+0x1a8>)
 8003480:	4013      	ands	r3, r2
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	6812      	ldr	r2, [r2, #0]
 8003486:	68b9      	ldr	r1, [r7, #8]
 8003488:	430b      	orrs	r3, r1
 800348a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003494:	d003      	beq.n	800349e <HAL_ADC_Init+0x126>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	2b01      	cmp	r3, #1
 800349c:	d104      	bne.n	80034a8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	691b      	ldr	r3, [r3, #16]
 80034a2:	3b01      	subs	r3, #1
 80034a4:	051b      	lsls	r3, r3, #20
 80034a6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ae:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68fa      	ldr	r2, [r7, #12]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689a      	ldr	r2, [r3, #8]
 80034c2:	4b18      	ldr	r3, [pc, #96]	@ (8003524 <HAL_ADC_Init+0x1ac>)
 80034c4:	4013      	ands	r3, r2
 80034c6:	68ba      	ldr	r2, [r7, #8]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d10b      	bne.n	80034e4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d6:	f023 0303 	bic.w	r3, r3, #3
 80034da:	f043 0201 	orr.w	r2, r3, #1
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80034e2:	e018      	b.n	8003516 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e8:	f023 0312 	bic.w	r3, r3, #18
 80034ec:	f043 0210 	orr.w	r2, r3, #16
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f8:	f043 0201 	orr.w	r2, r3, #1
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003504:	e007      	b.n	8003516 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800350a:	f043 0210 	orr.w	r2, r3, #16
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003516:	7dfb      	ldrb	r3, [r7, #23]
}
 8003518:	4618      	mov	r0, r3
 800351a:	3718      	adds	r7, #24
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	ffe1f7fd 	.word	0xffe1f7fd
 8003524:	ff1f0efe 	.word	0xff1f0efe

08003528 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003534:	2300      	movs	r3, #0
 8003536:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a64      	ldr	r2, [pc, #400]	@ (80036d0 <HAL_ADC_Start_DMA+0x1a8>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d004      	beq.n	800354c <HAL_ADC_Start_DMA+0x24>
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a63      	ldr	r2, [pc, #396]	@ (80036d4 <HAL_ADC_Start_DMA+0x1ac>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d106      	bne.n	800355a <HAL_ADC_Start_DMA+0x32>
 800354c:	4b60      	ldr	r3, [pc, #384]	@ (80036d0 <HAL_ADC_Start_DMA+0x1a8>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003554:	2b00      	cmp	r3, #0
 8003556:	f040 80b3 	bne.w	80036c0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003560:	2b01      	cmp	r3, #1
 8003562:	d101      	bne.n	8003568 <HAL_ADC_Start_DMA+0x40>
 8003564:	2302      	movs	r3, #2
 8003566:	e0ae      	b.n	80036c6 <HAL_ADC_Start_DMA+0x19e>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f000 fa89 	bl	8003a88 <ADC_Enable>
 8003576:	4603      	mov	r3, r0
 8003578:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800357a:	7dfb      	ldrb	r3, [r7, #23]
 800357c:	2b00      	cmp	r3, #0
 800357e:	f040 809a 	bne.w	80036b6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003586:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800358a:	f023 0301 	bic.w	r3, r3, #1
 800358e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a4e      	ldr	r2, [pc, #312]	@ (80036d4 <HAL_ADC_Start_DMA+0x1ac>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d105      	bne.n	80035ac <HAL_ADC_Start_DMA+0x84>
 80035a0:	4b4b      	ldr	r3, [pc, #300]	@ (80036d0 <HAL_ADC_Start_DMA+0x1a8>)
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d115      	bne.n	80035d8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d026      	beq.n	8003614 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80035ce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80035d6:	e01d      	b.n	8003614 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035dc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a39      	ldr	r2, [pc, #228]	@ (80036d0 <HAL_ADC_Start_DMA+0x1a8>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d004      	beq.n	80035f8 <HAL_ADC_Start_DMA+0xd0>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a38      	ldr	r2, [pc, #224]	@ (80036d4 <HAL_ADC_Start_DMA+0x1ac>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d10d      	bne.n	8003614 <HAL_ADC_Start_DMA+0xec>
 80035f8:	4b35      	ldr	r3, [pc, #212]	@ (80036d0 <HAL_ADC_Start_DMA+0x1a8>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003600:	2b00      	cmp	r3, #0
 8003602:	d007      	beq.n	8003614 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003608:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800360c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003618:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d006      	beq.n	800362e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003624:	f023 0206 	bic.w	r2, r3, #6
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800362c:	e002      	b.n	8003634 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6a1b      	ldr	r3, [r3, #32]
 8003640:	4a25      	ldr	r2, [pc, #148]	@ (80036d8 <HAL_ADC_Start_DMA+0x1b0>)
 8003642:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	4a24      	ldr	r2, [pc, #144]	@ (80036dc <HAL_ADC_Start_DMA+0x1b4>)
 800364a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6a1b      	ldr	r3, [r3, #32]
 8003650:	4a23      	ldr	r2, [pc, #140]	@ (80036e0 <HAL_ADC_Start_DMA+0x1b8>)
 8003652:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f06f 0202 	mvn.w	r2, #2
 800365c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800366c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6a18      	ldr	r0, [r3, #32]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	334c      	adds	r3, #76	@ 0x4c
 8003678:	4619      	mov	r1, r3
 800367a:	68ba      	ldr	r2, [r7, #8]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f000 fc7b 	bl	8003f78 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800368c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003690:	d108      	bne.n	80036a4 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80036a0:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80036a2:	e00f      	b.n	80036c4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689a      	ldr	r2, [r3, #8]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80036b2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80036b4:	e006      	b.n	80036c4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 80036be:	e001      	b.n	80036c4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80036c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	40012400 	.word	0x40012400
 80036d4:	40012800 	.word	0x40012800
 80036d8:	08003bbf 	.word	0x08003bbf
 80036dc:	08003c3b 	.word	0x08003c3b
 80036e0:	08003c57 	.word	0x08003c57

080036e4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	f003 0320 	and.w	r3, r3, #32
 8003702:	2b00      	cmp	r3, #0
 8003704:	d03e      	beq.n	8003784 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f003 0302 	and.w	r3, r3, #2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d039      	beq.n	8003784 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003714:	f003 0310 	and.w	r3, r3, #16
 8003718:	2b00      	cmp	r3, #0
 800371a:	d105      	bne.n	8003728 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003720:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003732:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003736:	d11d      	bne.n	8003774 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800373c:	2b00      	cmp	r3, #0
 800373e:	d119      	bne.n	8003774 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	685a      	ldr	r2, [r3, #4]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f022 0220 	bic.w	r2, r2, #32
 800374e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003754:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003760:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d105      	bne.n	8003774 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800376c:	f043 0201 	orr.w	r2, r3, #1
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7fe fc3f 	bl	8001ff8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f06f 0212 	mvn.w	r2, #18
 8003782:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800378a:	2b00      	cmp	r3, #0
 800378c:	d04d      	beq.n	800382a <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f003 0304 	and.w	r3, r3, #4
 8003794:	2b00      	cmp	r3, #0
 8003796:	d048      	beq.n	800382a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800379c:	f003 0310 	and.w	r3, r3, #16
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d105      	bne.n	80037b0 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037a8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80037ba:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80037be:	d012      	beq.n	80037e6 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d125      	bne.n	800381a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80037d8:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80037dc:	d11d      	bne.n	800381a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d119      	bne.n	800381a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	685a      	ldr	r2, [r3, #4]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80037f4:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800380a:	2b00      	cmp	r3, #0
 800380c:	d105      	bne.n	800381a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003812:	f043 0201 	orr.w	r2, r3, #1
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f000 fa35 	bl	8003c8a <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f06f 020c 	mvn.w	r2, #12
 8003828:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003830:	2b00      	cmp	r3, #0
 8003832:	d012      	beq.n	800385a <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00d      	beq.n	800385a <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003842:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f812 	bl	8003874 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f06f 0201 	mvn.w	r2, #1
 8003858:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800385a:	bf00      	nop
 800385c:	3710      	adds	r7, #16
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}

08003862 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003862:	b480      	push	{r7}
 8003864:	b083      	sub	sp, #12
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800386a:	bf00      	nop
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	bc80      	pop	{r7}
 8003872:	4770      	bx	lr

08003874 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800387c:	bf00      	nop
 800387e:	370c      	adds	r7, #12
 8003880:	46bd      	mov	sp, r7
 8003882:	bc80      	pop	{r7}
 8003884:	4770      	bx	lr

08003886 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003886:	b480      	push	{r7}
 8003888:	b083      	sub	sp, #12
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800388e:	bf00      	nop
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	bc80      	pop	{r7}
 8003896:	4770      	bx	lr

08003898 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038a2:	2300      	movs	r3, #0
 80038a4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80038a6:	2300      	movs	r3, #0
 80038a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d101      	bne.n	80038b8 <HAL_ADC_ConfigChannel+0x20>
 80038b4:	2302      	movs	r3, #2
 80038b6:	e0dc      	b.n	8003a72 <HAL_ADC_ConfigChannel+0x1da>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2201      	movs	r2, #1
 80038bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	2b06      	cmp	r3, #6
 80038c6:	d81c      	bhi.n	8003902 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	4613      	mov	r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	4413      	add	r3, r2
 80038d8:	3b05      	subs	r3, #5
 80038da:	221f      	movs	r2, #31
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	43db      	mvns	r3, r3
 80038e2:	4019      	ands	r1, r3
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	6818      	ldr	r0, [r3, #0]
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685a      	ldr	r2, [r3, #4]
 80038ec:	4613      	mov	r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	3b05      	subs	r3, #5
 80038f4:	fa00 f203 	lsl.w	r2, r0, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	430a      	orrs	r2, r1
 80038fe:	635a      	str	r2, [r3, #52]	@ 0x34
 8003900:	e03c      	b.n	800397c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	2b0c      	cmp	r3, #12
 8003908:	d81c      	bhi.n	8003944 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	685a      	ldr	r2, [r3, #4]
 8003914:	4613      	mov	r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	4413      	add	r3, r2
 800391a:	3b23      	subs	r3, #35	@ 0x23
 800391c:	221f      	movs	r2, #31
 800391e:	fa02 f303 	lsl.w	r3, r2, r3
 8003922:	43db      	mvns	r3, r3
 8003924:	4019      	ands	r1, r3
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	6818      	ldr	r0, [r3, #0]
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	4613      	mov	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4413      	add	r3, r2
 8003934:	3b23      	subs	r3, #35	@ 0x23
 8003936:	fa00 f203 	lsl.w	r2, r0, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	430a      	orrs	r2, r1
 8003940:	631a      	str	r2, [r3, #48]	@ 0x30
 8003942:	e01b      	b.n	800397c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685a      	ldr	r2, [r3, #4]
 800394e:	4613      	mov	r3, r2
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	4413      	add	r3, r2
 8003954:	3b41      	subs	r3, #65	@ 0x41
 8003956:	221f      	movs	r2, #31
 8003958:	fa02 f303 	lsl.w	r3, r2, r3
 800395c:	43db      	mvns	r3, r3
 800395e:	4019      	ands	r1, r3
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	6818      	ldr	r0, [r3, #0]
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685a      	ldr	r2, [r3, #4]
 8003968:	4613      	mov	r3, r2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	4413      	add	r3, r2
 800396e:	3b41      	subs	r3, #65	@ 0x41
 8003970:	fa00 f203 	lsl.w	r2, r0, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	430a      	orrs	r2, r1
 800397a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2b09      	cmp	r3, #9
 8003982:	d91c      	bls.n	80039be <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	68d9      	ldr	r1, [r3, #12]
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	4613      	mov	r3, r2
 8003990:	005b      	lsls	r3, r3, #1
 8003992:	4413      	add	r3, r2
 8003994:	3b1e      	subs	r3, #30
 8003996:	2207      	movs	r2, #7
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	43db      	mvns	r3, r3
 800399e:	4019      	ands	r1, r3
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	6898      	ldr	r0, [r3, #8]
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	4613      	mov	r3, r2
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	4413      	add	r3, r2
 80039ae:	3b1e      	subs	r3, #30
 80039b0:	fa00 f203 	lsl.w	r2, r0, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	60da      	str	r2, [r3, #12]
 80039bc:	e019      	b.n	80039f2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	6919      	ldr	r1, [r3, #16]
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	4613      	mov	r3, r2
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	4413      	add	r3, r2
 80039ce:	2207      	movs	r2, #7
 80039d0:	fa02 f303 	lsl.w	r3, r2, r3
 80039d4:	43db      	mvns	r3, r3
 80039d6:	4019      	ands	r1, r3
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	6898      	ldr	r0, [r3, #8]
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	4613      	mov	r3, r2
 80039e2:	005b      	lsls	r3, r3, #1
 80039e4:	4413      	add	r3, r2
 80039e6:	fa00 f203 	lsl.w	r2, r0, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2b10      	cmp	r3, #16
 80039f8:	d003      	beq.n	8003a02 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80039fe:	2b11      	cmp	r3, #17
 8003a00:	d132      	bne.n	8003a68 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a1d      	ldr	r2, [pc, #116]	@ (8003a7c <HAL_ADC_ConfigChannel+0x1e4>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d125      	bne.n	8003a58 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d126      	bne.n	8003a68 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	689a      	ldr	r2, [r3, #8]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003a28:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2b10      	cmp	r3, #16
 8003a30:	d11a      	bne.n	8003a68 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a32:	4b13      	ldr	r3, [pc, #76]	@ (8003a80 <HAL_ADC_ConfigChannel+0x1e8>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a13      	ldr	r2, [pc, #76]	@ (8003a84 <HAL_ADC_ConfigChannel+0x1ec>)
 8003a38:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3c:	0c9a      	lsrs	r2, r3, #18
 8003a3e:	4613      	mov	r3, r2
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	4413      	add	r3, r2
 8003a44:	005b      	lsls	r3, r3, #1
 8003a46:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a48:	e002      	b.n	8003a50 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	3b01      	subs	r3, #1
 8003a4e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1f9      	bne.n	8003a4a <HAL_ADC_ConfigChannel+0x1b2>
 8003a56:	e007      	b.n	8003a68 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a5c:	f043 0220 	orr.w	r2, r3, #32
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3714      	adds	r7, #20
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bc80      	pop	{r7}
 8003a7a:	4770      	bx	lr
 8003a7c:	40012400 	.word	0x40012400
 8003a80:	20000000 	.word	0x20000000
 8003a84:	431bde83 	.word	0x431bde83

08003a88 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a90:	2300      	movs	r3, #0
 8003a92:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d040      	beq.n	8003b28 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	689a      	ldr	r2, [r3, #8]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f042 0201 	orr.w	r2, r2, #1
 8003ab4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003ab6:	4b1f      	ldr	r3, [pc, #124]	@ (8003b34 <ADC_Enable+0xac>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a1f      	ldr	r2, [pc, #124]	@ (8003b38 <ADC_Enable+0xb0>)
 8003abc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac0:	0c9b      	lsrs	r3, r3, #18
 8003ac2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003ac4:	e002      	b.n	8003acc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1f9      	bne.n	8003ac6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ad2:	f7ff fc23 	bl	800331c <HAL_GetTick>
 8003ad6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003ad8:	e01f      	b.n	8003b1a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003ada:	f7ff fc1f 	bl	800331c <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d918      	bls.n	8003b1a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d011      	beq.n	8003b1a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003afa:	f043 0210 	orr.w	r2, r3, #16
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b06:	f043 0201 	orr.w	r2, r3, #1
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e007      	b.n	8003b2a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f003 0301 	and.w	r3, r3, #1
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d1d8      	bne.n	8003ada <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3710      	adds	r7, #16
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	20000000 	.word	0x20000000
 8003b38:	431bde83 	.word	0x431bde83

08003b3c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d12e      	bne.n	8003bb4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	689a      	ldr	r2, [r3, #8]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f022 0201 	bic.w	r2, r2, #1
 8003b64:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b66:	f7ff fbd9 	bl	800331c <HAL_GetTick>
 8003b6a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003b6c:	e01b      	b.n	8003ba6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b6e:	f7ff fbd5 	bl	800331c <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d914      	bls.n	8003ba6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	f003 0301 	and.w	r3, r3, #1
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d10d      	bne.n	8003ba6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b8e:	f043 0210 	orr.w	r2, r3, #16
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b9a:	f043 0201 	orr.w	r2, r3, #1
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e007      	b.n	8003bb6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f003 0301 	and.w	r3, r3, #1
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d0dc      	beq.n	8003b6e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b084      	sub	sp, #16
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bca:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bd0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d127      	bne.n	8003c28 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bdc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003bee:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003bf2:	d115      	bne.n	8003c20 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d111      	bne.n	8003c20 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d105      	bne.n	8003c20 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c18:	f043 0201 	orr.w	r2, r3, #1
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f7fe f9e9 	bl	8001ff8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003c26:	e004      	b.n	8003c32 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6a1b      	ldr	r3, [r3, #32]
 8003c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	4798      	blx	r3
}
 8003c32:	bf00      	nop
 8003c34:	3710      	adds	r7, #16
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003c3a:	b580      	push	{r7, lr}
 8003c3c:	b084      	sub	sp, #16
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c46:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003c48:	68f8      	ldr	r0, [r7, #12]
 8003c4a:	f7ff fe0a 	bl	8003862 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c4e:	bf00      	nop
 8003c50:	3710      	adds	r7, #16
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}

08003c56 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b084      	sub	sp, #16
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c62:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c68:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c74:	f043 0204 	orr.w	r2, r3, #4
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f7ff fe02 	bl	8003886 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c82:	bf00      	nop
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}

08003c8a <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003c8a:	b480      	push	{r7}
 8003c8c:	b083      	sub	sp, #12
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003c92:	bf00      	nop
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bc80      	pop	{r7}
 8003c9a:	4770      	bx	lr

08003c9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f003 0307 	and.w	r3, r3, #7
 8003caa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cac:	4b0c      	ldr	r3, [pc, #48]	@ (8003ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cb2:	68ba      	ldr	r2, [r7, #8]
 8003cb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003cb8:	4013      	ands	r3, r2
 8003cba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cce:	4a04      	ldr	r2, [pc, #16]	@ (8003ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	60d3      	str	r3, [r2, #12]
}
 8003cd4:	bf00      	nop
 8003cd6:	3714      	adds	r7, #20
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bc80      	pop	{r7}
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	e000ed00 	.word	0xe000ed00

08003ce4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ce8:	4b04      	ldr	r3, [pc, #16]	@ (8003cfc <__NVIC_GetPriorityGrouping+0x18>)
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	0a1b      	lsrs	r3, r3, #8
 8003cee:	f003 0307 	and.w	r3, r3, #7
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bc80      	pop	{r7}
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	e000ed00 	.word	0xe000ed00

08003d00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	4603      	mov	r3, r0
 8003d08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	db0b      	blt.n	8003d2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d12:	79fb      	ldrb	r3, [r7, #7]
 8003d14:	f003 021f 	and.w	r2, r3, #31
 8003d18:	4906      	ldr	r1, [pc, #24]	@ (8003d34 <__NVIC_EnableIRQ+0x34>)
 8003d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d1e:	095b      	lsrs	r3, r3, #5
 8003d20:	2001      	movs	r0, #1
 8003d22:	fa00 f202 	lsl.w	r2, r0, r2
 8003d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d2a:	bf00      	nop
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bc80      	pop	{r7}
 8003d32:	4770      	bx	lr
 8003d34:	e000e100 	.word	0xe000e100

08003d38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	4603      	mov	r3, r0
 8003d40:	6039      	str	r1, [r7, #0]
 8003d42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	db0a      	blt.n	8003d62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	b2da      	uxtb	r2, r3
 8003d50:	490c      	ldr	r1, [pc, #48]	@ (8003d84 <__NVIC_SetPriority+0x4c>)
 8003d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d56:	0112      	lsls	r2, r2, #4
 8003d58:	b2d2      	uxtb	r2, r2
 8003d5a:	440b      	add	r3, r1
 8003d5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d60:	e00a      	b.n	8003d78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	b2da      	uxtb	r2, r3
 8003d66:	4908      	ldr	r1, [pc, #32]	@ (8003d88 <__NVIC_SetPriority+0x50>)
 8003d68:	79fb      	ldrb	r3, [r7, #7]
 8003d6a:	f003 030f 	and.w	r3, r3, #15
 8003d6e:	3b04      	subs	r3, #4
 8003d70:	0112      	lsls	r2, r2, #4
 8003d72:	b2d2      	uxtb	r2, r2
 8003d74:	440b      	add	r3, r1
 8003d76:	761a      	strb	r2, [r3, #24]
}
 8003d78:	bf00      	nop
 8003d7a:	370c      	adds	r7, #12
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bc80      	pop	{r7}
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	e000e100 	.word	0xe000e100
 8003d88:	e000ed00 	.word	0xe000ed00

08003d8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b089      	sub	sp, #36	@ 0x24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f003 0307 	and.w	r3, r3, #7
 8003d9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	f1c3 0307 	rsb	r3, r3, #7
 8003da6:	2b04      	cmp	r3, #4
 8003da8:	bf28      	it	cs
 8003daa:	2304      	movcs	r3, #4
 8003dac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	3304      	adds	r3, #4
 8003db2:	2b06      	cmp	r3, #6
 8003db4:	d902      	bls.n	8003dbc <NVIC_EncodePriority+0x30>
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	3b03      	subs	r3, #3
 8003dba:	e000      	b.n	8003dbe <NVIC_EncodePriority+0x32>
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dca:	43da      	mvns	r2, r3
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	401a      	ands	r2, r3
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	fa01 f303 	lsl.w	r3, r1, r3
 8003dde:	43d9      	mvns	r1, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003de4:	4313      	orrs	r3, r2
         );
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3724      	adds	r7, #36	@ 0x24
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bc80      	pop	{r7}
 8003dee:	4770      	bx	lr

08003df0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e00:	d301      	bcc.n	8003e06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e02:	2301      	movs	r3, #1
 8003e04:	e00f      	b.n	8003e26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e06:	4a0a      	ldr	r2, [pc, #40]	@ (8003e30 <SysTick_Config+0x40>)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e0e:	210f      	movs	r1, #15
 8003e10:	f04f 30ff 	mov.w	r0, #4294967295
 8003e14:	f7ff ff90 	bl	8003d38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e18:	4b05      	ldr	r3, [pc, #20]	@ (8003e30 <SysTick_Config+0x40>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e1e:	4b04      	ldr	r3, [pc, #16]	@ (8003e30 <SysTick_Config+0x40>)
 8003e20:	2207      	movs	r2, #7
 8003e22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3708      	adds	r7, #8
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop
 8003e30:	e000e010 	.word	0xe000e010

08003e34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f7ff ff2d 	bl	8003c9c <__NVIC_SetPriorityGrouping>
}
 8003e42:	bf00      	nop
 8003e44:	3708      	adds	r7, #8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	b086      	sub	sp, #24
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	4603      	mov	r3, r0
 8003e52:	60b9      	str	r1, [r7, #8]
 8003e54:	607a      	str	r2, [r7, #4]
 8003e56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e5c:	f7ff ff42 	bl	8003ce4 <__NVIC_GetPriorityGrouping>
 8003e60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	68b9      	ldr	r1, [r7, #8]
 8003e66:	6978      	ldr	r0, [r7, #20]
 8003e68:	f7ff ff90 	bl	8003d8c <NVIC_EncodePriority>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e72:	4611      	mov	r1, r2
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7ff ff5f 	bl	8003d38 <__NVIC_SetPriority>
}
 8003e7a:	bf00      	nop
 8003e7c:	3718      	adds	r7, #24
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b082      	sub	sp, #8
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	4603      	mov	r3, r0
 8003e8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7ff ff35 	bl	8003d00 <__NVIC_EnableIRQ>
}
 8003e96:	bf00      	nop
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b082      	sub	sp, #8
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f7ff ffa2 	bl	8003df0 <SysTick_Config>
 8003eac:	4603      	mov	r3, r0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3708      	adds	r7, #8
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003eb6:	b580      	push	{r7, lr}
 8003eb8:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003eba:	f7fd f9e7 	bl	800128c <HAL_SYSTICK_Callback>
}
 8003ebe:	bf00      	nop
 8003ec0:	bd80      	pop	{r7, pc}
	...

08003ec4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d101      	bne.n	8003eda <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e043      	b.n	8003f62 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	461a      	mov	r2, r3
 8003ee0:	4b22      	ldr	r3, [pc, #136]	@ (8003f6c <HAL_DMA_Init+0xa8>)
 8003ee2:	4413      	add	r3, r2
 8003ee4:	4a22      	ldr	r2, [pc, #136]	@ (8003f70 <HAL_DMA_Init+0xac>)
 8003ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eea:	091b      	lsrs	r3, r3, #4
 8003eec:	009a      	lsls	r2, r3, #2
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a1f      	ldr	r2, [pc, #124]	@ (8003f74 <HAL_DMA_Init+0xb0>)
 8003ef6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003f0e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003f12:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003f1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3714      	adds	r7, #20
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bc80      	pop	{r7}
 8003f6a:	4770      	bx	lr
 8003f6c:	bffdfff8 	.word	0xbffdfff8
 8003f70:	cccccccd 	.word	0xcccccccd
 8003f74:	40020000 	.word	0x40020000

08003f78 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	607a      	str	r2, [r7, #4]
 8003f84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f86:	2300      	movs	r3, #0
 8003f88:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d101      	bne.n	8003f98 <HAL_DMA_Start_IT+0x20>
 8003f94:	2302      	movs	r3, #2
 8003f96:	e04b      	b.n	8004030 <HAL_DMA_Start_IT+0xb8>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d13a      	bne.n	8004022 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2202      	movs	r2, #2
 8003fb0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 0201 	bic.w	r2, r2, #1
 8003fc8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	68b9      	ldr	r1, [r7, #8]
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	f000 f937 	bl	8004244 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d008      	beq.n	8003ff0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f042 020e 	orr.w	r2, r2, #14
 8003fec:	601a      	str	r2, [r3, #0]
 8003fee:	e00f      	b.n	8004010 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f022 0204 	bic.w	r2, r2, #4
 8003ffe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f042 020a 	orr.w	r2, r2, #10
 800400e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f042 0201 	orr.w	r2, r2, #1
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	e005      	b.n	800402e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800402a:	2302      	movs	r3, #2
 800402c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800402e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004030:	4618      	mov	r0, r3
 8004032:	3718      	adds	r7, #24
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}

08004038 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004054:	2204      	movs	r2, #4
 8004056:	409a      	lsls	r2, r3
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	4013      	ands	r3, r2
 800405c:	2b00      	cmp	r3, #0
 800405e:	d04f      	beq.n	8004100 <HAL_DMA_IRQHandler+0xc8>
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	f003 0304 	and.w	r3, r3, #4
 8004066:	2b00      	cmp	r3, #0
 8004068:	d04a      	beq.n	8004100 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0320 	and.w	r3, r3, #32
 8004074:	2b00      	cmp	r3, #0
 8004076:	d107      	bne.n	8004088 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f022 0204 	bic.w	r2, r2, #4
 8004086:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a66      	ldr	r2, [pc, #408]	@ (8004228 <HAL_DMA_IRQHandler+0x1f0>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d029      	beq.n	80040e6 <HAL_DMA_IRQHandler+0xae>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a65      	ldr	r2, [pc, #404]	@ (800422c <HAL_DMA_IRQHandler+0x1f4>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d022      	beq.n	80040e2 <HAL_DMA_IRQHandler+0xaa>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a63      	ldr	r2, [pc, #396]	@ (8004230 <HAL_DMA_IRQHandler+0x1f8>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d01a      	beq.n	80040dc <HAL_DMA_IRQHandler+0xa4>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a62      	ldr	r2, [pc, #392]	@ (8004234 <HAL_DMA_IRQHandler+0x1fc>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d012      	beq.n	80040d6 <HAL_DMA_IRQHandler+0x9e>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a60      	ldr	r2, [pc, #384]	@ (8004238 <HAL_DMA_IRQHandler+0x200>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d00a      	beq.n	80040d0 <HAL_DMA_IRQHandler+0x98>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a5f      	ldr	r2, [pc, #380]	@ (800423c <HAL_DMA_IRQHandler+0x204>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d102      	bne.n	80040ca <HAL_DMA_IRQHandler+0x92>
 80040c4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80040c8:	e00e      	b.n	80040e8 <HAL_DMA_IRQHandler+0xb0>
 80040ca:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80040ce:	e00b      	b.n	80040e8 <HAL_DMA_IRQHandler+0xb0>
 80040d0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80040d4:	e008      	b.n	80040e8 <HAL_DMA_IRQHandler+0xb0>
 80040d6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80040da:	e005      	b.n	80040e8 <HAL_DMA_IRQHandler+0xb0>
 80040dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80040e0:	e002      	b.n	80040e8 <HAL_DMA_IRQHandler+0xb0>
 80040e2:	2340      	movs	r3, #64	@ 0x40
 80040e4:	e000      	b.n	80040e8 <HAL_DMA_IRQHandler+0xb0>
 80040e6:	2304      	movs	r3, #4
 80040e8:	4a55      	ldr	r2, [pc, #340]	@ (8004240 <HAL_DMA_IRQHandler+0x208>)
 80040ea:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f000 8094 	beq.w	800421e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80040fe:	e08e      	b.n	800421e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004104:	2202      	movs	r2, #2
 8004106:	409a      	lsls	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	4013      	ands	r3, r2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d056      	beq.n	80041be <HAL_DMA_IRQHandler+0x186>
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	2b00      	cmp	r3, #0
 8004118:	d051      	beq.n	80041be <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0320 	and.w	r3, r3, #32
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10b      	bne.n	8004140 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f022 020a 	bic.w	r2, r2, #10
 8004136:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a38      	ldr	r2, [pc, #224]	@ (8004228 <HAL_DMA_IRQHandler+0x1f0>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d029      	beq.n	800419e <HAL_DMA_IRQHandler+0x166>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a37      	ldr	r2, [pc, #220]	@ (800422c <HAL_DMA_IRQHandler+0x1f4>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d022      	beq.n	800419a <HAL_DMA_IRQHandler+0x162>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a35      	ldr	r2, [pc, #212]	@ (8004230 <HAL_DMA_IRQHandler+0x1f8>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d01a      	beq.n	8004194 <HAL_DMA_IRQHandler+0x15c>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a34      	ldr	r2, [pc, #208]	@ (8004234 <HAL_DMA_IRQHandler+0x1fc>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d012      	beq.n	800418e <HAL_DMA_IRQHandler+0x156>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a32      	ldr	r2, [pc, #200]	@ (8004238 <HAL_DMA_IRQHandler+0x200>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d00a      	beq.n	8004188 <HAL_DMA_IRQHandler+0x150>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a31      	ldr	r2, [pc, #196]	@ (800423c <HAL_DMA_IRQHandler+0x204>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d102      	bne.n	8004182 <HAL_DMA_IRQHandler+0x14a>
 800417c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004180:	e00e      	b.n	80041a0 <HAL_DMA_IRQHandler+0x168>
 8004182:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004186:	e00b      	b.n	80041a0 <HAL_DMA_IRQHandler+0x168>
 8004188:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800418c:	e008      	b.n	80041a0 <HAL_DMA_IRQHandler+0x168>
 800418e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004192:	e005      	b.n	80041a0 <HAL_DMA_IRQHandler+0x168>
 8004194:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004198:	e002      	b.n	80041a0 <HAL_DMA_IRQHandler+0x168>
 800419a:	2320      	movs	r3, #32
 800419c:	e000      	b.n	80041a0 <HAL_DMA_IRQHandler+0x168>
 800419e:	2302      	movs	r3, #2
 80041a0:	4a27      	ldr	r2, [pc, #156]	@ (8004240 <HAL_DMA_IRQHandler+0x208>)
 80041a2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d034      	beq.n	800421e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80041bc:	e02f      	b.n	800421e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c2:	2208      	movs	r2, #8
 80041c4:	409a      	lsls	r2, r3
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	4013      	ands	r3, r2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d028      	beq.n	8004220 <HAL_DMA_IRQHandler+0x1e8>
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d023      	beq.n	8004220 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f022 020e 	bic.w	r2, r2, #14
 80041e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041f0:	2101      	movs	r1, #1
 80041f2:	fa01 f202 	lsl.w	r2, r1, r2
 80041f6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004212:	2b00      	cmp	r3, #0
 8004214:	d004      	beq.n	8004220 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	4798      	blx	r3
    }
  }
  return;
 800421e:	bf00      	nop
 8004220:	bf00      	nop
}
 8004222:	3710      	adds	r7, #16
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	40020008 	.word	0x40020008
 800422c:	4002001c 	.word	0x4002001c
 8004230:	40020030 	.word	0x40020030
 8004234:	40020044 	.word	0x40020044
 8004238:	40020058 	.word	0x40020058
 800423c:	4002006c 	.word	0x4002006c
 8004240:	40020000 	.word	0x40020000

08004244 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
 8004250:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800425a:	2101      	movs	r1, #1
 800425c:	fa01 f202 	lsl.w	r2, r1, r2
 8004260:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	683a      	ldr	r2, [r7, #0]
 8004268:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	2b10      	cmp	r3, #16
 8004270:	d108      	bne.n	8004284 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	68ba      	ldr	r2, [r7, #8]
 8004280:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004282:	e007      	b.n	8004294 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	68ba      	ldr	r2, [r7, #8]
 800428a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	60da      	str	r2, [r3, #12]
}
 8004294:	bf00      	nop
 8004296:	3714      	adds	r7, #20
 8004298:	46bd      	mov	sp, r7
 800429a:	bc80      	pop	{r7}
 800429c:	4770      	bx	lr
	...

080042a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b08b      	sub	sp, #44	@ 0x2c
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042aa:	2300      	movs	r3, #0
 80042ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80042ae:	2300      	movs	r3, #0
 80042b0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042b2:	e169      	b.n	8004588 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80042b4:	2201      	movs	r2, #1
 80042b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	69fa      	ldr	r2, [r7, #28]
 80042c4:	4013      	ands	r3, r2
 80042c6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80042c8:	69ba      	ldr	r2, [r7, #24]
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	f040 8158 	bne.w	8004582 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	4a9a      	ldr	r2, [pc, #616]	@ (8004540 <HAL_GPIO_Init+0x2a0>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d05e      	beq.n	800439a <HAL_GPIO_Init+0xfa>
 80042dc:	4a98      	ldr	r2, [pc, #608]	@ (8004540 <HAL_GPIO_Init+0x2a0>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d875      	bhi.n	80043ce <HAL_GPIO_Init+0x12e>
 80042e2:	4a98      	ldr	r2, [pc, #608]	@ (8004544 <HAL_GPIO_Init+0x2a4>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d058      	beq.n	800439a <HAL_GPIO_Init+0xfa>
 80042e8:	4a96      	ldr	r2, [pc, #600]	@ (8004544 <HAL_GPIO_Init+0x2a4>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d86f      	bhi.n	80043ce <HAL_GPIO_Init+0x12e>
 80042ee:	4a96      	ldr	r2, [pc, #600]	@ (8004548 <HAL_GPIO_Init+0x2a8>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d052      	beq.n	800439a <HAL_GPIO_Init+0xfa>
 80042f4:	4a94      	ldr	r2, [pc, #592]	@ (8004548 <HAL_GPIO_Init+0x2a8>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d869      	bhi.n	80043ce <HAL_GPIO_Init+0x12e>
 80042fa:	4a94      	ldr	r2, [pc, #592]	@ (800454c <HAL_GPIO_Init+0x2ac>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d04c      	beq.n	800439a <HAL_GPIO_Init+0xfa>
 8004300:	4a92      	ldr	r2, [pc, #584]	@ (800454c <HAL_GPIO_Init+0x2ac>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d863      	bhi.n	80043ce <HAL_GPIO_Init+0x12e>
 8004306:	4a92      	ldr	r2, [pc, #584]	@ (8004550 <HAL_GPIO_Init+0x2b0>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d046      	beq.n	800439a <HAL_GPIO_Init+0xfa>
 800430c:	4a90      	ldr	r2, [pc, #576]	@ (8004550 <HAL_GPIO_Init+0x2b0>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d85d      	bhi.n	80043ce <HAL_GPIO_Init+0x12e>
 8004312:	2b12      	cmp	r3, #18
 8004314:	d82a      	bhi.n	800436c <HAL_GPIO_Init+0xcc>
 8004316:	2b12      	cmp	r3, #18
 8004318:	d859      	bhi.n	80043ce <HAL_GPIO_Init+0x12e>
 800431a:	a201      	add	r2, pc, #4	@ (adr r2, 8004320 <HAL_GPIO_Init+0x80>)
 800431c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004320:	0800439b 	.word	0x0800439b
 8004324:	08004375 	.word	0x08004375
 8004328:	08004387 	.word	0x08004387
 800432c:	080043c9 	.word	0x080043c9
 8004330:	080043cf 	.word	0x080043cf
 8004334:	080043cf 	.word	0x080043cf
 8004338:	080043cf 	.word	0x080043cf
 800433c:	080043cf 	.word	0x080043cf
 8004340:	080043cf 	.word	0x080043cf
 8004344:	080043cf 	.word	0x080043cf
 8004348:	080043cf 	.word	0x080043cf
 800434c:	080043cf 	.word	0x080043cf
 8004350:	080043cf 	.word	0x080043cf
 8004354:	080043cf 	.word	0x080043cf
 8004358:	080043cf 	.word	0x080043cf
 800435c:	080043cf 	.word	0x080043cf
 8004360:	080043cf 	.word	0x080043cf
 8004364:	0800437d 	.word	0x0800437d
 8004368:	08004391 	.word	0x08004391
 800436c:	4a79      	ldr	r2, [pc, #484]	@ (8004554 <HAL_GPIO_Init+0x2b4>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d013      	beq.n	800439a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004372:	e02c      	b.n	80043ce <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	623b      	str	r3, [r7, #32]
          break;
 800437a:	e029      	b.n	80043d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	3304      	adds	r3, #4
 8004382:	623b      	str	r3, [r7, #32]
          break;
 8004384:	e024      	b.n	80043d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	3308      	adds	r3, #8
 800438c:	623b      	str	r3, [r7, #32]
          break;
 800438e:	e01f      	b.n	80043d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	330c      	adds	r3, #12
 8004396:	623b      	str	r3, [r7, #32]
          break;
 8004398:	e01a      	b.n	80043d0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d102      	bne.n	80043a8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80043a2:	2304      	movs	r3, #4
 80043a4:	623b      	str	r3, [r7, #32]
          break;
 80043a6:	e013      	b.n	80043d0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d105      	bne.n	80043bc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80043b0:	2308      	movs	r3, #8
 80043b2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	69fa      	ldr	r2, [r7, #28]
 80043b8:	611a      	str	r2, [r3, #16]
          break;
 80043ba:	e009      	b.n	80043d0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80043bc:	2308      	movs	r3, #8
 80043be:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	69fa      	ldr	r2, [r7, #28]
 80043c4:	615a      	str	r2, [r3, #20]
          break;
 80043c6:	e003      	b.n	80043d0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80043c8:	2300      	movs	r3, #0
 80043ca:	623b      	str	r3, [r7, #32]
          break;
 80043cc:	e000      	b.n	80043d0 <HAL_GPIO_Init+0x130>
          break;
 80043ce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	2bff      	cmp	r3, #255	@ 0xff
 80043d4:	d801      	bhi.n	80043da <HAL_GPIO_Init+0x13a>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	e001      	b.n	80043de <HAL_GPIO_Init+0x13e>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	3304      	adds	r3, #4
 80043de:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	2bff      	cmp	r3, #255	@ 0xff
 80043e4:	d802      	bhi.n	80043ec <HAL_GPIO_Init+0x14c>
 80043e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	e002      	b.n	80043f2 <HAL_GPIO_Init+0x152>
 80043ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ee:	3b08      	subs	r3, #8
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	210f      	movs	r1, #15
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004400:	43db      	mvns	r3, r3
 8004402:	401a      	ands	r2, r3
 8004404:	6a39      	ldr	r1, [r7, #32]
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	fa01 f303 	lsl.w	r3, r1, r3
 800440c:	431a      	orrs	r2, r3
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800441a:	2b00      	cmp	r3, #0
 800441c:	f000 80b1 	beq.w	8004582 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004420:	4b4d      	ldr	r3, [pc, #308]	@ (8004558 <HAL_GPIO_Init+0x2b8>)
 8004422:	699b      	ldr	r3, [r3, #24]
 8004424:	4a4c      	ldr	r2, [pc, #304]	@ (8004558 <HAL_GPIO_Init+0x2b8>)
 8004426:	f043 0301 	orr.w	r3, r3, #1
 800442a:	6193      	str	r3, [r2, #24]
 800442c:	4b4a      	ldr	r3, [pc, #296]	@ (8004558 <HAL_GPIO_Init+0x2b8>)
 800442e:	699b      	ldr	r3, [r3, #24]
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	60bb      	str	r3, [r7, #8]
 8004436:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004438:	4a48      	ldr	r2, [pc, #288]	@ (800455c <HAL_GPIO_Init+0x2bc>)
 800443a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443c:	089b      	lsrs	r3, r3, #2
 800443e:	3302      	adds	r3, #2
 8004440:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004444:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004448:	f003 0303 	and.w	r3, r3, #3
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	220f      	movs	r2, #15
 8004450:	fa02 f303 	lsl.w	r3, r2, r3
 8004454:	43db      	mvns	r3, r3
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	4013      	ands	r3, r2
 800445a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a40      	ldr	r2, [pc, #256]	@ (8004560 <HAL_GPIO_Init+0x2c0>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d013      	beq.n	800448c <HAL_GPIO_Init+0x1ec>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a3f      	ldr	r2, [pc, #252]	@ (8004564 <HAL_GPIO_Init+0x2c4>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d00d      	beq.n	8004488 <HAL_GPIO_Init+0x1e8>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a3e      	ldr	r2, [pc, #248]	@ (8004568 <HAL_GPIO_Init+0x2c8>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d007      	beq.n	8004484 <HAL_GPIO_Init+0x1e4>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a3d      	ldr	r2, [pc, #244]	@ (800456c <HAL_GPIO_Init+0x2cc>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d101      	bne.n	8004480 <HAL_GPIO_Init+0x1e0>
 800447c:	2303      	movs	r3, #3
 800447e:	e006      	b.n	800448e <HAL_GPIO_Init+0x1ee>
 8004480:	2304      	movs	r3, #4
 8004482:	e004      	b.n	800448e <HAL_GPIO_Init+0x1ee>
 8004484:	2302      	movs	r3, #2
 8004486:	e002      	b.n	800448e <HAL_GPIO_Init+0x1ee>
 8004488:	2301      	movs	r3, #1
 800448a:	e000      	b.n	800448e <HAL_GPIO_Init+0x1ee>
 800448c:	2300      	movs	r3, #0
 800448e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004490:	f002 0203 	and.w	r2, r2, #3
 8004494:	0092      	lsls	r2, r2, #2
 8004496:	4093      	lsls	r3, r2
 8004498:	68fa      	ldr	r2, [r7, #12]
 800449a:	4313      	orrs	r3, r2
 800449c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800449e:	492f      	ldr	r1, [pc, #188]	@ (800455c <HAL_GPIO_Init+0x2bc>)
 80044a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a2:	089b      	lsrs	r3, r3, #2
 80044a4:	3302      	adds	r3, #2
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d006      	beq.n	80044c6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80044b8:	4b2d      	ldr	r3, [pc, #180]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 80044ba:	689a      	ldr	r2, [r3, #8]
 80044bc:	492c      	ldr	r1, [pc, #176]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	608b      	str	r3, [r1, #8]
 80044c4:	e006      	b.n	80044d4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80044c6:	4b2a      	ldr	r3, [pc, #168]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 80044c8:	689a      	ldr	r2, [r3, #8]
 80044ca:	69bb      	ldr	r3, [r7, #24]
 80044cc:	43db      	mvns	r3, r3
 80044ce:	4928      	ldr	r1, [pc, #160]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 80044d0:	4013      	ands	r3, r2
 80044d2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d006      	beq.n	80044ee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80044e0:	4b23      	ldr	r3, [pc, #140]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 80044e2:	68da      	ldr	r2, [r3, #12]
 80044e4:	4922      	ldr	r1, [pc, #136]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	60cb      	str	r3, [r1, #12]
 80044ec:	e006      	b.n	80044fc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80044ee:	4b20      	ldr	r3, [pc, #128]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 80044f0:	68da      	ldr	r2, [r3, #12]
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	43db      	mvns	r3, r3
 80044f6:	491e      	ldr	r1, [pc, #120]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 80044f8:	4013      	ands	r3, r2
 80044fa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d006      	beq.n	8004516 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004508:	4b19      	ldr	r3, [pc, #100]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 800450a:	685a      	ldr	r2, [r3, #4]
 800450c:	4918      	ldr	r1, [pc, #96]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 800450e:	69bb      	ldr	r3, [r7, #24]
 8004510:	4313      	orrs	r3, r2
 8004512:	604b      	str	r3, [r1, #4]
 8004514:	e006      	b.n	8004524 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004516:	4b16      	ldr	r3, [pc, #88]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 8004518:	685a      	ldr	r2, [r3, #4]
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	43db      	mvns	r3, r3
 800451e:	4914      	ldr	r1, [pc, #80]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 8004520:	4013      	ands	r3, r2
 8004522:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d021      	beq.n	8004574 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004530:	4b0f      	ldr	r3, [pc, #60]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	490e      	ldr	r1, [pc, #56]	@ (8004570 <HAL_GPIO_Init+0x2d0>)
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	4313      	orrs	r3, r2
 800453a:	600b      	str	r3, [r1, #0]
 800453c:	e021      	b.n	8004582 <HAL_GPIO_Init+0x2e2>
 800453e:	bf00      	nop
 8004540:	10320000 	.word	0x10320000
 8004544:	10310000 	.word	0x10310000
 8004548:	10220000 	.word	0x10220000
 800454c:	10210000 	.word	0x10210000
 8004550:	10120000 	.word	0x10120000
 8004554:	10110000 	.word	0x10110000
 8004558:	40021000 	.word	0x40021000
 800455c:	40010000 	.word	0x40010000
 8004560:	40010800 	.word	0x40010800
 8004564:	40010c00 	.word	0x40010c00
 8004568:	40011000 	.word	0x40011000
 800456c:	40011400 	.word	0x40011400
 8004570:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004574:	4b0b      	ldr	r3, [pc, #44]	@ (80045a4 <HAL_GPIO_Init+0x304>)
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	43db      	mvns	r3, r3
 800457c:	4909      	ldr	r1, [pc, #36]	@ (80045a4 <HAL_GPIO_Init+0x304>)
 800457e:	4013      	ands	r3, r2
 8004580:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004584:	3301      	adds	r3, #1
 8004586:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800458e:	fa22 f303 	lsr.w	r3, r2, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	f47f ae8e 	bne.w	80042b4 <HAL_GPIO_Init+0x14>
  }
}
 8004598:	bf00      	nop
 800459a:	bf00      	nop
 800459c:	372c      	adds	r7, #44	@ 0x2c
 800459e:	46bd      	mov	sp, r7
 80045a0:	bc80      	pop	{r7}
 80045a2:	4770      	bx	lr
 80045a4:	40010400 	.word	0x40010400

080045a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	460b      	mov	r3, r1
 80045b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689a      	ldr	r2, [r3, #8]
 80045b8:	887b      	ldrh	r3, [r7, #2]
 80045ba:	4013      	ands	r3, r2
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d002      	beq.n	80045c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80045c0:	2301      	movs	r3, #1
 80045c2:	73fb      	strb	r3, [r7, #15]
 80045c4:	e001      	b.n	80045ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80045c6:	2300      	movs	r3, #0
 80045c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80045ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3714      	adds	r7, #20
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bc80      	pop	{r7}
 80045d4:	4770      	bx	lr

080045d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045d6:	b480      	push	{r7}
 80045d8:	b083      	sub	sp, #12
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
 80045de:	460b      	mov	r3, r1
 80045e0:	807b      	strh	r3, [r7, #2]
 80045e2:	4613      	mov	r3, r2
 80045e4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80045e6:	787b      	ldrb	r3, [r7, #1]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d003      	beq.n	80045f4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045ec:	887a      	ldrh	r2, [r7, #2]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80045f2:	e003      	b.n	80045fc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80045f4:	887b      	ldrh	r3, [r7, #2]
 80045f6:	041a      	lsls	r2, r3, #16
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	611a      	str	r2, [r3, #16]
}
 80045fc:	bf00      	nop
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	bc80      	pop	{r7}
 8004604:	4770      	bx	lr
	...

08004608 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
 800460e:	4603      	mov	r3, r0
 8004610:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004612:	4b08      	ldr	r3, [pc, #32]	@ (8004634 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004614:	695a      	ldr	r2, [r3, #20]
 8004616:	88fb      	ldrh	r3, [r7, #6]
 8004618:	4013      	ands	r3, r2
 800461a:	2b00      	cmp	r3, #0
 800461c:	d006      	beq.n	800462c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800461e:	4a05      	ldr	r2, [pc, #20]	@ (8004634 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004620:	88fb      	ldrh	r3, [r7, #6]
 8004622:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004624:	88fb      	ldrh	r3, [r7, #6]
 8004626:	4618      	mov	r0, r3
 8004628:	f000 f806 	bl	8004638 <HAL_GPIO_EXTI_Callback>
  }
}
 800462c:	bf00      	nop
 800462e:	3708      	adds	r7, #8
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	40010400 	.word	0x40010400

08004638 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	4603      	mov	r3, r0
 8004640:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004642:	bf00      	nop
 8004644:	370c      	adds	r7, #12
 8004646:	46bd      	mov	sp, r7
 8004648:	bc80      	pop	{r7}
 800464a:	4770      	bx	lr

0800464c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b086      	sub	sp, #24
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d101      	bne.n	800465e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e272      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0301 	and.w	r3, r3, #1
 8004666:	2b00      	cmp	r3, #0
 8004668:	f000 8087 	beq.w	800477a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800466c:	4b92      	ldr	r3, [pc, #584]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f003 030c 	and.w	r3, r3, #12
 8004674:	2b04      	cmp	r3, #4
 8004676:	d00c      	beq.n	8004692 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004678:	4b8f      	ldr	r3, [pc, #572]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f003 030c 	and.w	r3, r3, #12
 8004680:	2b08      	cmp	r3, #8
 8004682:	d112      	bne.n	80046aa <HAL_RCC_OscConfig+0x5e>
 8004684:	4b8c      	ldr	r3, [pc, #560]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800468c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004690:	d10b      	bne.n	80046aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004692:	4b89      	ldr	r3, [pc, #548]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d06c      	beq.n	8004778 <HAL_RCC_OscConfig+0x12c>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d168      	bne.n	8004778 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e24c      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046b2:	d106      	bne.n	80046c2 <HAL_RCC_OscConfig+0x76>
 80046b4:	4b80      	ldr	r3, [pc, #512]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a7f      	ldr	r2, [pc, #508]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 80046ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046be:	6013      	str	r3, [r2, #0]
 80046c0:	e02e      	b.n	8004720 <HAL_RCC_OscConfig+0xd4>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10c      	bne.n	80046e4 <HAL_RCC_OscConfig+0x98>
 80046ca:	4b7b      	ldr	r3, [pc, #492]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a7a      	ldr	r2, [pc, #488]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 80046d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046d4:	6013      	str	r3, [r2, #0]
 80046d6:	4b78      	ldr	r3, [pc, #480]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a77      	ldr	r2, [pc, #476]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 80046dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80046e0:	6013      	str	r3, [r2, #0]
 80046e2:	e01d      	b.n	8004720 <HAL_RCC_OscConfig+0xd4>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046ec:	d10c      	bne.n	8004708 <HAL_RCC_OscConfig+0xbc>
 80046ee:	4b72      	ldr	r3, [pc, #456]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a71      	ldr	r2, [pc, #452]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 80046f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046f8:	6013      	str	r3, [r2, #0]
 80046fa:	4b6f      	ldr	r3, [pc, #444]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a6e      	ldr	r2, [pc, #440]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 8004700:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004704:	6013      	str	r3, [r2, #0]
 8004706:	e00b      	b.n	8004720 <HAL_RCC_OscConfig+0xd4>
 8004708:	4b6b      	ldr	r3, [pc, #428]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a6a      	ldr	r2, [pc, #424]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 800470e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004712:	6013      	str	r3, [r2, #0]
 8004714:	4b68      	ldr	r3, [pc, #416]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a67      	ldr	r2, [pc, #412]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 800471a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800471e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d013      	beq.n	8004750 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004728:	f7fe fdf8 	bl	800331c <HAL_GetTick>
 800472c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800472e:	e008      	b.n	8004742 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004730:	f7fe fdf4 	bl	800331c <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b64      	cmp	r3, #100	@ 0x64
 800473c:	d901      	bls.n	8004742 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e200      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004742:	4b5d      	ldr	r3, [pc, #372]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d0f0      	beq.n	8004730 <HAL_RCC_OscConfig+0xe4>
 800474e:	e014      	b.n	800477a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004750:	f7fe fde4 	bl	800331c <HAL_GetTick>
 8004754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004756:	e008      	b.n	800476a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004758:	f7fe fde0 	bl	800331c <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b64      	cmp	r3, #100	@ 0x64
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e1ec      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800476a:	4b53      	ldr	r3, [pc, #332]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1f0      	bne.n	8004758 <HAL_RCC_OscConfig+0x10c>
 8004776:	e000      	b.n	800477a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004778:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0302 	and.w	r3, r3, #2
 8004782:	2b00      	cmp	r3, #0
 8004784:	d063      	beq.n	800484e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004786:	4b4c      	ldr	r3, [pc, #304]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f003 030c 	and.w	r3, r3, #12
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00b      	beq.n	80047aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004792:	4b49      	ldr	r3, [pc, #292]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f003 030c 	and.w	r3, r3, #12
 800479a:	2b08      	cmp	r3, #8
 800479c:	d11c      	bne.n	80047d8 <HAL_RCC_OscConfig+0x18c>
 800479e:	4b46      	ldr	r3, [pc, #280]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d116      	bne.n	80047d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047aa:	4b43      	ldr	r3, [pc, #268]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0302 	and.w	r3, r3, #2
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d005      	beq.n	80047c2 <HAL_RCC_OscConfig+0x176>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d001      	beq.n	80047c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e1c0      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047c2:	4b3d      	ldr	r3, [pc, #244]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	00db      	lsls	r3, r3, #3
 80047d0:	4939      	ldr	r1, [pc, #228]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047d6:	e03a      	b.n	800484e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	691b      	ldr	r3, [r3, #16]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d020      	beq.n	8004822 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047e0:	4b36      	ldr	r3, [pc, #216]	@ (80048bc <HAL_RCC_OscConfig+0x270>)
 80047e2:	2201      	movs	r2, #1
 80047e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e6:	f7fe fd99 	bl	800331c <HAL_GetTick>
 80047ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ec:	e008      	b.n	8004800 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047ee:	f7fe fd95 	bl	800331c <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d901      	bls.n	8004800 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e1a1      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004800:	4b2d      	ldr	r3, [pc, #180]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0302 	and.w	r3, r3, #2
 8004808:	2b00      	cmp	r3, #0
 800480a:	d0f0      	beq.n	80047ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800480c:	4b2a      	ldr	r3, [pc, #168]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	695b      	ldr	r3, [r3, #20]
 8004818:	00db      	lsls	r3, r3, #3
 800481a:	4927      	ldr	r1, [pc, #156]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 800481c:	4313      	orrs	r3, r2
 800481e:	600b      	str	r3, [r1, #0]
 8004820:	e015      	b.n	800484e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004822:	4b26      	ldr	r3, [pc, #152]	@ (80048bc <HAL_RCC_OscConfig+0x270>)
 8004824:	2200      	movs	r2, #0
 8004826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004828:	f7fe fd78 	bl	800331c <HAL_GetTick>
 800482c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800482e:	e008      	b.n	8004842 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004830:	f7fe fd74 	bl	800331c <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b02      	cmp	r3, #2
 800483c:	d901      	bls.n	8004842 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e180      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004842:	4b1d      	ldr	r3, [pc, #116]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0302 	and.w	r3, r3, #2
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1f0      	bne.n	8004830 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0308 	and.w	r3, r3, #8
 8004856:	2b00      	cmp	r3, #0
 8004858:	d03a      	beq.n	80048d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d019      	beq.n	8004896 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004862:	4b17      	ldr	r3, [pc, #92]	@ (80048c0 <HAL_RCC_OscConfig+0x274>)
 8004864:	2201      	movs	r2, #1
 8004866:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004868:	f7fe fd58 	bl	800331c <HAL_GetTick>
 800486c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800486e:	e008      	b.n	8004882 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004870:	f7fe fd54 	bl	800331c <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	2b02      	cmp	r3, #2
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e160      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004882:	4b0d      	ldr	r3, [pc, #52]	@ (80048b8 <HAL_RCC_OscConfig+0x26c>)
 8004884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d0f0      	beq.n	8004870 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800488e:	2001      	movs	r0, #1
 8004890:	f000 face 	bl	8004e30 <RCC_Delay>
 8004894:	e01c      	b.n	80048d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004896:	4b0a      	ldr	r3, [pc, #40]	@ (80048c0 <HAL_RCC_OscConfig+0x274>)
 8004898:	2200      	movs	r2, #0
 800489a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800489c:	f7fe fd3e 	bl	800331c <HAL_GetTick>
 80048a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048a2:	e00f      	b.n	80048c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048a4:	f7fe fd3a 	bl	800331c <HAL_GetTick>
 80048a8:	4602      	mov	r2, r0
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	2b02      	cmp	r3, #2
 80048b0:	d908      	bls.n	80048c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80048b2:	2303      	movs	r3, #3
 80048b4:	e146      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
 80048b6:	bf00      	nop
 80048b8:	40021000 	.word	0x40021000
 80048bc:	42420000 	.word	0x42420000
 80048c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048c4:	4b92      	ldr	r3, [pc, #584]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 80048c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c8:	f003 0302 	and.w	r3, r3, #2
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d1e9      	bne.n	80048a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 0304 	and.w	r3, r3, #4
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 80a6 	beq.w	8004a2a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048de:	2300      	movs	r3, #0
 80048e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048e2:	4b8b      	ldr	r3, [pc, #556]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 80048e4:	69db      	ldr	r3, [r3, #28]
 80048e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d10d      	bne.n	800490a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048ee:	4b88      	ldr	r3, [pc, #544]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 80048f0:	69db      	ldr	r3, [r3, #28]
 80048f2:	4a87      	ldr	r2, [pc, #540]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 80048f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048f8:	61d3      	str	r3, [r2, #28]
 80048fa:	4b85      	ldr	r3, [pc, #532]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004902:	60bb      	str	r3, [r7, #8]
 8004904:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004906:	2301      	movs	r3, #1
 8004908:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800490a:	4b82      	ldr	r3, [pc, #520]	@ (8004b14 <HAL_RCC_OscConfig+0x4c8>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004912:	2b00      	cmp	r3, #0
 8004914:	d118      	bne.n	8004948 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004916:	4b7f      	ldr	r3, [pc, #508]	@ (8004b14 <HAL_RCC_OscConfig+0x4c8>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a7e      	ldr	r2, [pc, #504]	@ (8004b14 <HAL_RCC_OscConfig+0x4c8>)
 800491c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004920:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004922:	f7fe fcfb 	bl	800331c <HAL_GetTick>
 8004926:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004928:	e008      	b.n	800493c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800492a:	f7fe fcf7 	bl	800331c <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	2b64      	cmp	r3, #100	@ 0x64
 8004936:	d901      	bls.n	800493c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004938:	2303      	movs	r3, #3
 800493a:	e103      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800493c:	4b75      	ldr	r3, [pc, #468]	@ (8004b14 <HAL_RCC_OscConfig+0x4c8>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004944:	2b00      	cmp	r3, #0
 8004946:	d0f0      	beq.n	800492a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d106      	bne.n	800495e <HAL_RCC_OscConfig+0x312>
 8004950:	4b6f      	ldr	r3, [pc, #444]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004952:	6a1b      	ldr	r3, [r3, #32]
 8004954:	4a6e      	ldr	r2, [pc, #440]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004956:	f043 0301 	orr.w	r3, r3, #1
 800495a:	6213      	str	r3, [r2, #32]
 800495c:	e02d      	b.n	80049ba <HAL_RCC_OscConfig+0x36e>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10c      	bne.n	8004980 <HAL_RCC_OscConfig+0x334>
 8004966:	4b6a      	ldr	r3, [pc, #424]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004968:	6a1b      	ldr	r3, [r3, #32]
 800496a:	4a69      	ldr	r2, [pc, #420]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 800496c:	f023 0301 	bic.w	r3, r3, #1
 8004970:	6213      	str	r3, [r2, #32]
 8004972:	4b67      	ldr	r3, [pc, #412]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004974:	6a1b      	ldr	r3, [r3, #32]
 8004976:	4a66      	ldr	r2, [pc, #408]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004978:	f023 0304 	bic.w	r3, r3, #4
 800497c:	6213      	str	r3, [r2, #32]
 800497e:	e01c      	b.n	80049ba <HAL_RCC_OscConfig+0x36e>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	2b05      	cmp	r3, #5
 8004986:	d10c      	bne.n	80049a2 <HAL_RCC_OscConfig+0x356>
 8004988:	4b61      	ldr	r3, [pc, #388]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 800498a:	6a1b      	ldr	r3, [r3, #32]
 800498c:	4a60      	ldr	r2, [pc, #384]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 800498e:	f043 0304 	orr.w	r3, r3, #4
 8004992:	6213      	str	r3, [r2, #32]
 8004994:	4b5e      	ldr	r3, [pc, #376]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004996:	6a1b      	ldr	r3, [r3, #32]
 8004998:	4a5d      	ldr	r2, [pc, #372]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 800499a:	f043 0301 	orr.w	r3, r3, #1
 800499e:	6213      	str	r3, [r2, #32]
 80049a0:	e00b      	b.n	80049ba <HAL_RCC_OscConfig+0x36e>
 80049a2:	4b5b      	ldr	r3, [pc, #364]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 80049a4:	6a1b      	ldr	r3, [r3, #32]
 80049a6:	4a5a      	ldr	r2, [pc, #360]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 80049a8:	f023 0301 	bic.w	r3, r3, #1
 80049ac:	6213      	str	r3, [r2, #32]
 80049ae:	4b58      	ldr	r3, [pc, #352]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 80049b0:	6a1b      	ldr	r3, [r3, #32]
 80049b2:	4a57      	ldr	r2, [pc, #348]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 80049b4:	f023 0304 	bic.w	r3, r3, #4
 80049b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d015      	beq.n	80049ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049c2:	f7fe fcab 	bl	800331c <HAL_GetTick>
 80049c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049c8:	e00a      	b.n	80049e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049ca:	f7fe fca7 	bl	800331c <HAL_GetTick>
 80049ce:	4602      	mov	r2, r0
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049d8:	4293      	cmp	r3, r2
 80049da:	d901      	bls.n	80049e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	e0b1      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049e0:	4b4b      	ldr	r3, [pc, #300]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	f003 0302 	and.w	r3, r3, #2
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d0ee      	beq.n	80049ca <HAL_RCC_OscConfig+0x37e>
 80049ec:	e014      	b.n	8004a18 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049ee:	f7fe fc95 	bl	800331c <HAL_GetTick>
 80049f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049f4:	e00a      	b.n	8004a0c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049f6:	f7fe fc91 	bl	800331c <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d901      	bls.n	8004a0c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e09b      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a0c:	4b40      	ldr	r3, [pc, #256]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	f003 0302 	and.w	r3, r3, #2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1ee      	bne.n	80049f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004a18:	7dfb      	ldrb	r3, [r7, #23]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d105      	bne.n	8004a2a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a1e:	4b3c      	ldr	r3, [pc, #240]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004a20:	69db      	ldr	r3, [r3, #28]
 8004a22:	4a3b      	ldr	r2, [pc, #236]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004a24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a28:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	69db      	ldr	r3, [r3, #28]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f000 8087 	beq.w	8004b42 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a34:	4b36      	ldr	r3, [pc, #216]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f003 030c 	and.w	r3, r3, #12
 8004a3c:	2b08      	cmp	r3, #8
 8004a3e:	d061      	beq.n	8004b04 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	69db      	ldr	r3, [r3, #28]
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d146      	bne.n	8004ad6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a48:	4b33      	ldr	r3, [pc, #204]	@ (8004b18 <HAL_RCC_OscConfig+0x4cc>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a4e:	f7fe fc65 	bl	800331c <HAL_GetTick>
 8004a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a54:	e008      	b.n	8004a68 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a56:	f7fe fc61 	bl	800331c <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	2b02      	cmp	r3, #2
 8004a62:	d901      	bls.n	8004a68 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e06d      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a68:	4b29      	ldr	r3, [pc, #164]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d1f0      	bne.n	8004a56 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6a1b      	ldr	r3, [r3, #32]
 8004a78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a7c:	d108      	bne.n	8004a90 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004a7e:	4b24      	ldr	r3, [pc, #144]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	4921      	ldr	r1, [pc, #132]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a90:	4b1f      	ldr	r3, [pc, #124]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a19      	ldr	r1, [r3, #32]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa0:	430b      	orrs	r3, r1
 8004aa2:	491b      	ldr	r1, [pc, #108]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8004b18 <HAL_RCC_OscConfig+0x4cc>)
 8004aaa:	2201      	movs	r2, #1
 8004aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aae:	f7fe fc35 	bl	800331c <HAL_GetTick>
 8004ab2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ab4:	e008      	b.n	8004ac8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ab6:	f7fe fc31 	bl	800331c <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	d901      	bls.n	8004ac8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e03d      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ac8:	4b11      	ldr	r3, [pc, #68]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d0f0      	beq.n	8004ab6 <HAL_RCC_OscConfig+0x46a>
 8004ad4:	e035      	b.n	8004b42 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ad6:	4b10      	ldr	r3, [pc, #64]	@ (8004b18 <HAL_RCC_OscConfig+0x4cc>)
 8004ad8:	2200      	movs	r2, #0
 8004ada:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004adc:	f7fe fc1e 	bl	800331c <HAL_GetTick>
 8004ae0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ae2:	e008      	b.n	8004af6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ae4:	f7fe fc1a 	bl	800331c <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d901      	bls.n	8004af6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	e026      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004af6:	4b06      	ldr	r3, [pc, #24]	@ (8004b10 <HAL_RCC_OscConfig+0x4c4>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d1f0      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x498>
 8004b02:	e01e      	b.n	8004b42 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	69db      	ldr	r3, [r3, #28]
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d107      	bne.n	8004b1c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e019      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
 8004b10:	40021000 	.word	0x40021000
 8004b14:	40007000 	.word	0x40007000
 8004b18:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b4c <HAL_RCC_OscConfig+0x500>)
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a1b      	ldr	r3, [r3, #32]
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d106      	bne.n	8004b3e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d001      	beq.n	8004b42 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e000      	b.n	8004b44 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3718      	adds	r7, #24
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	40021000 	.word	0x40021000

08004b50 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d101      	bne.n	8004b64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e0d0      	b.n	8004d06 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b64:	4b6a      	ldr	r3, [pc, #424]	@ (8004d10 <HAL_RCC_ClockConfig+0x1c0>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0307 	and.w	r3, r3, #7
 8004b6c:	683a      	ldr	r2, [r7, #0]
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d910      	bls.n	8004b94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b72:	4b67      	ldr	r3, [pc, #412]	@ (8004d10 <HAL_RCC_ClockConfig+0x1c0>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f023 0207 	bic.w	r2, r3, #7
 8004b7a:	4965      	ldr	r1, [pc, #404]	@ (8004d10 <HAL_RCC_ClockConfig+0x1c0>)
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b82:	4b63      	ldr	r3, [pc, #396]	@ (8004d10 <HAL_RCC_ClockConfig+0x1c0>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f003 0307 	and.w	r3, r3, #7
 8004b8a:	683a      	ldr	r2, [r7, #0]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d001      	beq.n	8004b94 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e0b8      	b.n	8004d06 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d020      	beq.n	8004be2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0304 	and.w	r3, r3, #4
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d005      	beq.n	8004bb8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bac:	4b59      	ldr	r3, [pc, #356]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	4a58      	ldr	r2, [pc, #352]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004bb2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004bb6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 0308 	and.w	r3, r3, #8
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d005      	beq.n	8004bd0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bc4:	4b53      	ldr	r3, [pc, #332]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	4a52      	ldr	r2, [pc, #328]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004bca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004bce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bd0:	4b50      	ldr	r3, [pc, #320]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	494d      	ldr	r1, [pc, #308]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004bde:	4313      	orrs	r3, r2
 8004be0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0301 	and.w	r3, r3, #1
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d040      	beq.n	8004c70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d107      	bne.n	8004c06 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bf6:	4b47      	ldr	r3, [pc, #284]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d115      	bne.n	8004c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e07f      	b.n	8004d06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d107      	bne.n	8004c1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c0e:	4b41      	ldr	r3, [pc, #260]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d109      	bne.n	8004c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e073      	b.n	8004d06 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c1e:	4b3d      	ldr	r3, [pc, #244]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e06b      	b.n	8004d06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c2e:	4b39      	ldr	r3, [pc, #228]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f023 0203 	bic.w	r2, r3, #3
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	4936      	ldr	r1, [pc, #216]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c40:	f7fe fb6c 	bl	800331c <HAL_GetTick>
 8004c44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c46:	e00a      	b.n	8004c5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c48:	f7fe fb68 	bl	800331c <HAL_GetTick>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d901      	bls.n	8004c5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e053      	b.n	8004d06 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c5e:	4b2d      	ldr	r3, [pc, #180]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f003 020c 	and.w	r2, r3, #12
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d1eb      	bne.n	8004c48 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c70:	4b27      	ldr	r3, [pc, #156]	@ (8004d10 <HAL_RCC_ClockConfig+0x1c0>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0307 	and.w	r3, r3, #7
 8004c78:	683a      	ldr	r2, [r7, #0]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d210      	bcs.n	8004ca0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c7e:	4b24      	ldr	r3, [pc, #144]	@ (8004d10 <HAL_RCC_ClockConfig+0x1c0>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f023 0207 	bic.w	r2, r3, #7
 8004c86:	4922      	ldr	r1, [pc, #136]	@ (8004d10 <HAL_RCC_ClockConfig+0x1c0>)
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c8e:	4b20      	ldr	r3, [pc, #128]	@ (8004d10 <HAL_RCC_ClockConfig+0x1c0>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0307 	and.w	r3, r3, #7
 8004c96:	683a      	ldr	r2, [r7, #0]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d001      	beq.n	8004ca0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e032      	b.n	8004d06 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0304 	and.w	r3, r3, #4
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d008      	beq.n	8004cbe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cac:	4b19      	ldr	r3, [pc, #100]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	4916      	ldr	r1, [pc, #88]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0308 	and.w	r3, r3, #8
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d009      	beq.n	8004cde <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004cca:	4b12      	ldr	r3, [pc, #72]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	00db      	lsls	r3, r3, #3
 8004cd8:	490e      	ldr	r1, [pc, #56]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004cde:	f000 f821 	bl	8004d24 <HAL_RCC_GetSysClockFreq>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8004d14 <HAL_RCC_ClockConfig+0x1c4>)
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	091b      	lsrs	r3, r3, #4
 8004cea:	f003 030f 	and.w	r3, r3, #15
 8004cee:	490a      	ldr	r1, [pc, #40]	@ (8004d18 <HAL_RCC_ClockConfig+0x1c8>)
 8004cf0:	5ccb      	ldrb	r3, [r1, r3]
 8004cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8004cf6:	4a09      	ldr	r2, [pc, #36]	@ (8004d1c <HAL_RCC_ClockConfig+0x1cc>)
 8004cf8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004cfa:	4b09      	ldr	r3, [pc, #36]	@ (8004d20 <HAL_RCC_ClockConfig+0x1d0>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7fe faca 	bl	8003298 <HAL_InitTick>

  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3710      	adds	r7, #16
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	40022000 	.word	0x40022000
 8004d14:	40021000 	.word	0x40021000
 8004d18:	08006958 	.word	0x08006958
 8004d1c:	20000000 	.word	0x20000000
 8004d20:	20000040 	.word	0x20000040

08004d24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b087      	sub	sp, #28
 8004d28:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	60fb      	str	r3, [r7, #12]
 8004d2e:	2300      	movs	r3, #0
 8004d30:	60bb      	str	r3, [r7, #8]
 8004d32:	2300      	movs	r3, #0
 8004d34:	617b      	str	r3, [r7, #20]
 8004d36:	2300      	movs	r3, #0
 8004d38:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004d3e:	4b1e      	ldr	r3, [pc, #120]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f003 030c 	and.w	r3, r3, #12
 8004d4a:	2b04      	cmp	r3, #4
 8004d4c:	d002      	beq.n	8004d54 <HAL_RCC_GetSysClockFreq+0x30>
 8004d4e:	2b08      	cmp	r3, #8
 8004d50:	d003      	beq.n	8004d5a <HAL_RCC_GetSysClockFreq+0x36>
 8004d52:	e027      	b.n	8004da4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004d54:	4b19      	ldr	r3, [pc, #100]	@ (8004dbc <HAL_RCC_GetSysClockFreq+0x98>)
 8004d56:	613b      	str	r3, [r7, #16]
      break;
 8004d58:	e027      	b.n	8004daa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	0c9b      	lsrs	r3, r3, #18
 8004d5e:	f003 030f 	and.w	r3, r3, #15
 8004d62:	4a17      	ldr	r2, [pc, #92]	@ (8004dc0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004d64:	5cd3      	ldrb	r3, [r2, r3]
 8004d66:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d010      	beq.n	8004d94 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004d72:	4b11      	ldr	r3, [pc, #68]	@ (8004db8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	0c5b      	lsrs	r3, r3, #17
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	4a11      	ldr	r2, [pc, #68]	@ (8004dc4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004d7e:	5cd3      	ldrb	r3, [r2, r3]
 8004d80:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a0d      	ldr	r2, [pc, #52]	@ (8004dbc <HAL_RCC_GetSysClockFreq+0x98>)
 8004d86:	fb03 f202 	mul.w	r2, r3, r2
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d90:	617b      	str	r3, [r7, #20]
 8004d92:	e004      	b.n	8004d9e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a0c      	ldr	r2, [pc, #48]	@ (8004dc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004d98:	fb02 f303 	mul.w	r3, r2, r3
 8004d9c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	613b      	str	r3, [r7, #16]
      break;
 8004da2:	e002      	b.n	8004daa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004da4:	4b05      	ldr	r3, [pc, #20]	@ (8004dbc <HAL_RCC_GetSysClockFreq+0x98>)
 8004da6:	613b      	str	r3, [r7, #16]
      break;
 8004da8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004daa:	693b      	ldr	r3, [r7, #16]
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	371c      	adds	r7, #28
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bc80      	pop	{r7}
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop
 8004db8:	40021000 	.word	0x40021000
 8004dbc:	007a1200 	.word	0x007a1200
 8004dc0:	08006aa0 	.word	0x08006aa0
 8004dc4:	08006ab0 	.word	0x08006ab0
 8004dc8:	003d0900 	.word	0x003d0900

08004dcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004dd0:	4b02      	ldr	r3, [pc, #8]	@ (8004ddc <HAL_RCC_GetHCLKFreq+0x10>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bc80      	pop	{r7}
 8004dda:	4770      	bx	lr
 8004ddc:	20000000 	.word	0x20000000

08004de0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004de4:	f7ff fff2 	bl	8004dcc <HAL_RCC_GetHCLKFreq>
 8004de8:	4602      	mov	r2, r0
 8004dea:	4b05      	ldr	r3, [pc, #20]	@ (8004e00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	0a1b      	lsrs	r3, r3, #8
 8004df0:	f003 0307 	and.w	r3, r3, #7
 8004df4:	4903      	ldr	r1, [pc, #12]	@ (8004e04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004df6:	5ccb      	ldrb	r3, [r1, r3]
 8004df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	40021000 	.word	0x40021000
 8004e04:	08006968 	.word	0x08006968

08004e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e0c:	f7ff ffde 	bl	8004dcc <HAL_RCC_GetHCLKFreq>
 8004e10:	4602      	mov	r2, r0
 8004e12:	4b05      	ldr	r3, [pc, #20]	@ (8004e28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	0adb      	lsrs	r3, r3, #11
 8004e18:	f003 0307 	and.w	r3, r3, #7
 8004e1c:	4903      	ldr	r1, [pc, #12]	@ (8004e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e1e:	5ccb      	ldrb	r3, [r1, r3]
 8004e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	40021000 	.word	0x40021000
 8004e2c:	08006968 	.word	0x08006968

08004e30 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004e38:	4b0a      	ldr	r3, [pc, #40]	@ (8004e64 <RCC_Delay+0x34>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a0a      	ldr	r2, [pc, #40]	@ (8004e68 <RCC_Delay+0x38>)
 8004e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e42:	0a5b      	lsrs	r3, r3, #9
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	fb02 f303 	mul.w	r3, r2, r3
 8004e4a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004e4c:	bf00      	nop
  }
  while (Delay --);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	1e5a      	subs	r2, r3, #1
 8004e52:	60fa      	str	r2, [r7, #12]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d1f9      	bne.n	8004e4c <RCC_Delay+0x1c>
}
 8004e58:	bf00      	nop
 8004e5a:	bf00      	nop
 8004e5c:	3714      	adds	r7, #20
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bc80      	pop	{r7}
 8004e62:	4770      	bx	lr
 8004e64:	20000000 	.word	0x20000000
 8004e68:	10624dd3 	.word	0x10624dd3

08004e6c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b086      	sub	sp, #24
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004e74:	2300      	movs	r3, #0
 8004e76:	613b      	str	r3, [r7, #16]
 8004e78:	2300      	movs	r3, #0
 8004e7a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 0301 	and.w	r3, r3, #1
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d07d      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e8c:	4b4f      	ldr	r3, [pc, #316]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e8e:	69db      	ldr	r3, [r3, #28]
 8004e90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d10d      	bne.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e98:	4b4c      	ldr	r3, [pc, #304]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e9a:	69db      	ldr	r3, [r3, #28]
 8004e9c:	4a4b      	ldr	r2, [pc, #300]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ea2:	61d3      	str	r3, [r2, #28]
 8004ea4:	4b49      	ldr	r3, [pc, #292]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ea6:	69db      	ldr	r3, [r3, #28]
 8004ea8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eac:	60bb      	str	r3, [r7, #8]
 8004eae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eb4:	4b46      	ldr	r3, [pc, #280]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d118      	bne.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ec0:	4b43      	ldr	r3, [pc, #268]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a42      	ldr	r2, [pc, #264]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ec6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004eca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ecc:	f7fe fa26 	bl	800331c <HAL_GetTick>
 8004ed0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ed2:	e008      	b.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ed4:	f7fe fa22 	bl	800331c <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	2b64      	cmp	r3, #100	@ 0x64
 8004ee0:	d901      	bls.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	e06d      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ee6:	4b3a      	ldr	r3, [pc, #232]	@ (8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d0f0      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ef2:	4b36      	ldr	r3, [pc, #216]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ef4:	6a1b      	ldr	r3, [r3, #32]
 8004ef6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004efa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d02e      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f0a:	68fa      	ldr	r2, [r7, #12]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d027      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f10:	4b2e      	ldr	r3, [pc, #184]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f12:	6a1b      	ldr	r3, [r3, #32]
 8004f14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f18:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f1a:	4b2e      	ldr	r3, [pc, #184]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f20:	4b2c      	ldr	r3, [pc, #176]	@ (8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004f22:	2200      	movs	r2, #0
 8004f24:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004f26:	4a29      	ldr	r2, [pc, #164]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d014      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f36:	f7fe f9f1 	bl	800331c <HAL_GetTick>
 8004f3a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f3c:	e00a      	b.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f3e:	f7fe f9ed 	bl	800331c <HAL_GetTick>
 8004f42:	4602      	mov	r2, r0
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	1ad3      	subs	r3, r2, r3
 8004f48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d901      	bls.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e036      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f54:	4b1d      	ldr	r3, [pc, #116]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f56:	6a1b      	ldr	r3, [r3, #32]
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d0ee      	beq.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f60:	4b1a      	ldr	r3, [pc, #104]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f62:	6a1b      	ldr	r3, [r3, #32]
 8004f64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	4917      	ldr	r1, [pc, #92]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004f72:	7dfb      	ldrb	r3, [r7, #23]
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d105      	bne.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f78:	4b14      	ldr	r3, [pc, #80]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f7a:	69db      	ldr	r3, [r3, #28]
 8004f7c:	4a13      	ldr	r2, [pc, #76]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f82:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 0302 	and.w	r3, r3, #2
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d008      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f90:	4b0e      	ldr	r3, [pc, #56]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	490b      	ldr	r1, [pc, #44]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0310 	and.w	r3, r3, #16
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d008      	beq.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004fae:	4b07      	ldr	r3, [pc, #28]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	4904      	ldr	r1, [pc, #16]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3718      	adds	r7, #24
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	40021000 	.word	0x40021000
 8004fd0:	40007000 	.word	0x40007000
 8004fd4:	42420440 	.word	0x42420440

08004fd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b082      	sub	sp, #8
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d101      	bne.n	8004fea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e042      	b.n	8005070 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d106      	bne.n	8005004 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f7fb fef2 	bl	8000de8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2224      	movs	r2, #36	@ 0x24
 8005008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68da      	ldr	r2, [r3, #12]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800501a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 f82b 	bl	8005078 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	691a      	ldr	r2, [r3, #16]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005030:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	695a      	ldr	r2, [r3, #20]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005040:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68da      	ldr	r2, [r3, #12]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005050:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2220      	movs	r2, #32
 800505c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2220      	movs	r2, #32
 8005064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800506e:	2300      	movs	r3, #0
}
 8005070:	4618      	mov	r0, r3
 8005072:	3708      	adds	r7, #8
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}

08005078 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	68da      	ldr	r2, [r3, #12]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	430a      	orrs	r2, r1
 8005094:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	689a      	ldr	r2, [r3, #8]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	691b      	ldr	r3, [r3, #16]
 800509e:	431a      	orrs	r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	695b      	ldr	r3, [r3, #20]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80050b2:	f023 030c 	bic.w	r3, r3, #12
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	6812      	ldr	r2, [r2, #0]
 80050ba:	68b9      	ldr	r1, [r7, #8]
 80050bc:	430b      	orrs	r3, r1
 80050be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	699a      	ldr	r2, [r3, #24]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a2c      	ldr	r2, [pc, #176]	@ (800518c <UART_SetConfig+0x114>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d103      	bne.n	80050e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80050e0:	f7ff fe92 	bl	8004e08 <HAL_RCC_GetPCLK2Freq>
 80050e4:	60f8      	str	r0, [r7, #12]
 80050e6:	e002      	b.n	80050ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80050e8:	f7ff fe7a 	bl	8004de0 <HAL_RCC_GetPCLK1Freq>
 80050ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050ee:	68fa      	ldr	r2, [r7, #12]
 80050f0:	4613      	mov	r3, r2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	4413      	add	r3, r2
 80050f6:	009a      	lsls	r2, r3, #2
 80050f8:	441a      	add	r2, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	fbb2 f3f3 	udiv	r3, r2, r3
 8005104:	4a22      	ldr	r2, [pc, #136]	@ (8005190 <UART_SetConfig+0x118>)
 8005106:	fba2 2303 	umull	r2, r3, r2, r3
 800510a:	095b      	lsrs	r3, r3, #5
 800510c:	0119      	lsls	r1, r3, #4
 800510e:	68fa      	ldr	r2, [r7, #12]
 8005110:	4613      	mov	r3, r2
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	4413      	add	r3, r2
 8005116:	009a      	lsls	r2, r3, #2
 8005118:	441a      	add	r2, r3
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	009b      	lsls	r3, r3, #2
 8005120:	fbb2 f2f3 	udiv	r2, r2, r3
 8005124:	4b1a      	ldr	r3, [pc, #104]	@ (8005190 <UART_SetConfig+0x118>)
 8005126:	fba3 0302 	umull	r0, r3, r3, r2
 800512a:	095b      	lsrs	r3, r3, #5
 800512c:	2064      	movs	r0, #100	@ 0x64
 800512e:	fb00 f303 	mul.w	r3, r0, r3
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	011b      	lsls	r3, r3, #4
 8005136:	3332      	adds	r3, #50	@ 0x32
 8005138:	4a15      	ldr	r2, [pc, #84]	@ (8005190 <UART_SetConfig+0x118>)
 800513a:	fba2 2303 	umull	r2, r3, r2, r3
 800513e:	095b      	lsrs	r3, r3, #5
 8005140:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005144:	4419      	add	r1, r3
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	4613      	mov	r3, r2
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	4413      	add	r3, r2
 800514e:	009a      	lsls	r2, r3, #2
 8005150:	441a      	add	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	fbb2 f2f3 	udiv	r2, r2, r3
 800515c:	4b0c      	ldr	r3, [pc, #48]	@ (8005190 <UART_SetConfig+0x118>)
 800515e:	fba3 0302 	umull	r0, r3, r3, r2
 8005162:	095b      	lsrs	r3, r3, #5
 8005164:	2064      	movs	r0, #100	@ 0x64
 8005166:	fb00 f303 	mul.w	r3, r0, r3
 800516a:	1ad3      	subs	r3, r2, r3
 800516c:	011b      	lsls	r3, r3, #4
 800516e:	3332      	adds	r3, #50	@ 0x32
 8005170:	4a07      	ldr	r2, [pc, #28]	@ (8005190 <UART_SetConfig+0x118>)
 8005172:	fba2 2303 	umull	r2, r3, r2, r3
 8005176:	095b      	lsrs	r3, r3, #5
 8005178:	f003 020f 	and.w	r2, r3, #15
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	440a      	add	r2, r1
 8005182:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005184:	bf00      	nop
 8005186:	3710      	adds	r7, #16
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	40013800 	.word	0x40013800
 8005190:	51eb851f 	.word	0x51eb851f

08005194 <__sflush_r>:
 8005194:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800519a:	0716      	lsls	r6, r2, #28
 800519c:	4605      	mov	r5, r0
 800519e:	460c      	mov	r4, r1
 80051a0:	d454      	bmi.n	800524c <__sflush_r+0xb8>
 80051a2:	684b      	ldr	r3, [r1, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	dc02      	bgt.n	80051ae <__sflush_r+0x1a>
 80051a8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	dd48      	ble.n	8005240 <__sflush_r+0xac>
 80051ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80051b0:	2e00      	cmp	r6, #0
 80051b2:	d045      	beq.n	8005240 <__sflush_r+0xac>
 80051b4:	2300      	movs	r3, #0
 80051b6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80051ba:	682f      	ldr	r7, [r5, #0]
 80051bc:	6a21      	ldr	r1, [r4, #32]
 80051be:	602b      	str	r3, [r5, #0]
 80051c0:	d030      	beq.n	8005224 <__sflush_r+0x90>
 80051c2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80051c4:	89a3      	ldrh	r3, [r4, #12]
 80051c6:	0759      	lsls	r1, r3, #29
 80051c8:	d505      	bpl.n	80051d6 <__sflush_r+0x42>
 80051ca:	6863      	ldr	r3, [r4, #4]
 80051cc:	1ad2      	subs	r2, r2, r3
 80051ce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80051d0:	b10b      	cbz	r3, 80051d6 <__sflush_r+0x42>
 80051d2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80051d4:	1ad2      	subs	r2, r2, r3
 80051d6:	2300      	movs	r3, #0
 80051d8:	4628      	mov	r0, r5
 80051da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80051dc:	6a21      	ldr	r1, [r4, #32]
 80051de:	47b0      	blx	r6
 80051e0:	1c43      	adds	r3, r0, #1
 80051e2:	89a3      	ldrh	r3, [r4, #12]
 80051e4:	d106      	bne.n	80051f4 <__sflush_r+0x60>
 80051e6:	6829      	ldr	r1, [r5, #0]
 80051e8:	291d      	cmp	r1, #29
 80051ea:	d82b      	bhi.n	8005244 <__sflush_r+0xb0>
 80051ec:	4a28      	ldr	r2, [pc, #160]	@ (8005290 <__sflush_r+0xfc>)
 80051ee:	410a      	asrs	r2, r1
 80051f0:	07d6      	lsls	r6, r2, #31
 80051f2:	d427      	bmi.n	8005244 <__sflush_r+0xb0>
 80051f4:	2200      	movs	r2, #0
 80051f6:	6062      	str	r2, [r4, #4]
 80051f8:	6922      	ldr	r2, [r4, #16]
 80051fa:	04d9      	lsls	r1, r3, #19
 80051fc:	6022      	str	r2, [r4, #0]
 80051fe:	d504      	bpl.n	800520a <__sflush_r+0x76>
 8005200:	1c42      	adds	r2, r0, #1
 8005202:	d101      	bne.n	8005208 <__sflush_r+0x74>
 8005204:	682b      	ldr	r3, [r5, #0]
 8005206:	b903      	cbnz	r3, 800520a <__sflush_r+0x76>
 8005208:	6560      	str	r0, [r4, #84]	@ 0x54
 800520a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800520c:	602f      	str	r7, [r5, #0]
 800520e:	b1b9      	cbz	r1, 8005240 <__sflush_r+0xac>
 8005210:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005214:	4299      	cmp	r1, r3
 8005216:	d002      	beq.n	800521e <__sflush_r+0x8a>
 8005218:	4628      	mov	r0, r5
 800521a:	f000 fa3f 	bl	800569c <_free_r>
 800521e:	2300      	movs	r3, #0
 8005220:	6363      	str	r3, [r4, #52]	@ 0x34
 8005222:	e00d      	b.n	8005240 <__sflush_r+0xac>
 8005224:	2301      	movs	r3, #1
 8005226:	4628      	mov	r0, r5
 8005228:	47b0      	blx	r6
 800522a:	4602      	mov	r2, r0
 800522c:	1c50      	adds	r0, r2, #1
 800522e:	d1c9      	bne.n	80051c4 <__sflush_r+0x30>
 8005230:	682b      	ldr	r3, [r5, #0]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d0c6      	beq.n	80051c4 <__sflush_r+0x30>
 8005236:	2b1d      	cmp	r3, #29
 8005238:	d001      	beq.n	800523e <__sflush_r+0xaa>
 800523a:	2b16      	cmp	r3, #22
 800523c:	d11d      	bne.n	800527a <__sflush_r+0xe6>
 800523e:	602f      	str	r7, [r5, #0]
 8005240:	2000      	movs	r0, #0
 8005242:	e021      	b.n	8005288 <__sflush_r+0xf4>
 8005244:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005248:	b21b      	sxth	r3, r3
 800524a:	e01a      	b.n	8005282 <__sflush_r+0xee>
 800524c:	690f      	ldr	r7, [r1, #16]
 800524e:	2f00      	cmp	r7, #0
 8005250:	d0f6      	beq.n	8005240 <__sflush_r+0xac>
 8005252:	0793      	lsls	r3, r2, #30
 8005254:	bf18      	it	ne
 8005256:	2300      	movne	r3, #0
 8005258:	680e      	ldr	r6, [r1, #0]
 800525a:	bf08      	it	eq
 800525c:	694b      	ldreq	r3, [r1, #20]
 800525e:	1bf6      	subs	r6, r6, r7
 8005260:	600f      	str	r7, [r1, #0]
 8005262:	608b      	str	r3, [r1, #8]
 8005264:	2e00      	cmp	r6, #0
 8005266:	ddeb      	ble.n	8005240 <__sflush_r+0xac>
 8005268:	4633      	mov	r3, r6
 800526a:	463a      	mov	r2, r7
 800526c:	4628      	mov	r0, r5
 800526e:	6a21      	ldr	r1, [r4, #32]
 8005270:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005274:	47e0      	blx	ip
 8005276:	2800      	cmp	r0, #0
 8005278:	dc07      	bgt.n	800528a <__sflush_r+0xf6>
 800527a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800527e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005282:	f04f 30ff 	mov.w	r0, #4294967295
 8005286:	81a3      	strh	r3, [r4, #12]
 8005288:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800528a:	4407      	add	r7, r0
 800528c:	1a36      	subs	r6, r6, r0
 800528e:	e7e9      	b.n	8005264 <__sflush_r+0xd0>
 8005290:	dfbffffe 	.word	0xdfbffffe

08005294 <_fflush_r>:
 8005294:	b538      	push	{r3, r4, r5, lr}
 8005296:	690b      	ldr	r3, [r1, #16]
 8005298:	4605      	mov	r5, r0
 800529a:	460c      	mov	r4, r1
 800529c:	b913      	cbnz	r3, 80052a4 <_fflush_r+0x10>
 800529e:	2500      	movs	r5, #0
 80052a0:	4628      	mov	r0, r5
 80052a2:	bd38      	pop	{r3, r4, r5, pc}
 80052a4:	b118      	cbz	r0, 80052ae <_fflush_r+0x1a>
 80052a6:	6a03      	ldr	r3, [r0, #32]
 80052a8:	b90b      	cbnz	r3, 80052ae <_fflush_r+0x1a>
 80052aa:	f000 f8bb 	bl	8005424 <__sinit>
 80052ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d0f3      	beq.n	800529e <_fflush_r+0xa>
 80052b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80052b8:	07d0      	lsls	r0, r2, #31
 80052ba:	d404      	bmi.n	80052c6 <_fflush_r+0x32>
 80052bc:	0599      	lsls	r1, r3, #22
 80052be:	d402      	bmi.n	80052c6 <_fflush_r+0x32>
 80052c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052c2:	f000 f9e8 	bl	8005696 <__retarget_lock_acquire_recursive>
 80052c6:	4628      	mov	r0, r5
 80052c8:	4621      	mov	r1, r4
 80052ca:	f7ff ff63 	bl	8005194 <__sflush_r>
 80052ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80052d0:	4605      	mov	r5, r0
 80052d2:	07da      	lsls	r2, r3, #31
 80052d4:	d4e4      	bmi.n	80052a0 <_fflush_r+0xc>
 80052d6:	89a3      	ldrh	r3, [r4, #12]
 80052d8:	059b      	lsls	r3, r3, #22
 80052da:	d4e1      	bmi.n	80052a0 <_fflush_r+0xc>
 80052dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80052de:	f000 f9db 	bl	8005698 <__retarget_lock_release_recursive>
 80052e2:	e7dd      	b.n	80052a0 <_fflush_r+0xc>

080052e4 <fflush>:
 80052e4:	4601      	mov	r1, r0
 80052e6:	b920      	cbnz	r0, 80052f2 <fflush+0xe>
 80052e8:	4a04      	ldr	r2, [pc, #16]	@ (80052fc <fflush+0x18>)
 80052ea:	4905      	ldr	r1, [pc, #20]	@ (8005300 <fflush+0x1c>)
 80052ec:	4805      	ldr	r0, [pc, #20]	@ (8005304 <fflush+0x20>)
 80052ee:	f000 b8b1 	b.w	8005454 <_fwalk_sglue>
 80052f2:	4b05      	ldr	r3, [pc, #20]	@ (8005308 <fflush+0x24>)
 80052f4:	6818      	ldr	r0, [r3, #0]
 80052f6:	f7ff bfcd 	b.w	8005294 <_fflush_r>
 80052fa:	bf00      	nop
 80052fc:	20000048 	.word	0x20000048
 8005300:	08005295 	.word	0x08005295
 8005304:	20000058 	.word	0x20000058
 8005308:	20000054 	.word	0x20000054

0800530c <std>:
 800530c:	2300      	movs	r3, #0
 800530e:	b510      	push	{r4, lr}
 8005310:	4604      	mov	r4, r0
 8005312:	e9c0 3300 	strd	r3, r3, [r0]
 8005316:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800531a:	6083      	str	r3, [r0, #8]
 800531c:	8181      	strh	r1, [r0, #12]
 800531e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005320:	81c2      	strh	r2, [r0, #14]
 8005322:	6183      	str	r3, [r0, #24]
 8005324:	4619      	mov	r1, r3
 8005326:	2208      	movs	r2, #8
 8005328:	305c      	adds	r0, #92	@ 0x5c
 800532a:	f000 f93a 	bl	80055a2 <memset>
 800532e:	4b0d      	ldr	r3, [pc, #52]	@ (8005364 <std+0x58>)
 8005330:	6224      	str	r4, [r4, #32]
 8005332:	6263      	str	r3, [r4, #36]	@ 0x24
 8005334:	4b0c      	ldr	r3, [pc, #48]	@ (8005368 <std+0x5c>)
 8005336:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005338:	4b0c      	ldr	r3, [pc, #48]	@ (800536c <std+0x60>)
 800533a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800533c:	4b0c      	ldr	r3, [pc, #48]	@ (8005370 <std+0x64>)
 800533e:	6323      	str	r3, [r4, #48]	@ 0x30
 8005340:	4b0c      	ldr	r3, [pc, #48]	@ (8005374 <std+0x68>)
 8005342:	429c      	cmp	r4, r3
 8005344:	d006      	beq.n	8005354 <std+0x48>
 8005346:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800534a:	4294      	cmp	r4, r2
 800534c:	d002      	beq.n	8005354 <std+0x48>
 800534e:	33d0      	adds	r3, #208	@ 0xd0
 8005350:	429c      	cmp	r4, r3
 8005352:	d105      	bne.n	8005360 <std+0x54>
 8005354:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800535c:	f000 b99a 	b.w	8005694 <__retarget_lock_init_recursive>
 8005360:	bd10      	pop	{r4, pc}
 8005362:	bf00      	nop
 8005364:	0800551d 	.word	0x0800551d
 8005368:	0800553f 	.word	0x0800553f
 800536c:	08005577 	.word	0x08005577
 8005370:	0800559b 	.word	0x0800559b
 8005374:	20000394 	.word	0x20000394

08005378 <stdio_exit_handler>:
 8005378:	4a02      	ldr	r2, [pc, #8]	@ (8005384 <stdio_exit_handler+0xc>)
 800537a:	4903      	ldr	r1, [pc, #12]	@ (8005388 <stdio_exit_handler+0x10>)
 800537c:	4803      	ldr	r0, [pc, #12]	@ (800538c <stdio_exit_handler+0x14>)
 800537e:	f000 b869 	b.w	8005454 <_fwalk_sglue>
 8005382:	bf00      	nop
 8005384:	20000048 	.word	0x20000048
 8005388:	08005295 	.word	0x08005295
 800538c:	20000058 	.word	0x20000058

08005390 <cleanup_stdio>:
 8005390:	6841      	ldr	r1, [r0, #4]
 8005392:	4b0c      	ldr	r3, [pc, #48]	@ (80053c4 <cleanup_stdio+0x34>)
 8005394:	b510      	push	{r4, lr}
 8005396:	4299      	cmp	r1, r3
 8005398:	4604      	mov	r4, r0
 800539a:	d001      	beq.n	80053a0 <cleanup_stdio+0x10>
 800539c:	f7ff ff7a 	bl	8005294 <_fflush_r>
 80053a0:	68a1      	ldr	r1, [r4, #8]
 80053a2:	4b09      	ldr	r3, [pc, #36]	@ (80053c8 <cleanup_stdio+0x38>)
 80053a4:	4299      	cmp	r1, r3
 80053a6:	d002      	beq.n	80053ae <cleanup_stdio+0x1e>
 80053a8:	4620      	mov	r0, r4
 80053aa:	f7ff ff73 	bl	8005294 <_fflush_r>
 80053ae:	68e1      	ldr	r1, [r4, #12]
 80053b0:	4b06      	ldr	r3, [pc, #24]	@ (80053cc <cleanup_stdio+0x3c>)
 80053b2:	4299      	cmp	r1, r3
 80053b4:	d004      	beq.n	80053c0 <cleanup_stdio+0x30>
 80053b6:	4620      	mov	r0, r4
 80053b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053bc:	f7ff bf6a 	b.w	8005294 <_fflush_r>
 80053c0:	bd10      	pop	{r4, pc}
 80053c2:	bf00      	nop
 80053c4:	20000394 	.word	0x20000394
 80053c8:	200003fc 	.word	0x200003fc
 80053cc:	20000464 	.word	0x20000464

080053d0 <global_stdio_init.part.0>:
 80053d0:	b510      	push	{r4, lr}
 80053d2:	4b0b      	ldr	r3, [pc, #44]	@ (8005400 <global_stdio_init.part.0+0x30>)
 80053d4:	4c0b      	ldr	r4, [pc, #44]	@ (8005404 <global_stdio_init.part.0+0x34>)
 80053d6:	4a0c      	ldr	r2, [pc, #48]	@ (8005408 <global_stdio_init.part.0+0x38>)
 80053d8:	4620      	mov	r0, r4
 80053da:	601a      	str	r2, [r3, #0]
 80053dc:	2104      	movs	r1, #4
 80053de:	2200      	movs	r2, #0
 80053e0:	f7ff ff94 	bl	800530c <std>
 80053e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80053e8:	2201      	movs	r2, #1
 80053ea:	2109      	movs	r1, #9
 80053ec:	f7ff ff8e 	bl	800530c <std>
 80053f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80053f4:	2202      	movs	r2, #2
 80053f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053fa:	2112      	movs	r1, #18
 80053fc:	f7ff bf86 	b.w	800530c <std>
 8005400:	200004cc 	.word	0x200004cc
 8005404:	20000394 	.word	0x20000394
 8005408:	08005379 	.word	0x08005379

0800540c <__sfp_lock_acquire>:
 800540c:	4801      	ldr	r0, [pc, #4]	@ (8005414 <__sfp_lock_acquire+0x8>)
 800540e:	f000 b942 	b.w	8005696 <__retarget_lock_acquire_recursive>
 8005412:	bf00      	nop
 8005414:	200004d5 	.word	0x200004d5

08005418 <__sfp_lock_release>:
 8005418:	4801      	ldr	r0, [pc, #4]	@ (8005420 <__sfp_lock_release+0x8>)
 800541a:	f000 b93d 	b.w	8005698 <__retarget_lock_release_recursive>
 800541e:	bf00      	nop
 8005420:	200004d5 	.word	0x200004d5

08005424 <__sinit>:
 8005424:	b510      	push	{r4, lr}
 8005426:	4604      	mov	r4, r0
 8005428:	f7ff fff0 	bl	800540c <__sfp_lock_acquire>
 800542c:	6a23      	ldr	r3, [r4, #32]
 800542e:	b11b      	cbz	r3, 8005438 <__sinit+0x14>
 8005430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005434:	f7ff bff0 	b.w	8005418 <__sfp_lock_release>
 8005438:	4b04      	ldr	r3, [pc, #16]	@ (800544c <__sinit+0x28>)
 800543a:	6223      	str	r3, [r4, #32]
 800543c:	4b04      	ldr	r3, [pc, #16]	@ (8005450 <__sinit+0x2c>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1f5      	bne.n	8005430 <__sinit+0xc>
 8005444:	f7ff ffc4 	bl	80053d0 <global_stdio_init.part.0>
 8005448:	e7f2      	b.n	8005430 <__sinit+0xc>
 800544a:	bf00      	nop
 800544c:	08005391 	.word	0x08005391
 8005450:	200004cc 	.word	0x200004cc

08005454 <_fwalk_sglue>:
 8005454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005458:	4607      	mov	r7, r0
 800545a:	4688      	mov	r8, r1
 800545c:	4614      	mov	r4, r2
 800545e:	2600      	movs	r6, #0
 8005460:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005464:	f1b9 0901 	subs.w	r9, r9, #1
 8005468:	d505      	bpl.n	8005476 <_fwalk_sglue+0x22>
 800546a:	6824      	ldr	r4, [r4, #0]
 800546c:	2c00      	cmp	r4, #0
 800546e:	d1f7      	bne.n	8005460 <_fwalk_sglue+0xc>
 8005470:	4630      	mov	r0, r6
 8005472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005476:	89ab      	ldrh	r3, [r5, #12]
 8005478:	2b01      	cmp	r3, #1
 800547a:	d907      	bls.n	800548c <_fwalk_sglue+0x38>
 800547c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005480:	3301      	adds	r3, #1
 8005482:	d003      	beq.n	800548c <_fwalk_sglue+0x38>
 8005484:	4629      	mov	r1, r5
 8005486:	4638      	mov	r0, r7
 8005488:	47c0      	blx	r8
 800548a:	4306      	orrs	r6, r0
 800548c:	3568      	adds	r5, #104	@ 0x68
 800548e:	e7e9      	b.n	8005464 <_fwalk_sglue+0x10>

08005490 <iprintf>:
 8005490:	b40f      	push	{r0, r1, r2, r3}
 8005492:	b507      	push	{r0, r1, r2, lr}
 8005494:	4906      	ldr	r1, [pc, #24]	@ (80054b0 <iprintf+0x20>)
 8005496:	ab04      	add	r3, sp, #16
 8005498:	6808      	ldr	r0, [r1, #0]
 800549a:	f853 2b04 	ldr.w	r2, [r3], #4
 800549e:	6881      	ldr	r1, [r0, #8]
 80054a0:	9301      	str	r3, [sp, #4]
 80054a2:	f000 fb71 	bl	8005b88 <_vfiprintf_r>
 80054a6:	b003      	add	sp, #12
 80054a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80054ac:	b004      	add	sp, #16
 80054ae:	4770      	bx	lr
 80054b0:	20000054 	.word	0x20000054

080054b4 <sniprintf>:
 80054b4:	b40c      	push	{r2, r3}
 80054b6:	b530      	push	{r4, r5, lr}
 80054b8:	4b17      	ldr	r3, [pc, #92]	@ (8005518 <sniprintf+0x64>)
 80054ba:	1e0c      	subs	r4, r1, #0
 80054bc:	681d      	ldr	r5, [r3, #0]
 80054be:	b09d      	sub	sp, #116	@ 0x74
 80054c0:	da08      	bge.n	80054d4 <sniprintf+0x20>
 80054c2:	238b      	movs	r3, #139	@ 0x8b
 80054c4:	f04f 30ff 	mov.w	r0, #4294967295
 80054c8:	602b      	str	r3, [r5, #0]
 80054ca:	b01d      	add	sp, #116	@ 0x74
 80054cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80054d0:	b002      	add	sp, #8
 80054d2:	4770      	bx	lr
 80054d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80054d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80054dc:	bf0c      	ite	eq
 80054de:	4623      	moveq	r3, r4
 80054e0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80054e4:	9304      	str	r3, [sp, #16]
 80054e6:	9307      	str	r3, [sp, #28]
 80054e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80054ec:	9002      	str	r0, [sp, #8]
 80054ee:	9006      	str	r0, [sp, #24]
 80054f0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80054f4:	4628      	mov	r0, r5
 80054f6:	ab21      	add	r3, sp, #132	@ 0x84
 80054f8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80054fa:	a902      	add	r1, sp, #8
 80054fc:	9301      	str	r3, [sp, #4]
 80054fe:	f000 fa1f 	bl	8005940 <_svfiprintf_r>
 8005502:	1c43      	adds	r3, r0, #1
 8005504:	bfbc      	itt	lt
 8005506:	238b      	movlt	r3, #139	@ 0x8b
 8005508:	602b      	strlt	r3, [r5, #0]
 800550a:	2c00      	cmp	r4, #0
 800550c:	d0dd      	beq.n	80054ca <sniprintf+0x16>
 800550e:	2200      	movs	r2, #0
 8005510:	9b02      	ldr	r3, [sp, #8]
 8005512:	701a      	strb	r2, [r3, #0]
 8005514:	e7d9      	b.n	80054ca <sniprintf+0x16>
 8005516:	bf00      	nop
 8005518:	20000054 	.word	0x20000054

0800551c <__sread>:
 800551c:	b510      	push	{r4, lr}
 800551e:	460c      	mov	r4, r1
 8005520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005524:	f000 f868 	bl	80055f8 <_read_r>
 8005528:	2800      	cmp	r0, #0
 800552a:	bfab      	itete	ge
 800552c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800552e:	89a3      	ldrhlt	r3, [r4, #12]
 8005530:	181b      	addge	r3, r3, r0
 8005532:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005536:	bfac      	ite	ge
 8005538:	6563      	strge	r3, [r4, #84]	@ 0x54
 800553a:	81a3      	strhlt	r3, [r4, #12]
 800553c:	bd10      	pop	{r4, pc}

0800553e <__swrite>:
 800553e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005542:	461f      	mov	r7, r3
 8005544:	898b      	ldrh	r3, [r1, #12]
 8005546:	4605      	mov	r5, r0
 8005548:	05db      	lsls	r3, r3, #23
 800554a:	460c      	mov	r4, r1
 800554c:	4616      	mov	r6, r2
 800554e:	d505      	bpl.n	800555c <__swrite+0x1e>
 8005550:	2302      	movs	r3, #2
 8005552:	2200      	movs	r2, #0
 8005554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005558:	f000 f83c 	bl	80055d4 <_lseek_r>
 800555c:	89a3      	ldrh	r3, [r4, #12]
 800555e:	4632      	mov	r2, r6
 8005560:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005564:	81a3      	strh	r3, [r4, #12]
 8005566:	4628      	mov	r0, r5
 8005568:	463b      	mov	r3, r7
 800556a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800556e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005572:	f000 b853 	b.w	800561c <_write_r>

08005576 <__sseek>:
 8005576:	b510      	push	{r4, lr}
 8005578:	460c      	mov	r4, r1
 800557a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800557e:	f000 f829 	bl	80055d4 <_lseek_r>
 8005582:	1c43      	adds	r3, r0, #1
 8005584:	89a3      	ldrh	r3, [r4, #12]
 8005586:	bf15      	itete	ne
 8005588:	6560      	strne	r0, [r4, #84]	@ 0x54
 800558a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800558e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005592:	81a3      	strheq	r3, [r4, #12]
 8005594:	bf18      	it	ne
 8005596:	81a3      	strhne	r3, [r4, #12]
 8005598:	bd10      	pop	{r4, pc}

0800559a <__sclose>:
 800559a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800559e:	f000 b809 	b.w	80055b4 <_close_r>

080055a2 <memset>:
 80055a2:	4603      	mov	r3, r0
 80055a4:	4402      	add	r2, r0
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d100      	bne.n	80055ac <memset+0xa>
 80055aa:	4770      	bx	lr
 80055ac:	f803 1b01 	strb.w	r1, [r3], #1
 80055b0:	e7f9      	b.n	80055a6 <memset+0x4>
	...

080055b4 <_close_r>:
 80055b4:	b538      	push	{r3, r4, r5, lr}
 80055b6:	2300      	movs	r3, #0
 80055b8:	4d05      	ldr	r5, [pc, #20]	@ (80055d0 <_close_r+0x1c>)
 80055ba:	4604      	mov	r4, r0
 80055bc:	4608      	mov	r0, r1
 80055be:	602b      	str	r3, [r5, #0]
 80055c0:	f7fb fcd9 	bl	8000f76 <_close>
 80055c4:	1c43      	adds	r3, r0, #1
 80055c6:	d102      	bne.n	80055ce <_close_r+0x1a>
 80055c8:	682b      	ldr	r3, [r5, #0]
 80055ca:	b103      	cbz	r3, 80055ce <_close_r+0x1a>
 80055cc:	6023      	str	r3, [r4, #0]
 80055ce:	bd38      	pop	{r3, r4, r5, pc}
 80055d0:	200004d0 	.word	0x200004d0

080055d4 <_lseek_r>:
 80055d4:	b538      	push	{r3, r4, r5, lr}
 80055d6:	4604      	mov	r4, r0
 80055d8:	4608      	mov	r0, r1
 80055da:	4611      	mov	r1, r2
 80055dc:	2200      	movs	r2, #0
 80055de:	4d05      	ldr	r5, [pc, #20]	@ (80055f4 <_lseek_r+0x20>)
 80055e0:	602a      	str	r2, [r5, #0]
 80055e2:	461a      	mov	r2, r3
 80055e4:	f7fb fceb 	bl	8000fbe <_lseek>
 80055e8:	1c43      	adds	r3, r0, #1
 80055ea:	d102      	bne.n	80055f2 <_lseek_r+0x1e>
 80055ec:	682b      	ldr	r3, [r5, #0]
 80055ee:	b103      	cbz	r3, 80055f2 <_lseek_r+0x1e>
 80055f0:	6023      	str	r3, [r4, #0]
 80055f2:	bd38      	pop	{r3, r4, r5, pc}
 80055f4:	200004d0 	.word	0x200004d0

080055f8 <_read_r>:
 80055f8:	b538      	push	{r3, r4, r5, lr}
 80055fa:	4604      	mov	r4, r0
 80055fc:	4608      	mov	r0, r1
 80055fe:	4611      	mov	r1, r2
 8005600:	2200      	movs	r2, #0
 8005602:	4d05      	ldr	r5, [pc, #20]	@ (8005618 <_read_r+0x20>)
 8005604:	602a      	str	r2, [r5, #0]
 8005606:	461a      	mov	r2, r3
 8005608:	f7fb fc7c 	bl	8000f04 <_read>
 800560c:	1c43      	adds	r3, r0, #1
 800560e:	d102      	bne.n	8005616 <_read_r+0x1e>
 8005610:	682b      	ldr	r3, [r5, #0]
 8005612:	b103      	cbz	r3, 8005616 <_read_r+0x1e>
 8005614:	6023      	str	r3, [r4, #0]
 8005616:	bd38      	pop	{r3, r4, r5, pc}
 8005618:	200004d0 	.word	0x200004d0

0800561c <_write_r>:
 800561c:	b538      	push	{r3, r4, r5, lr}
 800561e:	4604      	mov	r4, r0
 8005620:	4608      	mov	r0, r1
 8005622:	4611      	mov	r1, r2
 8005624:	2200      	movs	r2, #0
 8005626:	4d05      	ldr	r5, [pc, #20]	@ (800563c <_write_r+0x20>)
 8005628:	602a      	str	r2, [r5, #0]
 800562a:	461a      	mov	r2, r3
 800562c:	f7fb fc87 	bl	8000f3e <_write>
 8005630:	1c43      	adds	r3, r0, #1
 8005632:	d102      	bne.n	800563a <_write_r+0x1e>
 8005634:	682b      	ldr	r3, [r5, #0]
 8005636:	b103      	cbz	r3, 800563a <_write_r+0x1e>
 8005638:	6023      	str	r3, [r4, #0]
 800563a:	bd38      	pop	{r3, r4, r5, pc}
 800563c:	200004d0 	.word	0x200004d0

08005640 <__errno>:
 8005640:	4b01      	ldr	r3, [pc, #4]	@ (8005648 <__errno+0x8>)
 8005642:	6818      	ldr	r0, [r3, #0]
 8005644:	4770      	bx	lr
 8005646:	bf00      	nop
 8005648:	20000054 	.word	0x20000054

0800564c <__libc_init_array>:
 800564c:	b570      	push	{r4, r5, r6, lr}
 800564e:	2600      	movs	r6, #0
 8005650:	4d0c      	ldr	r5, [pc, #48]	@ (8005684 <__libc_init_array+0x38>)
 8005652:	4c0d      	ldr	r4, [pc, #52]	@ (8005688 <__libc_init_array+0x3c>)
 8005654:	1b64      	subs	r4, r4, r5
 8005656:	10a4      	asrs	r4, r4, #2
 8005658:	42a6      	cmp	r6, r4
 800565a:	d109      	bne.n	8005670 <__libc_init_array+0x24>
 800565c:	f000 fed2 	bl	8006404 <_init>
 8005660:	2600      	movs	r6, #0
 8005662:	4d0a      	ldr	r5, [pc, #40]	@ (800568c <__libc_init_array+0x40>)
 8005664:	4c0a      	ldr	r4, [pc, #40]	@ (8005690 <__libc_init_array+0x44>)
 8005666:	1b64      	subs	r4, r4, r5
 8005668:	10a4      	asrs	r4, r4, #2
 800566a:	42a6      	cmp	r6, r4
 800566c:	d105      	bne.n	800567a <__libc_init_array+0x2e>
 800566e:	bd70      	pop	{r4, r5, r6, pc}
 8005670:	f855 3b04 	ldr.w	r3, [r5], #4
 8005674:	4798      	blx	r3
 8005676:	3601      	adds	r6, #1
 8005678:	e7ee      	b.n	8005658 <__libc_init_array+0xc>
 800567a:	f855 3b04 	ldr.w	r3, [r5], #4
 800567e:	4798      	blx	r3
 8005680:	3601      	adds	r6, #1
 8005682:	e7f2      	b.n	800566a <__libc_init_array+0x1e>
 8005684:	08006ae8 	.word	0x08006ae8
 8005688:	08006ae8 	.word	0x08006ae8
 800568c:	08006ae8 	.word	0x08006ae8
 8005690:	08006aec 	.word	0x08006aec

08005694 <__retarget_lock_init_recursive>:
 8005694:	4770      	bx	lr

08005696 <__retarget_lock_acquire_recursive>:
 8005696:	4770      	bx	lr

08005698 <__retarget_lock_release_recursive>:
 8005698:	4770      	bx	lr
	...

0800569c <_free_r>:
 800569c:	b538      	push	{r3, r4, r5, lr}
 800569e:	4605      	mov	r5, r0
 80056a0:	2900      	cmp	r1, #0
 80056a2:	d040      	beq.n	8005726 <_free_r+0x8a>
 80056a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056a8:	1f0c      	subs	r4, r1, #4
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	bfb8      	it	lt
 80056ae:	18e4      	addlt	r4, r4, r3
 80056b0:	f000 f8de 	bl	8005870 <__malloc_lock>
 80056b4:	4a1c      	ldr	r2, [pc, #112]	@ (8005728 <_free_r+0x8c>)
 80056b6:	6813      	ldr	r3, [r2, #0]
 80056b8:	b933      	cbnz	r3, 80056c8 <_free_r+0x2c>
 80056ba:	6063      	str	r3, [r4, #4]
 80056bc:	6014      	str	r4, [r2, #0]
 80056be:	4628      	mov	r0, r5
 80056c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80056c4:	f000 b8da 	b.w	800587c <__malloc_unlock>
 80056c8:	42a3      	cmp	r3, r4
 80056ca:	d908      	bls.n	80056de <_free_r+0x42>
 80056cc:	6820      	ldr	r0, [r4, #0]
 80056ce:	1821      	adds	r1, r4, r0
 80056d0:	428b      	cmp	r3, r1
 80056d2:	bf01      	itttt	eq
 80056d4:	6819      	ldreq	r1, [r3, #0]
 80056d6:	685b      	ldreq	r3, [r3, #4]
 80056d8:	1809      	addeq	r1, r1, r0
 80056da:	6021      	streq	r1, [r4, #0]
 80056dc:	e7ed      	b.n	80056ba <_free_r+0x1e>
 80056de:	461a      	mov	r2, r3
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	b10b      	cbz	r3, 80056e8 <_free_r+0x4c>
 80056e4:	42a3      	cmp	r3, r4
 80056e6:	d9fa      	bls.n	80056de <_free_r+0x42>
 80056e8:	6811      	ldr	r1, [r2, #0]
 80056ea:	1850      	adds	r0, r2, r1
 80056ec:	42a0      	cmp	r0, r4
 80056ee:	d10b      	bne.n	8005708 <_free_r+0x6c>
 80056f0:	6820      	ldr	r0, [r4, #0]
 80056f2:	4401      	add	r1, r0
 80056f4:	1850      	adds	r0, r2, r1
 80056f6:	4283      	cmp	r3, r0
 80056f8:	6011      	str	r1, [r2, #0]
 80056fa:	d1e0      	bne.n	80056be <_free_r+0x22>
 80056fc:	6818      	ldr	r0, [r3, #0]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	4408      	add	r0, r1
 8005702:	6010      	str	r0, [r2, #0]
 8005704:	6053      	str	r3, [r2, #4]
 8005706:	e7da      	b.n	80056be <_free_r+0x22>
 8005708:	d902      	bls.n	8005710 <_free_r+0x74>
 800570a:	230c      	movs	r3, #12
 800570c:	602b      	str	r3, [r5, #0]
 800570e:	e7d6      	b.n	80056be <_free_r+0x22>
 8005710:	6820      	ldr	r0, [r4, #0]
 8005712:	1821      	adds	r1, r4, r0
 8005714:	428b      	cmp	r3, r1
 8005716:	bf01      	itttt	eq
 8005718:	6819      	ldreq	r1, [r3, #0]
 800571a:	685b      	ldreq	r3, [r3, #4]
 800571c:	1809      	addeq	r1, r1, r0
 800571e:	6021      	streq	r1, [r4, #0]
 8005720:	6063      	str	r3, [r4, #4]
 8005722:	6054      	str	r4, [r2, #4]
 8005724:	e7cb      	b.n	80056be <_free_r+0x22>
 8005726:	bd38      	pop	{r3, r4, r5, pc}
 8005728:	200004dc 	.word	0x200004dc

0800572c <sbrk_aligned>:
 800572c:	b570      	push	{r4, r5, r6, lr}
 800572e:	4e0f      	ldr	r6, [pc, #60]	@ (800576c <sbrk_aligned+0x40>)
 8005730:	460c      	mov	r4, r1
 8005732:	6831      	ldr	r1, [r6, #0]
 8005734:	4605      	mov	r5, r0
 8005736:	b911      	cbnz	r1, 800573e <sbrk_aligned+0x12>
 8005738:	f000 fd7e 	bl	8006238 <_sbrk_r>
 800573c:	6030      	str	r0, [r6, #0]
 800573e:	4621      	mov	r1, r4
 8005740:	4628      	mov	r0, r5
 8005742:	f000 fd79 	bl	8006238 <_sbrk_r>
 8005746:	1c43      	adds	r3, r0, #1
 8005748:	d103      	bne.n	8005752 <sbrk_aligned+0x26>
 800574a:	f04f 34ff 	mov.w	r4, #4294967295
 800574e:	4620      	mov	r0, r4
 8005750:	bd70      	pop	{r4, r5, r6, pc}
 8005752:	1cc4      	adds	r4, r0, #3
 8005754:	f024 0403 	bic.w	r4, r4, #3
 8005758:	42a0      	cmp	r0, r4
 800575a:	d0f8      	beq.n	800574e <sbrk_aligned+0x22>
 800575c:	1a21      	subs	r1, r4, r0
 800575e:	4628      	mov	r0, r5
 8005760:	f000 fd6a 	bl	8006238 <_sbrk_r>
 8005764:	3001      	adds	r0, #1
 8005766:	d1f2      	bne.n	800574e <sbrk_aligned+0x22>
 8005768:	e7ef      	b.n	800574a <sbrk_aligned+0x1e>
 800576a:	bf00      	nop
 800576c:	200004d8 	.word	0x200004d8

08005770 <_malloc_r>:
 8005770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005774:	1ccd      	adds	r5, r1, #3
 8005776:	f025 0503 	bic.w	r5, r5, #3
 800577a:	3508      	adds	r5, #8
 800577c:	2d0c      	cmp	r5, #12
 800577e:	bf38      	it	cc
 8005780:	250c      	movcc	r5, #12
 8005782:	2d00      	cmp	r5, #0
 8005784:	4606      	mov	r6, r0
 8005786:	db01      	blt.n	800578c <_malloc_r+0x1c>
 8005788:	42a9      	cmp	r1, r5
 800578a:	d904      	bls.n	8005796 <_malloc_r+0x26>
 800578c:	230c      	movs	r3, #12
 800578e:	6033      	str	r3, [r6, #0]
 8005790:	2000      	movs	r0, #0
 8005792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005796:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800586c <_malloc_r+0xfc>
 800579a:	f000 f869 	bl	8005870 <__malloc_lock>
 800579e:	f8d8 3000 	ldr.w	r3, [r8]
 80057a2:	461c      	mov	r4, r3
 80057a4:	bb44      	cbnz	r4, 80057f8 <_malloc_r+0x88>
 80057a6:	4629      	mov	r1, r5
 80057a8:	4630      	mov	r0, r6
 80057aa:	f7ff ffbf 	bl	800572c <sbrk_aligned>
 80057ae:	1c43      	adds	r3, r0, #1
 80057b0:	4604      	mov	r4, r0
 80057b2:	d158      	bne.n	8005866 <_malloc_r+0xf6>
 80057b4:	f8d8 4000 	ldr.w	r4, [r8]
 80057b8:	4627      	mov	r7, r4
 80057ba:	2f00      	cmp	r7, #0
 80057bc:	d143      	bne.n	8005846 <_malloc_r+0xd6>
 80057be:	2c00      	cmp	r4, #0
 80057c0:	d04b      	beq.n	800585a <_malloc_r+0xea>
 80057c2:	6823      	ldr	r3, [r4, #0]
 80057c4:	4639      	mov	r1, r7
 80057c6:	4630      	mov	r0, r6
 80057c8:	eb04 0903 	add.w	r9, r4, r3
 80057cc:	f000 fd34 	bl	8006238 <_sbrk_r>
 80057d0:	4581      	cmp	r9, r0
 80057d2:	d142      	bne.n	800585a <_malloc_r+0xea>
 80057d4:	6821      	ldr	r1, [r4, #0]
 80057d6:	4630      	mov	r0, r6
 80057d8:	1a6d      	subs	r5, r5, r1
 80057da:	4629      	mov	r1, r5
 80057dc:	f7ff ffa6 	bl	800572c <sbrk_aligned>
 80057e0:	3001      	adds	r0, #1
 80057e2:	d03a      	beq.n	800585a <_malloc_r+0xea>
 80057e4:	6823      	ldr	r3, [r4, #0]
 80057e6:	442b      	add	r3, r5
 80057e8:	6023      	str	r3, [r4, #0]
 80057ea:	f8d8 3000 	ldr.w	r3, [r8]
 80057ee:	685a      	ldr	r2, [r3, #4]
 80057f0:	bb62      	cbnz	r2, 800584c <_malloc_r+0xdc>
 80057f2:	f8c8 7000 	str.w	r7, [r8]
 80057f6:	e00f      	b.n	8005818 <_malloc_r+0xa8>
 80057f8:	6822      	ldr	r2, [r4, #0]
 80057fa:	1b52      	subs	r2, r2, r5
 80057fc:	d420      	bmi.n	8005840 <_malloc_r+0xd0>
 80057fe:	2a0b      	cmp	r2, #11
 8005800:	d917      	bls.n	8005832 <_malloc_r+0xc2>
 8005802:	1961      	adds	r1, r4, r5
 8005804:	42a3      	cmp	r3, r4
 8005806:	6025      	str	r5, [r4, #0]
 8005808:	bf18      	it	ne
 800580a:	6059      	strne	r1, [r3, #4]
 800580c:	6863      	ldr	r3, [r4, #4]
 800580e:	bf08      	it	eq
 8005810:	f8c8 1000 	streq.w	r1, [r8]
 8005814:	5162      	str	r2, [r4, r5]
 8005816:	604b      	str	r3, [r1, #4]
 8005818:	4630      	mov	r0, r6
 800581a:	f000 f82f 	bl	800587c <__malloc_unlock>
 800581e:	f104 000b 	add.w	r0, r4, #11
 8005822:	1d23      	adds	r3, r4, #4
 8005824:	f020 0007 	bic.w	r0, r0, #7
 8005828:	1ac2      	subs	r2, r0, r3
 800582a:	bf1c      	itt	ne
 800582c:	1a1b      	subne	r3, r3, r0
 800582e:	50a3      	strne	r3, [r4, r2]
 8005830:	e7af      	b.n	8005792 <_malloc_r+0x22>
 8005832:	6862      	ldr	r2, [r4, #4]
 8005834:	42a3      	cmp	r3, r4
 8005836:	bf0c      	ite	eq
 8005838:	f8c8 2000 	streq.w	r2, [r8]
 800583c:	605a      	strne	r2, [r3, #4]
 800583e:	e7eb      	b.n	8005818 <_malloc_r+0xa8>
 8005840:	4623      	mov	r3, r4
 8005842:	6864      	ldr	r4, [r4, #4]
 8005844:	e7ae      	b.n	80057a4 <_malloc_r+0x34>
 8005846:	463c      	mov	r4, r7
 8005848:	687f      	ldr	r7, [r7, #4]
 800584a:	e7b6      	b.n	80057ba <_malloc_r+0x4a>
 800584c:	461a      	mov	r2, r3
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	42a3      	cmp	r3, r4
 8005852:	d1fb      	bne.n	800584c <_malloc_r+0xdc>
 8005854:	2300      	movs	r3, #0
 8005856:	6053      	str	r3, [r2, #4]
 8005858:	e7de      	b.n	8005818 <_malloc_r+0xa8>
 800585a:	230c      	movs	r3, #12
 800585c:	4630      	mov	r0, r6
 800585e:	6033      	str	r3, [r6, #0]
 8005860:	f000 f80c 	bl	800587c <__malloc_unlock>
 8005864:	e794      	b.n	8005790 <_malloc_r+0x20>
 8005866:	6005      	str	r5, [r0, #0]
 8005868:	e7d6      	b.n	8005818 <_malloc_r+0xa8>
 800586a:	bf00      	nop
 800586c:	200004dc 	.word	0x200004dc

08005870 <__malloc_lock>:
 8005870:	4801      	ldr	r0, [pc, #4]	@ (8005878 <__malloc_lock+0x8>)
 8005872:	f7ff bf10 	b.w	8005696 <__retarget_lock_acquire_recursive>
 8005876:	bf00      	nop
 8005878:	200004d4 	.word	0x200004d4

0800587c <__malloc_unlock>:
 800587c:	4801      	ldr	r0, [pc, #4]	@ (8005884 <__malloc_unlock+0x8>)
 800587e:	f7ff bf0b 	b.w	8005698 <__retarget_lock_release_recursive>
 8005882:	bf00      	nop
 8005884:	200004d4 	.word	0x200004d4

08005888 <__ssputs_r>:
 8005888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800588c:	461f      	mov	r7, r3
 800588e:	688e      	ldr	r6, [r1, #8]
 8005890:	4682      	mov	sl, r0
 8005892:	42be      	cmp	r6, r7
 8005894:	460c      	mov	r4, r1
 8005896:	4690      	mov	r8, r2
 8005898:	680b      	ldr	r3, [r1, #0]
 800589a:	d82d      	bhi.n	80058f8 <__ssputs_r+0x70>
 800589c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80058a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80058a4:	d026      	beq.n	80058f4 <__ssputs_r+0x6c>
 80058a6:	6965      	ldr	r5, [r4, #20]
 80058a8:	6909      	ldr	r1, [r1, #16]
 80058aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80058ae:	eba3 0901 	sub.w	r9, r3, r1
 80058b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80058b6:	1c7b      	adds	r3, r7, #1
 80058b8:	444b      	add	r3, r9
 80058ba:	106d      	asrs	r5, r5, #1
 80058bc:	429d      	cmp	r5, r3
 80058be:	bf38      	it	cc
 80058c0:	461d      	movcc	r5, r3
 80058c2:	0553      	lsls	r3, r2, #21
 80058c4:	d527      	bpl.n	8005916 <__ssputs_r+0x8e>
 80058c6:	4629      	mov	r1, r5
 80058c8:	f7ff ff52 	bl	8005770 <_malloc_r>
 80058cc:	4606      	mov	r6, r0
 80058ce:	b360      	cbz	r0, 800592a <__ssputs_r+0xa2>
 80058d0:	464a      	mov	r2, r9
 80058d2:	6921      	ldr	r1, [r4, #16]
 80058d4:	f000 fcce 	bl	8006274 <memcpy>
 80058d8:	89a3      	ldrh	r3, [r4, #12]
 80058da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80058de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058e2:	81a3      	strh	r3, [r4, #12]
 80058e4:	6126      	str	r6, [r4, #16]
 80058e6:	444e      	add	r6, r9
 80058e8:	6026      	str	r6, [r4, #0]
 80058ea:	463e      	mov	r6, r7
 80058ec:	6165      	str	r5, [r4, #20]
 80058ee:	eba5 0509 	sub.w	r5, r5, r9
 80058f2:	60a5      	str	r5, [r4, #8]
 80058f4:	42be      	cmp	r6, r7
 80058f6:	d900      	bls.n	80058fa <__ssputs_r+0x72>
 80058f8:	463e      	mov	r6, r7
 80058fa:	4632      	mov	r2, r6
 80058fc:	4641      	mov	r1, r8
 80058fe:	6820      	ldr	r0, [r4, #0]
 8005900:	f000 fc80 	bl	8006204 <memmove>
 8005904:	2000      	movs	r0, #0
 8005906:	68a3      	ldr	r3, [r4, #8]
 8005908:	1b9b      	subs	r3, r3, r6
 800590a:	60a3      	str	r3, [r4, #8]
 800590c:	6823      	ldr	r3, [r4, #0]
 800590e:	4433      	add	r3, r6
 8005910:	6023      	str	r3, [r4, #0]
 8005912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005916:	462a      	mov	r2, r5
 8005918:	f000 fcba 	bl	8006290 <_realloc_r>
 800591c:	4606      	mov	r6, r0
 800591e:	2800      	cmp	r0, #0
 8005920:	d1e0      	bne.n	80058e4 <__ssputs_r+0x5c>
 8005922:	4650      	mov	r0, sl
 8005924:	6921      	ldr	r1, [r4, #16]
 8005926:	f7ff feb9 	bl	800569c <_free_r>
 800592a:	230c      	movs	r3, #12
 800592c:	f8ca 3000 	str.w	r3, [sl]
 8005930:	89a3      	ldrh	r3, [r4, #12]
 8005932:	f04f 30ff 	mov.w	r0, #4294967295
 8005936:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800593a:	81a3      	strh	r3, [r4, #12]
 800593c:	e7e9      	b.n	8005912 <__ssputs_r+0x8a>
	...

08005940 <_svfiprintf_r>:
 8005940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005944:	4698      	mov	r8, r3
 8005946:	898b      	ldrh	r3, [r1, #12]
 8005948:	4607      	mov	r7, r0
 800594a:	061b      	lsls	r3, r3, #24
 800594c:	460d      	mov	r5, r1
 800594e:	4614      	mov	r4, r2
 8005950:	b09d      	sub	sp, #116	@ 0x74
 8005952:	d510      	bpl.n	8005976 <_svfiprintf_r+0x36>
 8005954:	690b      	ldr	r3, [r1, #16]
 8005956:	b973      	cbnz	r3, 8005976 <_svfiprintf_r+0x36>
 8005958:	2140      	movs	r1, #64	@ 0x40
 800595a:	f7ff ff09 	bl	8005770 <_malloc_r>
 800595e:	6028      	str	r0, [r5, #0]
 8005960:	6128      	str	r0, [r5, #16]
 8005962:	b930      	cbnz	r0, 8005972 <_svfiprintf_r+0x32>
 8005964:	230c      	movs	r3, #12
 8005966:	603b      	str	r3, [r7, #0]
 8005968:	f04f 30ff 	mov.w	r0, #4294967295
 800596c:	b01d      	add	sp, #116	@ 0x74
 800596e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005972:	2340      	movs	r3, #64	@ 0x40
 8005974:	616b      	str	r3, [r5, #20]
 8005976:	2300      	movs	r3, #0
 8005978:	9309      	str	r3, [sp, #36]	@ 0x24
 800597a:	2320      	movs	r3, #32
 800597c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005980:	2330      	movs	r3, #48	@ 0x30
 8005982:	f04f 0901 	mov.w	r9, #1
 8005986:	f8cd 800c 	str.w	r8, [sp, #12]
 800598a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005b24 <_svfiprintf_r+0x1e4>
 800598e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005992:	4623      	mov	r3, r4
 8005994:	469a      	mov	sl, r3
 8005996:	f813 2b01 	ldrb.w	r2, [r3], #1
 800599a:	b10a      	cbz	r2, 80059a0 <_svfiprintf_r+0x60>
 800599c:	2a25      	cmp	r2, #37	@ 0x25
 800599e:	d1f9      	bne.n	8005994 <_svfiprintf_r+0x54>
 80059a0:	ebba 0b04 	subs.w	fp, sl, r4
 80059a4:	d00b      	beq.n	80059be <_svfiprintf_r+0x7e>
 80059a6:	465b      	mov	r3, fp
 80059a8:	4622      	mov	r2, r4
 80059aa:	4629      	mov	r1, r5
 80059ac:	4638      	mov	r0, r7
 80059ae:	f7ff ff6b 	bl	8005888 <__ssputs_r>
 80059b2:	3001      	adds	r0, #1
 80059b4:	f000 80a7 	beq.w	8005b06 <_svfiprintf_r+0x1c6>
 80059b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059ba:	445a      	add	r2, fp
 80059bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80059be:	f89a 3000 	ldrb.w	r3, [sl]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f000 809f 	beq.w	8005b06 <_svfiprintf_r+0x1c6>
 80059c8:	2300      	movs	r3, #0
 80059ca:	f04f 32ff 	mov.w	r2, #4294967295
 80059ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059d2:	f10a 0a01 	add.w	sl, sl, #1
 80059d6:	9304      	str	r3, [sp, #16]
 80059d8:	9307      	str	r3, [sp, #28]
 80059da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80059de:	931a      	str	r3, [sp, #104]	@ 0x68
 80059e0:	4654      	mov	r4, sl
 80059e2:	2205      	movs	r2, #5
 80059e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059e8:	484e      	ldr	r0, [pc, #312]	@ (8005b24 <_svfiprintf_r+0x1e4>)
 80059ea:	f000 fc35 	bl	8006258 <memchr>
 80059ee:	9a04      	ldr	r2, [sp, #16]
 80059f0:	b9d8      	cbnz	r0, 8005a2a <_svfiprintf_r+0xea>
 80059f2:	06d0      	lsls	r0, r2, #27
 80059f4:	bf44      	itt	mi
 80059f6:	2320      	movmi	r3, #32
 80059f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059fc:	0711      	lsls	r1, r2, #28
 80059fe:	bf44      	itt	mi
 8005a00:	232b      	movmi	r3, #43	@ 0x2b
 8005a02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005a06:	f89a 3000 	ldrb.w	r3, [sl]
 8005a0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a0c:	d015      	beq.n	8005a3a <_svfiprintf_r+0xfa>
 8005a0e:	4654      	mov	r4, sl
 8005a10:	2000      	movs	r0, #0
 8005a12:	f04f 0c0a 	mov.w	ip, #10
 8005a16:	9a07      	ldr	r2, [sp, #28]
 8005a18:	4621      	mov	r1, r4
 8005a1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a1e:	3b30      	subs	r3, #48	@ 0x30
 8005a20:	2b09      	cmp	r3, #9
 8005a22:	d94b      	bls.n	8005abc <_svfiprintf_r+0x17c>
 8005a24:	b1b0      	cbz	r0, 8005a54 <_svfiprintf_r+0x114>
 8005a26:	9207      	str	r2, [sp, #28]
 8005a28:	e014      	b.n	8005a54 <_svfiprintf_r+0x114>
 8005a2a:	eba0 0308 	sub.w	r3, r0, r8
 8005a2e:	fa09 f303 	lsl.w	r3, r9, r3
 8005a32:	4313      	orrs	r3, r2
 8005a34:	46a2      	mov	sl, r4
 8005a36:	9304      	str	r3, [sp, #16]
 8005a38:	e7d2      	b.n	80059e0 <_svfiprintf_r+0xa0>
 8005a3a:	9b03      	ldr	r3, [sp, #12]
 8005a3c:	1d19      	adds	r1, r3, #4
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	9103      	str	r1, [sp, #12]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	bfbb      	ittet	lt
 8005a46:	425b      	neglt	r3, r3
 8005a48:	f042 0202 	orrlt.w	r2, r2, #2
 8005a4c:	9307      	strge	r3, [sp, #28]
 8005a4e:	9307      	strlt	r3, [sp, #28]
 8005a50:	bfb8      	it	lt
 8005a52:	9204      	strlt	r2, [sp, #16]
 8005a54:	7823      	ldrb	r3, [r4, #0]
 8005a56:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a58:	d10a      	bne.n	8005a70 <_svfiprintf_r+0x130>
 8005a5a:	7863      	ldrb	r3, [r4, #1]
 8005a5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a5e:	d132      	bne.n	8005ac6 <_svfiprintf_r+0x186>
 8005a60:	9b03      	ldr	r3, [sp, #12]
 8005a62:	3402      	adds	r4, #2
 8005a64:	1d1a      	adds	r2, r3, #4
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	9203      	str	r2, [sp, #12]
 8005a6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a6e:	9305      	str	r3, [sp, #20]
 8005a70:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005b28 <_svfiprintf_r+0x1e8>
 8005a74:	2203      	movs	r2, #3
 8005a76:	4650      	mov	r0, sl
 8005a78:	7821      	ldrb	r1, [r4, #0]
 8005a7a:	f000 fbed 	bl	8006258 <memchr>
 8005a7e:	b138      	cbz	r0, 8005a90 <_svfiprintf_r+0x150>
 8005a80:	2240      	movs	r2, #64	@ 0x40
 8005a82:	9b04      	ldr	r3, [sp, #16]
 8005a84:	eba0 000a 	sub.w	r0, r0, sl
 8005a88:	4082      	lsls	r2, r0
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	3401      	adds	r4, #1
 8005a8e:	9304      	str	r3, [sp, #16]
 8005a90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a94:	2206      	movs	r2, #6
 8005a96:	4825      	ldr	r0, [pc, #148]	@ (8005b2c <_svfiprintf_r+0x1ec>)
 8005a98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a9c:	f000 fbdc 	bl	8006258 <memchr>
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	d036      	beq.n	8005b12 <_svfiprintf_r+0x1d2>
 8005aa4:	4b22      	ldr	r3, [pc, #136]	@ (8005b30 <_svfiprintf_r+0x1f0>)
 8005aa6:	bb1b      	cbnz	r3, 8005af0 <_svfiprintf_r+0x1b0>
 8005aa8:	9b03      	ldr	r3, [sp, #12]
 8005aaa:	3307      	adds	r3, #7
 8005aac:	f023 0307 	bic.w	r3, r3, #7
 8005ab0:	3308      	adds	r3, #8
 8005ab2:	9303      	str	r3, [sp, #12]
 8005ab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ab6:	4433      	add	r3, r6
 8005ab8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005aba:	e76a      	b.n	8005992 <_svfiprintf_r+0x52>
 8005abc:	460c      	mov	r4, r1
 8005abe:	2001      	movs	r0, #1
 8005ac0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ac4:	e7a8      	b.n	8005a18 <_svfiprintf_r+0xd8>
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	f04f 0c0a 	mov.w	ip, #10
 8005acc:	4619      	mov	r1, r3
 8005ace:	3401      	adds	r4, #1
 8005ad0:	9305      	str	r3, [sp, #20]
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ad8:	3a30      	subs	r2, #48	@ 0x30
 8005ada:	2a09      	cmp	r2, #9
 8005adc:	d903      	bls.n	8005ae6 <_svfiprintf_r+0x1a6>
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d0c6      	beq.n	8005a70 <_svfiprintf_r+0x130>
 8005ae2:	9105      	str	r1, [sp, #20]
 8005ae4:	e7c4      	b.n	8005a70 <_svfiprintf_r+0x130>
 8005ae6:	4604      	mov	r4, r0
 8005ae8:	2301      	movs	r3, #1
 8005aea:	fb0c 2101 	mla	r1, ip, r1, r2
 8005aee:	e7f0      	b.n	8005ad2 <_svfiprintf_r+0x192>
 8005af0:	ab03      	add	r3, sp, #12
 8005af2:	9300      	str	r3, [sp, #0]
 8005af4:	462a      	mov	r2, r5
 8005af6:	4638      	mov	r0, r7
 8005af8:	4b0e      	ldr	r3, [pc, #56]	@ (8005b34 <_svfiprintf_r+0x1f4>)
 8005afa:	a904      	add	r1, sp, #16
 8005afc:	f3af 8000 	nop.w
 8005b00:	1c42      	adds	r2, r0, #1
 8005b02:	4606      	mov	r6, r0
 8005b04:	d1d6      	bne.n	8005ab4 <_svfiprintf_r+0x174>
 8005b06:	89ab      	ldrh	r3, [r5, #12]
 8005b08:	065b      	lsls	r3, r3, #25
 8005b0a:	f53f af2d 	bmi.w	8005968 <_svfiprintf_r+0x28>
 8005b0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b10:	e72c      	b.n	800596c <_svfiprintf_r+0x2c>
 8005b12:	ab03      	add	r3, sp, #12
 8005b14:	9300      	str	r3, [sp, #0]
 8005b16:	462a      	mov	r2, r5
 8005b18:	4638      	mov	r0, r7
 8005b1a:	4b06      	ldr	r3, [pc, #24]	@ (8005b34 <_svfiprintf_r+0x1f4>)
 8005b1c:	a904      	add	r1, sp, #16
 8005b1e:	f000 f9bd 	bl	8005e9c <_printf_i>
 8005b22:	e7ed      	b.n	8005b00 <_svfiprintf_r+0x1c0>
 8005b24:	08006ab2 	.word	0x08006ab2
 8005b28:	08006ab8 	.word	0x08006ab8
 8005b2c:	08006abc 	.word	0x08006abc
 8005b30:	00000000 	.word	0x00000000
 8005b34:	08005889 	.word	0x08005889

08005b38 <__sfputc_r>:
 8005b38:	6893      	ldr	r3, [r2, #8]
 8005b3a:	b410      	push	{r4}
 8005b3c:	3b01      	subs	r3, #1
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	6093      	str	r3, [r2, #8]
 8005b42:	da07      	bge.n	8005b54 <__sfputc_r+0x1c>
 8005b44:	6994      	ldr	r4, [r2, #24]
 8005b46:	42a3      	cmp	r3, r4
 8005b48:	db01      	blt.n	8005b4e <__sfputc_r+0x16>
 8005b4a:	290a      	cmp	r1, #10
 8005b4c:	d102      	bne.n	8005b54 <__sfputc_r+0x1c>
 8005b4e:	bc10      	pop	{r4}
 8005b50:	f000 bac4 	b.w	80060dc <__swbuf_r>
 8005b54:	6813      	ldr	r3, [r2, #0]
 8005b56:	1c58      	adds	r0, r3, #1
 8005b58:	6010      	str	r0, [r2, #0]
 8005b5a:	7019      	strb	r1, [r3, #0]
 8005b5c:	4608      	mov	r0, r1
 8005b5e:	bc10      	pop	{r4}
 8005b60:	4770      	bx	lr

08005b62 <__sfputs_r>:
 8005b62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b64:	4606      	mov	r6, r0
 8005b66:	460f      	mov	r7, r1
 8005b68:	4614      	mov	r4, r2
 8005b6a:	18d5      	adds	r5, r2, r3
 8005b6c:	42ac      	cmp	r4, r5
 8005b6e:	d101      	bne.n	8005b74 <__sfputs_r+0x12>
 8005b70:	2000      	movs	r0, #0
 8005b72:	e007      	b.n	8005b84 <__sfputs_r+0x22>
 8005b74:	463a      	mov	r2, r7
 8005b76:	4630      	mov	r0, r6
 8005b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b7c:	f7ff ffdc 	bl	8005b38 <__sfputc_r>
 8005b80:	1c43      	adds	r3, r0, #1
 8005b82:	d1f3      	bne.n	8005b6c <__sfputs_r+0xa>
 8005b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b88 <_vfiprintf_r>:
 8005b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b8c:	460d      	mov	r5, r1
 8005b8e:	4614      	mov	r4, r2
 8005b90:	4698      	mov	r8, r3
 8005b92:	4606      	mov	r6, r0
 8005b94:	b09d      	sub	sp, #116	@ 0x74
 8005b96:	b118      	cbz	r0, 8005ba0 <_vfiprintf_r+0x18>
 8005b98:	6a03      	ldr	r3, [r0, #32]
 8005b9a:	b90b      	cbnz	r3, 8005ba0 <_vfiprintf_r+0x18>
 8005b9c:	f7ff fc42 	bl	8005424 <__sinit>
 8005ba0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ba2:	07d9      	lsls	r1, r3, #31
 8005ba4:	d405      	bmi.n	8005bb2 <_vfiprintf_r+0x2a>
 8005ba6:	89ab      	ldrh	r3, [r5, #12]
 8005ba8:	059a      	lsls	r2, r3, #22
 8005baa:	d402      	bmi.n	8005bb2 <_vfiprintf_r+0x2a>
 8005bac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005bae:	f7ff fd72 	bl	8005696 <__retarget_lock_acquire_recursive>
 8005bb2:	89ab      	ldrh	r3, [r5, #12]
 8005bb4:	071b      	lsls	r3, r3, #28
 8005bb6:	d501      	bpl.n	8005bbc <_vfiprintf_r+0x34>
 8005bb8:	692b      	ldr	r3, [r5, #16]
 8005bba:	b99b      	cbnz	r3, 8005be4 <_vfiprintf_r+0x5c>
 8005bbc:	4629      	mov	r1, r5
 8005bbe:	4630      	mov	r0, r6
 8005bc0:	f000 faca 	bl	8006158 <__swsetup_r>
 8005bc4:	b170      	cbz	r0, 8005be4 <_vfiprintf_r+0x5c>
 8005bc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005bc8:	07dc      	lsls	r4, r3, #31
 8005bca:	d504      	bpl.n	8005bd6 <_vfiprintf_r+0x4e>
 8005bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8005bd0:	b01d      	add	sp, #116	@ 0x74
 8005bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bd6:	89ab      	ldrh	r3, [r5, #12]
 8005bd8:	0598      	lsls	r0, r3, #22
 8005bda:	d4f7      	bmi.n	8005bcc <_vfiprintf_r+0x44>
 8005bdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005bde:	f7ff fd5b 	bl	8005698 <__retarget_lock_release_recursive>
 8005be2:	e7f3      	b.n	8005bcc <_vfiprintf_r+0x44>
 8005be4:	2300      	movs	r3, #0
 8005be6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005be8:	2320      	movs	r3, #32
 8005bea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005bee:	2330      	movs	r3, #48	@ 0x30
 8005bf0:	f04f 0901 	mov.w	r9, #1
 8005bf4:	f8cd 800c 	str.w	r8, [sp, #12]
 8005bf8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005da4 <_vfiprintf_r+0x21c>
 8005bfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005c00:	4623      	mov	r3, r4
 8005c02:	469a      	mov	sl, r3
 8005c04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c08:	b10a      	cbz	r2, 8005c0e <_vfiprintf_r+0x86>
 8005c0a:	2a25      	cmp	r2, #37	@ 0x25
 8005c0c:	d1f9      	bne.n	8005c02 <_vfiprintf_r+0x7a>
 8005c0e:	ebba 0b04 	subs.w	fp, sl, r4
 8005c12:	d00b      	beq.n	8005c2c <_vfiprintf_r+0xa4>
 8005c14:	465b      	mov	r3, fp
 8005c16:	4622      	mov	r2, r4
 8005c18:	4629      	mov	r1, r5
 8005c1a:	4630      	mov	r0, r6
 8005c1c:	f7ff ffa1 	bl	8005b62 <__sfputs_r>
 8005c20:	3001      	adds	r0, #1
 8005c22:	f000 80a7 	beq.w	8005d74 <_vfiprintf_r+0x1ec>
 8005c26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c28:	445a      	add	r2, fp
 8005c2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	f000 809f 	beq.w	8005d74 <_vfiprintf_r+0x1ec>
 8005c36:	2300      	movs	r3, #0
 8005c38:	f04f 32ff 	mov.w	r2, #4294967295
 8005c3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c40:	f10a 0a01 	add.w	sl, sl, #1
 8005c44:	9304      	str	r3, [sp, #16]
 8005c46:	9307      	str	r3, [sp, #28]
 8005c48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005c4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8005c4e:	4654      	mov	r4, sl
 8005c50:	2205      	movs	r2, #5
 8005c52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c56:	4853      	ldr	r0, [pc, #332]	@ (8005da4 <_vfiprintf_r+0x21c>)
 8005c58:	f000 fafe 	bl	8006258 <memchr>
 8005c5c:	9a04      	ldr	r2, [sp, #16]
 8005c5e:	b9d8      	cbnz	r0, 8005c98 <_vfiprintf_r+0x110>
 8005c60:	06d1      	lsls	r1, r2, #27
 8005c62:	bf44      	itt	mi
 8005c64:	2320      	movmi	r3, #32
 8005c66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c6a:	0713      	lsls	r3, r2, #28
 8005c6c:	bf44      	itt	mi
 8005c6e:	232b      	movmi	r3, #43	@ 0x2b
 8005c70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c74:	f89a 3000 	ldrb.w	r3, [sl]
 8005c78:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c7a:	d015      	beq.n	8005ca8 <_vfiprintf_r+0x120>
 8005c7c:	4654      	mov	r4, sl
 8005c7e:	2000      	movs	r0, #0
 8005c80:	f04f 0c0a 	mov.w	ip, #10
 8005c84:	9a07      	ldr	r2, [sp, #28]
 8005c86:	4621      	mov	r1, r4
 8005c88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c8c:	3b30      	subs	r3, #48	@ 0x30
 8005c8e:	2b09      	cmp	r3, #9
 8005c90:	d94b      	bls.n	8005d2a <_vfiprintf_r+0x1a2>
 8005c92:	b1b0      	cbz	r0, 8005cc2 <_vfiprintf_r+0x13a>
 8005c94:	9207      	str	r2, [sp, #28]
 8005c96:	e014      	b.n	8005cc2 <_vfiprintf_r+0x13a>
 8005c98:	eba0 0308 	sub.w	r3, r0, r8
 8005c9c:	fa09 f303 	lsl.w	r3, r9, r3
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	46a2      	mov	sl, r4
 8005ca4:	9304      	str	r3, [sp, #16]
 8005ca6:	e7d2      	b.n	8005c4e <_vfiprintf_r+0xc6>
 8005ca8:	9b03      	ldr	r3, [sp, #12]
 8005caa:	1d19      	adds	r1, r3, #4
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	9103      	str	r1, [sp, #12]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	bfbb      	ittet	lt
 8005cb4:	425b      	neglt	r3, r3
 8005cb6:	f042 0202 	orrlt.w	r2, r2, #2
 8005cba:	9307      	strge	r3, [sp, #28]
 8005cbc:	9307      	strlt	r3, [sp, #28]
 8005cbe:	bfb8      	it	lt
 8005cc0:	9204      	strlt	r2, [sp, #16]
 8005cc2:	7823      	ldrb	r3, [r4, #0]
 8005cc4:	2b2e      	cmp	r3, #46	@ 0x2e
 8005cc6:	d10a      	bne.n	8005cde <_vfiprintf_r+0x156>
 8005cc8:	7863      	ldrb	r3, [r4, #1]
 8005cca:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ccc:	d132      	bne.n	8005d34 <_vfiprintf_r+0x1ac>
 8005cce:	9b03      	ldr	r3, [sp, #12]
 8005cd0:	3402      	adds	r4, #2
 8005cd2:	1d1a      	adds	r2, r3, #4
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	9203      	str	r2, [sp, #12]
 8005cd8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005cdc:	9305      	str	r3, [sp, #20]
 8005cde:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005da8 <_vfiprintf_r+0x220>
 8005ce2:	2203      	movs	r2, #3
 8005ce4:	4650      	mov	r0, sl
 8005ce6:	7821      	ldrb	r1, [r4, #0]
 8005ce8:	f000 fab6 	bl	8006258 <memchr>
 8005cec:	b138      	cbz	r0, 8005cfe <_vfiprintf_r+0x176>
 8005cee:	2240      	movs	r2, #64	@ 0x40
 8005cf0:	9b04      	ldr	r3, [sp, #16]
 8005cf2:	eba0 000a 	sub.w	r0, r0, sl
 8005cf6:	4082      	lsls	r2, r0
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	3401      	adds	r4, #1
 8005cfc:	9304      	str	r3, [sp, #16]
 8005cfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d02:	2206      	movs	r2, #6
 8005d04:	4829      	ldr	r0, [pc, #164]	@ (8005dac <_vfiprintf_r+0x224>)
 8005d06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005d0a:	f000 faa5 	bl	8006258 <memchr>
 8005d0e:	2800      	cmp	r0, #0
 8005d10:	d03f      	beq.n	8005d92 <_vfiprintf_r+0x20a>
 8005d12:	4b27      	ldr	r3, [pc, #156]	@ (8005db0 <_vfiprintf_r+0x228>)
 8005d14:	bb1b      	cbnz	r3, 8005d5e <_vfiprintf_r+0x1d6>
 8005d16:	9b03      	ldr	r3, [sp, #12]
 8005d18:	3307      	adds	r3, #7
 8005d1a:	f023 0307 	bic.w	r3, r3, #7
 8005d1e:	3308      	adds	r3, #8
 8005d20:	9303      	str	r3, [sp, #12]
 8005d22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d24:	443b      	add	r3, r7
 8005d26:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d28:	e76a      	b.n	8005c00 <_vfiprintf_r+0x78>
 8005d2a:	460c      	mov	r4, r1
 8005d2c:	2001      	movs	r0, #1
 8005d2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d32:	e7a8      	b.n	8005c86 <_vfiprintf_r+0xfe>
 8005d34:	2300      	movs	r3, #0
 8005d36:	f04f 0c0a 	mov.w	ip, #10
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	3401      	adds	r4, #1
 8005d3e:	9305      	str	r3, [sp, #20]
 8005d40:	4620      	mov	r0, r4
 8005d42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d46:	3a30      	subs	r2, #48	@ 0x30
 8005d48:	2a09      	cmp	r2, #9
 8005d4a:	d903      	bls.n	8005d54 <_vfiprintf_r+0x1cc>
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d0c6      	beq.n	8005cde <_vfiprintf_r+0x156>
 8005d50:	9105      	str	r1, [sp, #20]
 8005d52:	e7c4      	b.n	8005cde <_vfiprintf_r+0x156>
 8005d54:	4604      	mov	r4, r0
 8005d56:	2301      	movs	r3, #1
 8005d58:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d5c:	e7f0      	b.n	8005d40 <_vfiprintf_r+0x1b8>
 8005d5e:	ab03      	add	r3, sp, #12
 8005d60:	9300      	str	r3, [sp, #0]
 8005d62:	462a      	mov	r2, r5
 8005d64:	4630      	mov	r0, r6
 8005d66:	4b13      	ldr	r3, [pc, #76]	@ (8005db4 <_vfiprintf_r+0x22c>)
 8005d68:	a904      	add	r1, sp, #16
 8005d6a:	f3af 8000 	nop.w
 8005d6e:	4607      	mov	r7, r0
 8005d70:	1c78      	adds	r0, r7, #1
 8005d72:	d1d6      	bne.n	8005d22 <_vfiprintf_r+0x19a>
 8005d74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d76:	07d9      	lsls	r1, r3, #31
 8005d78:	d405      	bmi.n	8005d86 <_vfiprintf_r+0x1fe>
 8005d7a:	89ab      	ldrh	r3, [r5, #12]
 8005d7c:	059a      	lsls	r2, r3, #22
 8005d7e:	d402      	bmi.n	8005d86 <_vfiprintf_r+0x1fe>
 8005d80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d82:	f7ff fc89 	bl	8005698 <__retarget_lock_release_recursive>
 8005d86:	89ab      	ldrh	r3, [r5, #12]
 8005d88:	065b      	lsls	r3, r3, #25
 8005d8a:	f53f af1f 	bmi.w	8005bcc <_vfiprintf_r+0x44>
 8005d8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d90:	e71e      	b.n	8005bd0 <_vfiprintf_r+0x48>
 8005d92:	ab03      	add	r3, sp, #12
 8005d94:	9300      	str	r3, [sp, #0]
 8005d96:	462a      	mov	r2, r5
 8005d98:	4630      	mov	r0, r6
 8005d9a:	4b06      	ldr	r3, [pc, #24]	@ (8005db4 <_vfiprintf_r+0x22c>)
 8005d9c:	a904      	add	r1, sp, #16
 8005d9e:	f000 f87d 	bl	8005e9c <_printf_i>
 8005da2:	e7e4      	b.n	8005d6e <_vfiprintf_r+0x1e6>
 8005da4:	08006ab2 	.word	0x08006ab2
 8005da8:	08006ab8 	.word	0x08006ab8
 8005dac:	08006abc 	.word	0x08006abc
 8005db0:	00000000 	.word	0x00000000
 8005db4:	08005b63 	.word	0x08005b63

08005db8 <_printf_common>:
 8005db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dbc:	4616      	mov	r6, r2
 8005dbe:	4698      	mov	r8, r3
 8005dc0:	688a      	ldr	r2, [r1, #8]
 8005dc2:	690b      	ldr	r3, [r1, #16]
 8005dc4:	4607      	mov	r7, r0
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	bfb8      	it	lt
 8005dca:	4613      	movlt	r3, r2
 8005dcc:	6033      	str	r3, [r6, #0]
 8005dce:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005dd2:	460c      	mov	r4, r1
 8005dd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005dd8:	b10a      	cbz	r2, 8005dde <_printf_common+0x26>
 8005dda:	3301      	adds	r3, #1
 8005ddc:	6033      	str	r3, [r6, #0]
 8005dde:	6823      	ldr	r3, [r4, #0]
 8005de0:	0699      	lsls	r1, r3, #26
 8005de2:	bf42      	ittt	mi
 8005de4:	6833      	ldrmi	r3, [r6, #0]
 8005de6:	3302      	addmi	r3, #2
 8005de8:	6033      	strmi	r3, [r6, #0]
 8005dea:	6825      	ldr	r5, [r4, #0]
 8005dec:	f015 0506 	ands.w	r5, r5, #6
 8005df0:	d106      	bne.n	8005e00 <_printf_common+0x48>
 8005df2:	f104 0a19 	add.w	sl, r4, #25
 8005df6:	68e3      	ldr	r3, [r4, #12]
 8005df8:	6832      	ldr	r2, [r6, #0]
 8005dfa:	1a9b      	subs	r3, r3, r2
 8005dfc:	42ab      	cmp	r3, r5
 8005dfe:	dc2b      	bgt.n	8005e58 <_printf_common+0xa0>
 8005e00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005e04:	6822      	ldr	r2, [r4, #0]
 8005e06:	3b00      	subs	r3, #0
 8005e08:	bf18      	it	ne
 8005e0a:	2301      	movne	r3, #1
 8005e0c:	0692      	lsls	r2, r2, #26
 8005e0e:	d430      	bmi.n	8005e72 <_printf_common+0xba>
 8005e10:	4641      	mov	r1, r8
 8005e12:	4638      	mov	r0, r7
 8005e14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005e18:	47c8      	blx	r9
 8005e1a:	3001      	adds	r0, #1
 8005e1c:	d023      	beq.n	8005e66 <_printf_common+0xae>
 8005e1e:	6823      	ldr	r3, [r4, #0]
 8005e20:	6922      	ldr	r2, [r4, #16]
 8005e22:	f003 0306 	and.w	r3, r3, #6
 8005e26:	2b04      	cmp	r3, #4
 8005e28:	bf14      	ite	ne
 8005e2a:	2500      	movne	r5, #0
 8005e2c:	6833      	ldreq	r3, [r6, #0]
 8005e2e:	f04f 0600 	mov.w	r6, #0
 8005e32:	bf08      	it	eq
 8005e34:	68e5      	ldreq	r5, [r4, #12]
 8005e36:	f104 041a 	add.w	r4, r4, #26
 8005e3a:	bf08      	it	eq
 8005e3c:	1aed      	subeq	r5, r5, r3
 8005e3e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005e42:	bf08      	it	eq
 8005e44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	bfc4      	itt	gt
 8005e4c:	1a9b      	subgt	r3, r3, r2
 8005e4e:	18ed      	addgt	r5, r5, r3
 8005e50:	42b5      	cmp	r5, r6
 8005e52:	d11a      	bne.n	8005e8a <_printf_common+0xd2>
 8005e54:	2000      	movs	r0, #0
 8005e56:	e008      	b.n	8005e6a <_printf_common+0xb2>
 8005e58:	2301      	movs	r3, #1
 8005e5a:	4652      	mov	r2, sl
 8005e5c:	4641      	mov	r1, r8
 8005e5e:	4638      	mov	r0, r7
 8005e60:	47c8      	blx	r9
 8005e62:	3001      	adds	r0, #1
 8005e64:	d103      	bne.n	8005e6e <_printf_common+0xb6>
 8005e66:	f04f 30ff 	mov.w	r0, #4294967295
 8005e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e6e:	3501      	adds	r5, #1
 8005e70:	e7c1      	b.n	8005df6 <_printf_common+0x3e>
 8005e72:	2030      	movs	r0, #48	@ 0x30
 8005e74:	18e1      	adds	r1, r4, r3
 8005e76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e7a:	1c5a      	adds	r2, r3, #1
 8005e7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e80:	4422      	add	r2, r4
 8005e82:	3302      	adds	r3, #2
 8005e84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e88:	e7c2      	b.n	8005e10 <_printf_common+0x58>
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	4622      	mov	r2, r4
 8005e8e:	4641      	mov	r1, r8
 8005e90:	4638      	mov	r0, r7
 8005e92:	47c8      	blx	r9
 8005e94:	3001      	adds	r0, #1
 8005e96:	d0e6      	beq.n	8005e66 <_printf_common+0xae>
 8005e98:	3601      	adds	r6, #1
 8005e9a:	e7d9      	b.n	8005e50 <_printf_common+0x98>

08005e9c <_printf_i>:
 8005e9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ea0:	7e0f      	ldrb	r7, [r1, #24]
 8005ea2:	4691      	mov	r9, r2
 8005ea4:	2f78      	cmp	r7, #120	@ 0x78
 8005ea6:	4680      	mov	r8, r0
 8005ea8:	460c      	mov	r4, r1
 8005eaa:	469a      	mov	sl, r3
 8005eac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005eae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005eb2:	d807      	bhi.n	8005ec4 <_printf_i+0x28>
 8005eb4:	2f62      	cmp	r7, #98	@ 0x62
 8005eb6:	d80a      	bhi.n	8005ece <_printf_i+0x32>
 8005eb8:	2f00      	cmp	r7, #0
 8005eba:	f000 80d3 	beq.w	8006064 <_printf_i+0x1c8>
 8005ebe:	2f58      	cmp	r7, #88	@ 0x58
 8005ec0:	f000 80ba 	beq.w	8006038 <_printf_i+0x19c>
 8005ec4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ec8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ecc:	e03a      	b.n	8005f44 <_printf_i+0xa8>
 8005ece:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ed2:	2b15      	cmp	r3, #21
 8005ed4:	d8f6      	bhi.n	8005ec4 <_printf_i+0x28>
 8005ed6:	a101      	add	r1, pc, #4	@ (adr r1, 8005edc <_printf_i+0x40>)
 8005ed8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005edc:	08005f35 	.word	0x08005f35
 8005ee0:	08005f49 	.word	0x08005f49
 8005ee4:	08005ec5 	.word	0x08005ec5
 8005ee8:	08005ec5 	.word	0x08005ec5
 8005eec:	08005ec5 	.word	0x08005ec5
 8005ef0:	08005ec5 	.word	0x08005ec5
 8005ef4:	08005f49 	.word	0x08005f49
 8005ef8:	08005ec5 	.word	0x08005ec5
 8005efc:	08005ec5 	.word	0x08005ec5
 8005f00:	08005ec5 	.word	0x08005ec5
 8005f04:	08005ec5 	.word	0x08005ec5
 8005f08:	0800604b 	.word	0x0800604b
 8005f0c:	08005f73 	.word	0x08005f73
 8005f10:	08006005 	.word	0x08006005
 8005f14:	08005ec5 	.word	0x08005ec5
 8005f18:	08005ec5 	.word	0x08005ec5
 8005f1c:	0800606d 	.word	0x0800606d
 8005f20:	08005ec5 	.word	0x08005ec5
 8005f24:	08005f73 	.word	0x08005f73
 8005f28:	08005ec5 	.word	0x08005ec5
 8005f2c:	08005ec5 	.word	0x08005ec5
 8005f30:	0800600d 	.word	0x0800600d
 8005f34:	6833      	ldr	r3, [r6, #0]
 8005f36:	1d1a      	adds	r2, r3, #4
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	6032      	str	r2, [r6, #0]
 8005f3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f44:	2301      	movs	r3, #1
 8005f46:	e09e      	b.n	8006086 <_printf_i+0x1ea>
 8005f48:	6833      	ldr	r3, [r6, #0]
 8005f4a:	6820      	ldr	r0, [r4, #0]
 8005f4c:	1d19      	adds	r1, r3, #4
 8005f4e:	6031      	str	r1, [r6, #0]
 8005f50:	0606      	lsls	r6, r0, #24
 8005f52:	d501      	bpl.n	8005f58 <_printf_i+0xbc>
 8005f54:	681d      	ldr	r5, [r3, #0]
 8005f56:	e003      	b.n	8005f60 <_printf_i+0xc4>
 8005f58:	0645      	lsls	r5, r0, #25
 8005f5a:	d5fb      	bpl.n	8005f54 <_printf_i+0xb8>
 8005f5c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f60:	2d00      	cmp	r5, #0
 8005f62:	da03      	bge.n	8005f6c <_printf_i+0xd0>
 8005f64:	232d      	movs	r3, #45	@ 0x2d
 8005f66:	426d      	negs	r5, r5
 8005f68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f6c:	230a      	movs	r3, #10
 8005f6e:	4859      	ldr	r0, [pc, #356]	@ (80060d4 <_printf_i+0x238>)
 8005f70:	e011      	b.n	8005f96 <_printf_i+0xfa>
 8005f72:	6821      	ldr	r1, [r4, #0]
 8005f74:	6833      	ldr	r3, [r6, #0]
 8005f76:	0608      	lsls	r0, r1, #24
 8005f78:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f7c:	d402      	bmi.n	8005f84 <_printf_i+0xe8>
 8005f7e:	0649      	lsls	r1, r1, #25
 8005f80:	bf48      	it	mi
 8005f82:	b2ad      	uxthmi	r5, r5
 8005f84:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f86:	6033      	str	r3, [r6, #0]
 8005f88:	bf14      	ite	ne
 8005f8a:	230a      	movne	r3, #10
 8005f8c:	2308      	moveq	r3, #8
 8005f8e:	4851      	ldr	r0, [pc, #324]	@ (80060d4 <_printf_i+0x238>)
 8005f90:	2100      	movs	r1, #0
 8005f92:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f96:	6866      	ldr	r6, [r4, #4]
 8005f98:	2e00      	cmp	r6, #0
 8005f9a:	bfa8      	it	ge
 8005f9c:	6821      	ldrge	r1, [r4, #0]
 8005f9e:	60a6      	str	r6, [r4, #8]
 8005fa0:	bfa4      	itt	ge
 8005fa2:	f021 0104 	bicge.w	r1, r1, #4
 8005fa6:	6021      	strge	r1, [r4, #0]
 8005fa8:	b90d      	cbnz	r5, 8005fae <_printf_i+0x112>
 8005faa:	2e00      	cmp	r6, #0
 8005fac:	d04b      	beq.n	8006046 <_printf_i+0x1aa>
 8005fae:	4616      	mov	r6, r2
 8005fb0:	fbb5 f1f3 	udiv	r1, r5, r3
 8005fb4:	fb03 5711 	mls	r7, r3, r1, r5
 8005fb8:	5dc7      	ldrb	r7, [r0, r7]
 8005fba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005fbe:	462f      	mov	r7, r5
 8005fc0:	42bb      	cmp	r3, r7
 8005fc2:	460d      	mov	r5, r1
 8005fc4:	d9f4      	bls.n	8005fb0 <_printf_i+0x114>
 8005fc6:	2b08      	cmp	r3, #8
 8005fc8:	d10b      	bne.n	8005fe2 <_printf_i+0x146>
 8005fca:	6823      	ldr	r3, [r4, #0]
 8005fcc:	07df      	lsls	r7, r3, #31
 8005fce:	d508      	bpl.n	8005fe2 <_printf_i+0x146>
 8005fd0:	6923      	ldr	r3, [r4, #16]
 8005fd2:	6861      	ldr	r1, [r4, #4]
 8005fd4:	4299      	cmp	r1, r3
 8005fd6:	bfde      	ittt	le
 8005fd8:	2330      	movle	r3, #48	@ 0x30
 8005fda:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005fde:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005fe2:	1b92      	subs	r2, r2, r6
 8005fe4:	6122      	str	r2, [r4, #16]
 8005fe6:	464b      	mov	r3, r9
 8005fe8:	4621      	mov	r1, r4
 8005fea:	4640      	mov	r0, r8
 8005fec:	f8cd a000 	str.w	sl, [sp]
 8005ff0:	aa03      	add	r2, sp, #12
 8005ff2:	f7ff fee1 	bl	8005db8 <_printf_common>
 8005ff6:	3001      	adds	r0, #1
 8005ff8:	d14a      	bne.n	8006090 <_printf_i+0x1f4>
 8005ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8005ffe:	b004      	add	sp, #16
 8006000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006004:	6823      	ldr	r3, [r4, #0]
 8006006:	f043 0320 	orr.w	r3, r3, #32
 800600a:	6023      	str	r3, [r4, #0]
 800600c:	2778      	movs	r7, #120	@ 0x78
 800600e:	4832      	ldr	r0, [pc, #200]	@ (80060d8 <_printf_i+0x23c>)
 8006010:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006014:	6823      	ldr	r3, [r4, #0]
 8006016:	6831      	ldr	r1, [r6, #0]
 8006018:	061f      	lsls	r7, r3, #24
 800601a:	f851 5b04 	ldr.w	r5, [r1], #4
 800601e:	d402      	bmi.n	8006026 <_printf_i+0x18a>
 8006020:	065f      	lsls	r7, r3, #25
 8006022:	bf48      	it	mi
 8006024:	b2ad      	uxthmi	r5, r5
 8006026:	6031      	str	r1, [r6, #0]
 8006028:	07d9      	lsls	r1, r3, #31
 800602a:	bf44      	itt	mi
 800602c:	f043 0320 	orrmi.w	r3, r3, #32
 8006030:	6023      	strmi	r3, [r4, #0]
 8006032:	b11d      	cbz	r5, 800603c <_printf_i+0x1a0>
 8006034:	2310      	movs	r3, #16
 8006036:	e7ab      	b.n	8005f90 <_printf_i+0xf4>
 8006038:	4826      	ldr	r0, [pc, #152]	@ (80060d4 <_printf_i+0x238>)
 800603a:	e7e9      	b.n	8006010 <_printf_i+0x174>
 800603c:	6823      	ldr	r3, [r4, #0]
 800603e:	f023 0320 	bic.w	r3, r3, #32
 8006042:	6023      	str	r3, [r4, #0]
 8006044:	e7f6      	b.n	8006034 <_printf_i+0x198>
 8006046:	4616      	mov	r6, r2
 8006048:	e7bd      	b.n	8005fc6 <_printf_i+0x12a>
 800604a:	6833      	ldr	r3, [r6, #0]
 800604c:	6825      	ldr	r5, [r4, #0]
 800604e:	1d18      	adds	r0, r3, #4
 8006050:	6961      	ldr	r1, [r4, #20]
 8006052:	6030      	str	r0, [r6, #0]
 8006054:	062e      	lsls	r6, r5, #24
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	d501      	bpl.n	800605e <_printf_i+0x1c2>
 800605a:	6019      	str	r1, [r3, #0]
 800605c:	e002      	b.n	8006064 <_printf_i+0x1c8>
 800605e:	0668      	lsls	r0, r5, #25
 8006060:	d5fb      	bpl.n	800605a <_printf_i+0x1be>
 8006062:	8019      	strh	r1, [r3, #0]
 8006064:	2300      	movs	r3, #0
 8006066:	4616      	mov	r6, r2
 8006068:	6123      	str	r3, [r4, #16]
 800606a:	e7bc      	b.n	8005fe6 <_printf_i+0x14a>
 800606c:	6833      	ldr	r3, [r6, #0]
 800606e:	2100      	movs	r1, #0
 8006070:	1d1a      	adds	r2, r3, #4
 8006072:	6032      	str	r2, [r6, #0]
 8006074:	681e      	ldr	r6, [r3, #0]
 8006076:	6862      	ldr	r2, [r4, #4]
 8006078:	4630      	mov	r0, r6
 800607a:	f000 f8ed 	bl	8006258 <memchr>
 800607e:	b108      	cbz	r0, 8006084 <_printf_i+0x1e8>
 8006080:	1b80      	subs	r0, r0, r6
 8006082:	6060      	str	r0, [r4, #4]
 8006084:	6863      	ldr	r3, [r4, #4]
 8006086:	6123      	str	r3, [r4, #16]
 8006088:	2300      	movs	r3, #0
 800608a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800608e:	e7aa      	b.n	8005fe6 <_printf_i+0x14a>
 8006090:	4632      	mov	r2, r6
 8006092:	4649      	mov	r1, r9
 8006094:	4640      	mov	r0, r8
 8006096:	6923      	ldr	r3, [r4, #16]
 8006098:	47d0      	blx	sl
 800609a:	3001      	adds	r0, #1
 800609c:	d0ad      	beq.n	8005ffa <_printf_i+0x15e>
 800609e:	6823      	ldr	r3, [r4, #0]
 80060a0:	079b      	lsls	r3, r3, #30
 80060a2:	d413      	bmi.n	80060cc <_printf_i+0x230>
 80060a4:	68e0      	ldr	r0, [r4, #12]
 80060a6:	9b03      	ldr	r3, [sp, #12]
 80060a8:	4298      	cmp	r0, r3
 80060aa:	bfb8      	it	lt
 80060ac:	4618      	movlt	r0, r3
 80060ae:	e7a6      	b.n	8005ffe <_printf_i+0x162>
 80060b0:	2301      	movs	r3, #1
 80060b2:	4632      	mov	r2, r6
 80060b4:	4649      	mov	r1, r9
 80060b6:	4640      	mov	r0, r8
 80060b8:	47d0      	blx	sl
 80060ba:	3001      	adds	r0, #1
 80060bc:	d09d      	beq.n	8005ffa <_printf_i+0x15e>
 80060be:	3501      	adds	r5, #1
 80060c0:	68e3      	ldr	r3, [r4, #12]
 80060c2:	9903      	ldr	r1, [sp, #12]
 80060c4:	1a5b      	subs	r3, r3, r1
 80060c6:	42ab      	cmp	r3, r5
 80060c8:	dcf2      	bgt.n	80060b0 <_printf_i+0x214>
 80060ca:	e7eb      	b.n	80060a4 <_printf_i+0x208>
 80060cc:	2500      	movs	r5, #0
 80060ce:	f104 0619 	add.w	r6, r4, #25
 80060d2:	e7f5      	b.n	80060c0 <_printf_i+0x224>
 80060d4:	08006ac3 	.word	0x08006ac3
 80060d8:	08006ad4 	.word	0x08006ad4

080060dc <__swbuf_r>:
 80060dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060de:	460e      	mov	r6, r1
 80060e0:	4614      	mov	r4, r2
 80060e2:	4605      	mov	r5, r0
 80060e4:	b118      	cbz	r0, 80060ee <__swbuf_r+0x12>
 80060e6:	6a03      	ldr	r3, [r0, #32]
 80060e8:	b90b      	cbnz	r3, 80060ee <__swbuf_r+0x12>
 80060ea:	f7ff f99b 	bl	8005424 <__sinit>
 80060ee:	69a3      	ldr	r3, [r4, #24]
 80060f0:	60a3      	str	r3, [r4, #8]
 80060f2:	89a3      	ldrh	r3, [r4, #12]
 80060f4:	071a      	lsls	r2, r3, #28
 80060f6:	d501      	bpl.n	80060fc <__swbuf_r+0x20>
 80060f8:	6923      	ldr	r3, [r4, #16]
 80060fa:	b943      	cbnz	r3, 800610e <__swbuf_r+0x32>
 80060fc:	4621      	mov	r1, r4
 80060fe:	4628      	mov	r0, r5
 8006100:	f000 f82a 	bl	8006158 <__swsetup_r>
 8006104:	b118      	cbz	r0, 800610e <__swbuf_r+0x32>
 8006106:	f04f 37ff 	mov.w	r7, #4294967295
 800610a:	4638      	mov	r0, r7
 800610c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	6922      	ldr	r2, [r4, #16]
 8006112:	b2f6      	uxtb	r6, r6
 8006114:	1a98      	subs	r0, r3, r2
 8006116:	6963      	ldr	r3, [r4, #20]
 8006118:	4637      	mov	r7, r6
 800611a:	4283      	cmp	r3, r0
 800611c:	dc05      	bgt.n	800612a <__swbuf_r+0x4e>
 800611e:	4621      	mov	r1, r4
 8006120:	4628      	mov	r0, r5
 8006122:	f7ff f8b7 	bl	8005294 <_fflush_r>
 8006126:	2800      	cmp	r0, #0
 8006128:	d1ed      	bne.n	8006106 <__swbuf_r+0x2a>
 800612a:	68a3      	ldr	r3, [r4, #8]
 800612c:	3b01      	subs	r3, #1
 800612e:	60a3      	str	r3, [r4, #8]
 8006130:	6823      	ldr	r3, [r4, #0]
 8006132:	1c5a      	adds	r2, r3, #1
 8006134:	6022      	str	r2, [r4, #0]
 8006136:	701e      	strb	r6, [r3, #0]
 8006138:	6962      	ldr	r2, [r4, #20]
 800613a:	1c43      	adds	r3, r0, #1
 800613c:	429a      	cmp	r2, r3
 800613e:	d004      	beq.n	800614a <__swbuf_r+0x6e>
 8006140:	89a3      	ldrh	r3, [r4, #12]
 8006142:	07db      	lsls	r3, r3, #31
 8006144:	d5e1      	bpl.n	800610a <__swbuf_r+0x2e>
 8006146:	2e0a      	cmp	r6, #10
 8006148:	d1df      	bne.n	800610a <__swbuf_r+0x2e>
 800614a:	4621      	mov	r1, r4
 800614c:	4628      	mov	r0, r5
 800614e:	f7ff f8a1 	bl	8005294 <_fflush_r>
 8006152:	2800      	cmp	r0, #0
 8006154:	d0d9      	beq.n	800610a <__swbuf_r+0x2e>
 8006156:	e7d6      	b.n	8006106 <__swbuf_r+0x2a>

08006158 <__swsetup_r>:
 8006158:	b538      	push	{r3, r4, r5, lr}
 800615a:	4b29      	ldr	r3, [pc, #164]	@ (8006200 <__swsetup_r+0xa8>)
 800615c:	4605      	mov	r5, r0
 800615e:	6818      	ldr	r0, [r3, #0]
 8006160:	460c      	mov	r4, r1
 8006162:	b118      	cbz	r0, 800616c <__swsetup_r+0x14>
 8006164:	6a03      	ldr	r3, [r0, #32]
 8006166:	b90b      	cbnz	r3, 800616c <__swsetup_r+0x14>
 8006168:	f7ff f95c 	bl	8005424 <__sinit>
 800616c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006170:	0719      	lsls	r1, r3, #28
 8006172:	d422      	bmi.n	80061ba <__swsetup_r+0x62>
 8006174:	06da      	lsls	r2, r3, #27
 8006176:	d407      	bmi.n	8006188 <__swsetup_r+0x30>
 8006178:	2209      	movs	r2, #9
 800617a:	602a      	str	r2, [r5, #0]
 800617c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006180:	f04f 30ff 	mov.w	r0, #4294967295
 8006184:	81a3      	strh	r3, [r4, #12]
 8006186:	e033      	b.n	80061f0 <__swsetup_r+0x98>
 8006188:	0758      	lsls	r0, r3, #29
 800618a:	d512      	bpl.n	80061b2 <__swsetup_r+0x5a>
 800618c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800618e:	b141      	cbz	r1, 80061a2 <__swsetup_r+0x4a>
 8006190:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006194:	4299      	cmp	r1, r3
 8006196:	d002      	beq.n	800619e <__swsetup_r+0x46>
 8006198:	4628      	mov	r0, r5
 800619a:	f7ff fa7f 	bl	800569c <_free_r>
 800619e:	2300      	movs	r3, #0
 80061a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80061a2:	89a3      	ldrh	r3, [r4, #12]
 80061a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80061a8:	81a3      	strh	r3, [r4, #12]
 80061aa:	2300      	movs	r3, #0
 80061ac:	6063      	str	r3, [r4, #4]
 80061ae:	6923      	ldr	r3, [r4, #16]
 80061b0:	6023      	str	r3, [r4, #0]
 80061b2:	89a3      	ldrh	r3, [r4, #12]
 80061b4:	f043 0308 	orr.w	r3, r3, #8
 80061b8:	81a3      	strh	r3, [r4, #12]
 80061ba:	6923      	ldr	r3, [r4, #16]
 80061bc:	b94b      	cbnz	r3, 80061d2 <__swsetup_r+0x7a>
 80061be:	89a3      	ldrh	r3, [r4, #12]
 80061c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80061c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061c8:	d003      	beq.n	80061d2 <__swsetup_r+0x7a>
 80061ca:	4621      	mov	r1, r4
 80061cc:	4628      	mov	r0, r5
 80061ce:	f000 f8b2 	bl	8006336 <__smakebuf_r>
 80061d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061d6:	f013 0201 	ands.w	r2, r3, #1
 80061da:	d00a      	beq.n	80061f2 <__swsetup_r+0x9a>
 80061dc:	2200      	movs	r2, #0
 80061de:	60a2      	str	r2, [r4, #8]
 80061e0:	6962      	ldr	r2, [r4, #20]
 80061e2:	4252      	negs	r2, r2
 80061e4:	61a2      	str	r2, [r4, #24]
 80061e6:	6922      	ldr	r2, [r4, #16]
 80061e8:	b942      	cbnz	r2, 80061fc <__swsetup_r+0xa4>
 80061ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80061ee:	d1c5      	bne.n	800617c <__swsetup_r+0x24>
 80061f0:	bd38      	pop	{r3, r4, r5, pc}
 80061f2:	0799      	lsls	r1, r3, #30
 80061f4:	bf58      	it	pl
 80061f6:	6962      	ldrpl	r2, [r4, #20]
 80061f8:	60a2      	str	r2, [r4, #8]
 80061fa:	e7f4      	b.n	80061e6 <__swsetup_r+0x8e>
 80061fc:	2000      	movs	r0, #0
 80061fe:	e7f7      	b.n	80061f0 <__swsetup_r+0x98>
 8006200:	20000054 	.word	0x20000054

08006204 <memmove>:
 8006204:	4288      	cmp	r0, r1
 8006206:	b510      	push	{r4, lr}
 8006208:	eb01 0402 	add.w	r4, r1, r2
 800620c:	d902      	bls.n	8006214 <memmove+0x10>
 800620e:	4284      	cmp	r4, r0
 8006210:	4623      	mov	r3, r4
 8006212:	d807      	bhi.n	8006224 <memmove+0x20>
 8006214:	1e43      	subs	r3, r0, #1
 8006216:	42a1      	cmp	r1, r4
 8006218:	d008      	beq.n	800622c <memmove+0x28>
 800621a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800621e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006222:	e7f8      	b.n	8006216 <memmove+0x12>
 8006224:	4601      	mov	r1, r0
 8006226:	4402      	add	r2, r0
 8006228:	428a      	cmp	r2, r1
 800622a:	d100      	bne.n	800622e <memmove+0x2a>
 800622c:	bd10      	pop	{r4, pc}
 800622e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006232:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006236:	e7f7      	b.n	8006228 <memmove+0x24>

08006238 <_sbrk_r>:
 8006238:	b538      	push	{r3, r4, r5, lr}
 800623a:	2300      	movs	r3, #0
 800623c:	4d05      	ldr	r5, [pc, #20]	@ (8006254 <_sbrk_r+0x1c>)
 800623e:	4604      	mov	r4, r0
 8006240:	4608      	mov	r0, r1
 8006242:	602b      	str	r3, [r5, #0]
 8006244:	f7fa fec8 	bl	8000fd8 <_sbrk>
 8006248:	1c43      	adds	r3, r0, #1
 800624a:	d102      	bne.n	8006252 <_sbrk_r+0x1a>
 800624c:	682b      	ldr	r3, [r5, #0]
 800624e:	b103      	cbz	r3, 8006252 <_sbrk_r+0x1a>
 8006250:	6023      	str	r3, [r4, #0]
 8006252:	bd38      	pop	{r3, r4, r5, pc}
 8006254:	200004d0 	.word	0x200004d0

08006258 <memchr>:
 8006258:	4603      	mov	r3, r0
 800625a:	b510      	push	{r4, lr}
 800625c:	b2c9      	uxtb	r1, r1
 800625e:	4402      	add	r2, r0
 8006260:	4293      	cmp	r3, r2
 8006262:	4618      	mov	r0, r3
 8006264:	d101      	bne.n	800626a <memchr+0x12>
 8006266:	2000      	movs	r0, #0
 8006268:	e003      	b.n	8006272 <memchr+0x1a>
 800626a:	7804      	ldrb	r4, [r0, #0]
 800626c:	3301      	adds	r3, #1
 800626e:	428c      	cmp	r4, r1
 8006270:	d1f6      	bne.n	8006260 <memchr+0x8>
 8006272:	bd10      	pop	{r4, pc}

08006274 <memcpy>:
 8006274:	440a      	add	r2, r1
 8006276:	4291      	cmp	r1, r2
 8006278:	f100 33ff 	add.w	r3, r0, #4294967295
 800627c:	d100      	bne.n	8006280 <memcpy+0xc>
 800627e:	4770      	bx	lr
 8006280:	b510      	push	{r4, lr}
 8006282:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006286:	4291      	cmp	r1, r2
 8006288:	f803 4f01 	strb.w	r4, [r3, #1]!
 800628c:	d1f9      	bne.n	8006282 <memcpy+0xe>
 800628e:	bd10      	pop	{r4, pc}

08006290 <_realloc_r>:
 8006290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006294:	4680      	mov	r8, r0
 8006296:	4615      	mov	r5, r2
 8006298:	460c      	mov	r4, r1
 800629a:	b921      	cbnz	r1, 80062a6 <_realloc_r+0x16>
 800629c:	4611      	mov	r1, r2
 800629e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062a2:	f7ff ba65 	b.w	8005770 <_malloc_r>
 80062a6:	b92a      	cbnz	r2, 80062b4 <_realloc_r+0x24>
 80062a8:	f7ff f9f8 	bl	800569c <_free_r>
 80062ac:	2400      	movs	r4, #0
 80062ae:	4620      	mov	r0, r4
 80062b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062b4:	f000 f89e 	bl	80063f4 <_malloc_usable_size_r>
 80062b8:	4285      	cmp	r5, r0
 80062ba:	4606      	mov	r6, r0
 80062bc:	d802      	bhi.n	80062c4 <_realloc_r+0x34>
 80062be:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80062c2:	d8f4      	bhi.n	80062ae <_realloc_r+0x1e>
 80062c4:	4629      	mov	r1, r5
 80062c6:	4640      	mov	r0, r8
 80062c8:	f7ff fa52 	bl	8005770 <_malloc_r>
 80062cc:	4607      	mov	r7, r0
 80062ce:	2800      	cmp	r0, #0
 80062d0:	d0ec      	beq.n	80062ac <_realloc_r+0x1c>
 80062d2:	42b5      	cmp	r5, r6
 80062d4:	462a      	mov	r2, r5
 80062d6:	4621      	mov	r1, r4
 80062d8:	bf28      	it	cs
 80062da:	4632      	movcs	r2, r6
 80062dc:	f7ff ffca 	bl	8006274 <memcpy>
 80062e0:	4621      	mov	r1, r4
 80062e2:	4640      	mov	r0, r8
 80062e4:	f7ff f9da 	bl	800569c <_free_r>
 80062e8:	463c      	mov	r4, r7
 80062ea:	e7e0      	b.n	80062ae <_realloc_r+0x1e>

080062ec <__swhatbuf_r>:
 80062ec:	b570      	push	{r4, r5, r6, lr}
 80062ee:	460c      	mov	r4, r1
 80062f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062f4:	4615      	mov	r5, r2
 80062f6:	2900      	cmp	r1, #0
 80062f8:	461e      	mov	r6, r3
 80062fa:	b096      	sub	sp, #88	@ 0x58
 80062fc:	da0c      	bge.n	8006318 <__swhatbuf_r+0x2c>
 80062fe:	89a3      	ldrh	r3, [r4, #12]
 8006300:	2100      	movs	r1, #0
 8006302:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006306:	bf14      	ite	ne
 8006308:	2340      	movne	r3, #64	@ 0x40
 800630a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800630e:	2000      	movs	r0, #0
 8006310:	6031      	str	r1, [r6, #0]
 8006312:	602b      	str	r3, [r5, #0]
 8006314:	b016      	add	sp, #88	@ 0x58
 8006316:	bd70      	pop	{r4, r5, r6, pc}
 8006318:	466a      	mov	r2, sp
 800631a:	f000 f849 	bl	80063b0 <_fstat_r>
 800631e:	2800      	cmp	r0, #0
 8006320:	dbed      	blt.n	80062fe <__swhatbuf_r+0x12>
 8006322:	9901      	ldr	r1, [sp, #4]
 8006324:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006328:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800632c:	4259      	negs	r1, r3
 800632e:	4159      	adcs	r1, r3
 8006330:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006334:	e7eb      	b.n	800630e <__swhatbuf_r+0x22>

08006336 <__smakebuf_r>:
 8006336:	898b      	ldrh	r3, [r1, #12]
 8006338:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800633a:	079d      	lsls	r5, r3, #30
 800633c:	4606      	mov	r6, r0
 800633e:	460c      	mov	r4, r1
 8006340:	d507      	bpl.n	8006352 <__smakebuf_r+0x1c>
 8006342:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006346:	6023      	str	r3, [r4, #0]
 8006348:	6123      	str	r3, [r4, #16]
 800634a:	2301      	movs	r3, #1
 800634c:	6163      	str	r3, [r4, #20]
 800634e:	b003      	add	sp, #12
 8006350:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006352:	466a      	mov	r2, sp
 8006354:	ab01      	add	r3, sp, #4
 8006356:	f7ff ffc9 	bl	80062ec <__swhatbuf_r>
 800635a:	9f00      	ldr	r7, [sp, #0]
 800635c:	4605      	mov	r5, r0
 800635e:	4639      	mov	r1, r7
 8006360:	4630      	mov	r0, r6
 8006362:	f7ff fa05 	bl	8005770 <_malloc_r>
 8006366:	b948      	cbnz	r0, 800637c <__smakebuf_r+0x46>
 8006368:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800636c:	059a      	lsls	r2, r3, #22
 800636e:	d4ee      	bmi.n	800634e <__smakebuf_r+0x18>
 8006370:	f023 0303 	bic.w	r3, r3, #3
 8006374:	f043 0302 	orr.w	r3, r3, #2
 8006378:	81a3      	strh	r3, [r4, #12]
 800637a:	e7e2      	b.n	8006342 <__smakebuf_r+0xc>
 800637c:	89a3      	ldrh	r3, [r4, #12]
 800637e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006382:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006386:	81a3      	strh	r3, [r4, #12]
 8006388:	9b01      	ldr	r3, [sp, #4]
 800638a:	6020      	str	r0, [r4, #0]
 800638c:	b15b      	cbz	r3, 80063a6 <__smakebuf_r+0x70>
 800638e:	4630      	mov	r0, r6
 8006390:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006394:	f000 f81e 	bl	80063d4 <_isatty_r>
 8006398:	b128      	cbz	r0, 80063a6 <__smakebuf_r+0x70>
 800639a:	89a3      	ldrh	r3, [r4, #12]
 800639c:	f023 0303 	bic.w	r3, r3, #3
 80063a0:	f043 0301 	orr.w	r3, r3, #1
 80063a4:	81a3      	strh	r3, [r4, #12]
 80063a6:	89a3      	ldrh	r3, [r4, #12]
 80063a8:	431d      	orrs	r5, r3
 80063aa:	81a5      	strh	r5, [r4, #12]
 80063ac:	e7cf      	b.n	800634e <__smakebuf_r+0x18>
	...

080063b0 <_fstat_r>:
 80063b0:	b538      	push	{r3, r4, r5, lr}
 80063b2:	2300      	movs	r3, #0
 80063b4:	4d06      	ldr	r5, [pc, #24]	@ (80063d0 <_fstat_r+0x20>)
 80063b6:	4604      	mov	r4, r0
 80063b8:	4608      	mov	r0, r1
 80063ba:	4611      	mov	r1, r2
 80063bc:	602b      	str	r3, [r5, #0]
 80063be:	f7fa fde5 	bl	8000f8c <_fstat>
 80063c2:	1c43      	adds	r3, r0, #1
 80063c4:	d102      	bne.n	80063cc <_fstat_r+0x1c>
 80063c6:	682b      	ldr	r3, [r5, #0]
 80063c8:	b103      	cbz	r3, 80063cc <_fstat_r+0x1c>
 80063ca:	6023      	str	r3, [r4, #0]
 80063cc:	bd38      	pop	{r3, r4, r5, pc}
 80063ce:	bf00      	nop
 80063d0:	200004d0 	.word	0x200004d0

080063d4 <_isatty_r>:
 80063d4:	b538      	push	{r3, r4, r5, lr}
 80063d6:	2300      	movs	r3, #0
 80063d8:	4d05      	ldr	r5, [pc, #20]	@ (80063f0 <_isatty_r+0x1c>)
 80063da:	4604      	mov	r4, r0
 80063dc:	4608      	mov	r0, r1
 80063de:	602b      	str	r3, [r5, #0]
 80063e0:	f7fa fde3 	bl	8000faa <_isatty>
 80063e4:	1c43      	adds	r3, r0, #1
 80063e6:	d102      	bne.n	80063ee <_isatty_r+0x1a>
 80063e8:	682b      	ldr	r3, [r5, #0]
 80063ea:	b103      	cbz	r3, 80063ee <_isatty_r+0x1a>
 80063ec:	6023      	str	r3, [r4, #0]
 80063ee:	bd38      	pop	{r3, r4, r5, pc}
 80063f0:	200004d0 	.word	0x200004d0

080063f4 <_malloc_usable_size_r>:
 80063f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063f8:	1f18      	subs	r0, r3, #4
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	bfbc      	itt	lt
 80063fe:	580b      	ldrlt	r3, [r1, r0]
 8006400:	18c0      	addlt	r0, r0, r3
 8006402:	4770      	bx	lr

08006404 <_init>:
 8006404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006406:	bf00      	nop
 8006408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800640a:	bc08      	pop	{r3}
 800640c:	469e      	mov	lr, r3
 800640e:	4770      	bx	lr

08006410 <_fini>:
 8006410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006412:	bf00      	nop
 8006414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006416:	bc08      	pop	{r3}
 8006418:	469e      	mov	lr, r3
 800641a:	4770      	bx	lr
