{
  "Top": "DNN_wlo_168",
  "RtlTop": "DNN_wlo_168",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=1.1.0"
    ]},
  "Args": {
    "LS_stream": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "axis_data",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "complex"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "DNN_out": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "axis_data",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "complex"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1077",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "DNN_wlo_168",
    "Version": "1.0",
    "DisplayName": "Dnn_wlo_168",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/dnn.cpp"],
    "Vhdl": [
      "impl\/vhdl\/DNN_wlo_168_denorc1C.vhd",
      "impl\/vhdl\/DNN_wlo_168_fcmp_bWr.vhd",
      "impl\/vhdl\/DNN_wlo_168_fpextbkb.vhd",
      "impl\/vhdl\/DNN_wlo_168_LS_dac0C.vhd",
      "impl\/vhdl\/DNN_wlo_168_mac_mb0s.vhd",
      "impl\/vhdl\/DNN_wlo_168_mac_mbXr.vhd",
      "impl\/vhdl\/DNN_wlo_168_mac_mbYs.vhd",
      "impl\/vhdl\/DNN_wlo_168_mac_mbZs.vhd",
      "impl\/vhdl\/DNN_wlo_168_mac_mc2C.vhd",
      "impl\/vhdl\/DNN_wlo_168_mac_mcSB.vhd",
      "impl\/vhdl\/DNN_wlo_168_mac_mcTB.vhd",
      "impl\/vhdl\/DNN_wlo_168_mac_mcUB.vhd",
      "impl\/vhdl\/DNN_wlo_168_mac_mcVB.vhd",
      "impl\/vhdl\/DNN_wlo_168_mac_mcWB.vhd",
      "impl\/vhdl\/DNN_wlo_168_mac_mcXB.vhd",
      "impl\/vhdl\/DNN_wlo_168_mac_mcYC.vhd",
      "impl\/vhdl\/DNN_wlo_168_mean_cZC.vhd",
      "impl\/vhdl\/DNN_wlo_168_sdiv_eOg.vhd",
      "impl\/vhdl\/DNN_wlo_168_std_o_V.vhd",
      "impl\/vhdl\/DNN_wlo_168_y_L3_V.vhd",
      "impl\/vhdl\/L2_wlo_168.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_BIAfYi.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEI0iy.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEI1iI.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEI2iS.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEI3i2.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEI4jc.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEI5jm.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEI6jw.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEI7jG.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEI8jQ.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEI9j0.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIAem.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbak.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbAo.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbbk.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbBo.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbck.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbCo.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbdk.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbDo.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbek.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbEo.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIBew.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbfk.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbFp.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbgk.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbGp.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbhl.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbHp.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbil.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbIp.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbjl.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbJp.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbkl.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbKp.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbll.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbLp.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbml.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbMq.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbnm.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbNq.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbom.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbOq.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbpm.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbPq.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbqm.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbQq.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbrm.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbRq.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbsm.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbSr.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbtn.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbTr.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbun.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbUr.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbvn.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbVr.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbwn.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbxn.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbyn.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIbzo.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEICeG.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIDeQ.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIEe0.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIFfa.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIg8j.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIGfk.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIhbi.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIHfu.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIibs.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIIfE.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIjbC.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIJfO.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIkbM.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIKfY.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIlbW.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEILf8.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEImb6.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIMgi.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIncg.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEINgs.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIocq.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIOgC.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIpcA.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIPgM.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIqcK.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIQgW.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIrcU.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIRg6.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIsc4.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIShg.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEItde.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIThq.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIudo.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIUhA.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIvdy.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIVhK.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIwdI.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIWhU.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIxdS.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIXh4.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIyd2.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIYie.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIzec.vhd",
      "impl\/vhdl\/L2_wlo_168_L1_WEIZio.vhd",
      "impl\/vhdl\/L3_wlo_168.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_BIAb1s.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIb2s.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIb3s.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIb4t.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIb5t.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIb6t.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIb7t.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIb8t.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIb9t.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcau.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcAy.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcbu.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcBy.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIccu.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcCy.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcdu.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcDy.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIceu.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcEy.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcfu.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcFz.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcgu.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcGz.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIchv.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcHz.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIciv.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcIz.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcjv.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcJz.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIckv.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcKz.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIclv.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcLz.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcMA.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcmv.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcNA.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcnw.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcOA.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcow.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcPA.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcpw.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcQA.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcqw.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcRA.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcrw.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcsw.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIctx.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcux.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcvx.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcwx.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcxx.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIcyx.vhd",
      "impl\/vhdl\/L3_wlo_168_L2_WEIczy.vhd",
      "impl\/vhdl\/normalize_wlo_168.vhd",
      "impl\/vhdl\/normalize_wlo_168cud.vhd",
      "impl\/vhdl\/normalize_wlo_168dEe.vhd",
      "impl\/vhdl\/reconstruct_complex_s.vhd",
      "impl\/vhdl\/separate_complex_wlo.vhd",
      "impl\/vhdl\/DNN_wlo_168.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/DNN_wlo_168_denorc1C.v",
      "impl\/verilog\/DNN_wlo_168_fcmp_bWr.v",
      "impl\/verilog\/DNN_wlo_168_fpextbkb.v",
      "impl\/verilog\/DNN_wlo_168_LS_dac0C.v",
      "impl\/verilog\/DNN_wlo_168_mac_mb0s.v",
      "impl\/verilog\/DNN_wlo_168_mac_mbXr.v",
      "impl\/verilog\/DNN_wlo_168_mac_mbYs.v",
      "impl\/verilog\/DNN_wlo_168_mac_mbZs.v",
      "impl\/verilog\/DNN_wlo_168_mac_mc2C.v",
      "impl\/verilog\/DNN_wlo_168_mac_mcSB.v",
      "impl\/verilog\/DNN_wlo_168_mac_mcTB.v",
      "impl\/verilog\/DNN_wlo_168_mac_mcUB.v",
      "impl\/verilog\/DNN_wlo_168_mac_mcVB.v",
      "impl\/verilog\/DNN_wlo_168_mac_mcWB.v",
      "impl\/verilog\/DNN_wlo_168_mac_mcXB.v",
      "impl\/verilog\/DNN_wlo_168_mac_mcYC.v",
      "impl\/verilog\/DNN_wlo_168_mean_cZC.v",
      "impl\/verilog\/DNN_wlo_168_mean_cZC_rom.dat",
      "impl\/verilog\/DNN_wlo_168_sdiv_eOg.v",
      "impl\/verilog\/DNN_wlo_168_std_o_V.v",
      "impl\/verilog\/DNN_wlo_168_std_o_V_rom.dat",
      "impl\/verilog\/DNN_wlo_168_y_L3_V.v",
      "impl\/verilog\/L2_wlo_168.v",
      "impl\/verilog\/L2_wlo_168_L1_BIAfYi.v",
      "impl\/verilog\/L2_wlo_168_L1_BIAfYi_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEI0iy.v",
      "impl\/verilog\/L2_wlo_168_L1_WEI0iy_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEI1iI.v",
      "impl\/verilog\/L2_wlo_168_L1_WEI1iI_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEI2iS.v",
      "impl\/verilog\/L2_wlo_168_L1_WEI2iS_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEI3i2.v",
      "impl\/verilog\/L2_wlo_168_L1_WEI3i2_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEI4jc.v",
      "impl\/verilog\/L2_wlo_168_L1_WEI4jc_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEI5jm.v",
      "impl\/verilog\/L2_wlo_168_L1_WEI5jm_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEI6jw.v",
      "impl\/verilog\/L2_wlo_168_L1_WEI6jw_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEI7jG.v",
      "impl\/verilog\/L2_wlo_168_L1_WEI7jG_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEI8jQ.v",
      "impl\/verilog\/L2_wlo_168_L1_WEI8jQ_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEI9j0.v",
      "impl\/verilog\/L2_wlo_168_L1_WEI9j0_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIAem.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIAem_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbak.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbak_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbAo.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbAo_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbbk.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbbk_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbBo.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbBo_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbck.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbck_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbCo.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbCo_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbdk.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbdk_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbDo.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbDo_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbek.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbek_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbEo.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbEo_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIBew.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIBew_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbfk.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbfk_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbFp.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbFp_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbgk.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbgk_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbGp.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbGp_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbhl.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbhl_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbHp.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbHp_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbil.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbil_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbIp.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbIp_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbjl.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbjl_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbJp.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbJp_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbkl.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbkl_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbKp.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbKp_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbll.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbll_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbLp.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbLp_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbml.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbml_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbMq.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbMq_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbnm.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbnm_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbNq.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbNq_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbom.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbom_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbOq.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbOq_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbpm.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbpm_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbPq.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbPq_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbqm.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbqm_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbQq.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbQq_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbrm.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbrm_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbRq.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbRq_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbsm.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbsm_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbSr.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbSr_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbtn.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbtn_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbTr.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbTr_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbun.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbun_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbUr.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbUr_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbvn.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbvn_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbVr.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbVr_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbwn.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbwn_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbxn.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbxn_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbyn.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbyn_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIbzo.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIbzo_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEICeG.v",
      "impl\/verilog\/L2_wlo_168_L1_WEICeG_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIDeQ.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIDeQ_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIEe0.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIEe0_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIFfa.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIFfa_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIg8j.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIg8j_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIGfk.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIGfk_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIhbi.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIhbi_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIHfu.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIHfu_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIibs.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIibs_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIIfE.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIIfE_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIjbC.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIjbC_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIJfO.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIJfO_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIkbM.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIkbM_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIKfY.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIKfY_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIlbW.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIlbW_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEILf8.v",
      "impl\/verilog\/L2_wlo_168_L1_WEILf8_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEImb6.v",
      "impl\/verilog\/L2_wlo_168_L1_WEImb6_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIMgi.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIMgi_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIncg.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIncg_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEINgs.v",
      "impl\/verilog\/L2_wlo_168_L1_WEINgs_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIocq.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIocq_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIOgC.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIOgC_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIpcA.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIpcA_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIPgM.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIPgM_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIqcK.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIqcK_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIQgW.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIQgW_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIrcU.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIrcU_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIRg6.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIRg6_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIsc4.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIsc4_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIShg.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIShg_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEItde.v",
      "impl\/verilog\/L2_wlo_168_L1_WEItde_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIThq.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIThq_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIudo.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIudo_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIUhA.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIUhA_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIvdy.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIvdy_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIVhK.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIVhK_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIwdI.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIwdI_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIWhU.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIWhU_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIxdS.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIxdS_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIXh4.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIXh4_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIyd2.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIyd2_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIYie.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIYie_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIzec.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIzec_rom.dat",
      "impl\/verilog\/L2_wlo_168_L1_WEIZio.v",
      "impl\/verilog\/L2_wlo_168_L1_WEIZio_rom.dat",
      "impl\/verilog\/L3_wlo_168.v",
      "impl\/verilog\/L3_wlo_168_L2_BIAb1s.v",
      "impl\/verilog\/L3_wlo_168_L2_BIAb1s_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIb2s.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIb2s_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIb3s.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIb3s_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIb4t.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIb4t_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIb5t.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIb5t_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIb6t.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIb6t_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIb7t.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIb7t_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIb8t.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIb8t_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIb9t.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIb9t_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcau.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcau_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcAy.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcAy_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcbu.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcbu_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcBy.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcBy_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIccu.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIccu_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcCy.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcCy_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcdu.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcdu_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcDy.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcDy_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIceu.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIceu_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcEy.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcEy_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcfu.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcfu_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcFz.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcFz_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcgu.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcgu_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcGz.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcGz_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIchv.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIchv_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcHz.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcHz_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIciv.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIciv_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcIz.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcIz_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcjv.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcjv_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcJz.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcJz_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIckv.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIckv_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcKz.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcKz_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIclv.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIclv_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcLz.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcLz_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcMA.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcMA_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcmv.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcmv_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcNA.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcNA_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcnw.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcnw_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcOA.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcOA_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcow.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcow_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcPA.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcPA_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcpw.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcpw_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcQA.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcQA_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcqw.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcqw_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcRA.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcRA_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcrw.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcrw_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcsw.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcsw_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIctx.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIctx_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcux.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcux_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcvx.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcvx_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcwx.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcwx_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcxx.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcxx_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIcyx.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIcyx_rom.dat",
      "impl\/verilog\/L3_wlo_168_L2_WEIczy.v",
      "impl\/verilog\/L3_wlo_168_L2_WEIczy_rom.dat",
      "impl\/verilog\/normalize_wlo_168.v",
      "impl\/verilog\/normalize_wlo_168cud.v",
      "impl\/verilog\/normalize_wlo_168cud_rom.dat",
      "impl\/verilog\/normalize_wlo_168dEe.v",
      "impl\/verilog\/normalize_wlo_168dEe_rom.dat",
      "impl\/verilog\/reconstruct_complex_s.v",
      "impl\/verilog\/separate_complex_wlo.v",
      "impl\/verilog\/DNN_wlo_168.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/DNN_wlo_168_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/DNN_wlo_168_ap_fpext_0_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "D:\/IIIT-D\/Channel_Estimation\/HLS\/dnn\/wordlength_opt__16_8\/.autopilot\/db\/DNN_wlo_168.design.xml",
    "DebugDir": "D:\/IIIT-D\/Channel_Estimation\/HLS\/dnn\/wordlength_opt__16_8\/.debug",
    "ProtoInst": ["D:\/IIIT-D\/Channel_Estimation\/HLS\/dnn\/wordlength_opt__16_8\/.debug\/DNN_wlo_168.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "DNN_wlo_168_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name DNN_wlo_168_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "DNN_wlo_168_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name DNN_wlo_168_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "LS_stream DNN_out",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "DNN_out": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "DNN_out",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "complex",
          "Width": "64",
          "Element": {
            "Type": "real float",
            "Width": "32"
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TLAST": "1"
      }
    },
    "LS_stream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "LS_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "complex",
          "Width": "64",
          "Element": {
            "Type": "real float",
            "Width": "32"
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "LS_stream_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "LS_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "LS_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "LS_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "DNN_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "DNN_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "DNN_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "DNN_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "DNN_wlo_168",
      "Instances": [
        {
          "ModuleName": "L2_wlo_168",
          "InstanceName": "grp_L2_wlo_168_fu_471"
        },
        {
          "ModuleName": "normalize_wlo_168",
          "InstanceName": "grp_normalize_wlo_168_fu_789"
        },
        {
          "ModuleName": "L3_wlo_168",
          "InstanceName": "grp_L3_wlo_168_fu_798"
        },
        {
          "ModuleName": "separate_complex_wlo",
          "InstanceName": "grp_separate_complex_wlo_fu_961"
        },
        {
          "ModuleName": "reconstruct_complex_s",
          "InstanceName": "grp_reconstruct_complex_s_fu_970"
        }
      ]
    },
    "Info": {
      "separate_complex_wlo": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "normalize_wlo_168": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "L2_wlo_168": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "L3_wlo_168": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reconstruct_complex_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DNN_wlo_168": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "separate_complex_wlo": {
        "Latency": {
          "LatencyBest": "56",
          "LatencyAvg": "56",
          "LatencyWorst": "56",
          "PipelineII": "56",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.670"
        },
        "Loops": [{
            "Name": "separation",
            "TripCount": "52",
            "Latency": "54",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "0",
          "FF": "733",
          "LUT": "1522",
          "URAM": "0"
        }
      },
      "normalize_wlo_168": {
        "Latency": {
          "LatencyBest": "137",
          "LatencyAvg": "137",
          "LatencyWorst": "137",
          "PipelineII": "137",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.331"
        },
        "Loops": [{
            "Name": "normalization",
            "TripCount": "104",
            "Latency": "135",
            "PipelineII": "1",
            "PipelineDepth": "33"
          }],
        "Area": {
          "BRAM_18K": "1",
          "FF": "3641",
          "LUT": "3185",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "L2_wlo_168": {
        "Latency": {
          "LatencyBest": "269",
          "LatencyAvg": "269",
          "LatencyWorst": "269",
          "PipelineII": "269",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.400"
        },
        "Loops": [{
            "Name": "layer_2",
            "TripCount": "52",
            "Latency": "267",
            "PipelineII": "4",
            "PipelineDepth": "64"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "104",
          "FF": "7049",
          "LUT": "3588",
          "URAM": "0"
        }
      },
      "L3_wlo_168": {
        "Latency": {
          "LatencyBest": "443",
          "LatencyAvg": "443",
          "LatencyWorst": "443",
          "PipelineII": "443",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [{
            "Name": "layer_3",
            "TripCount": "104",
            "Latency": "441",
            "PipelineII": "4",
            "PipelineDepth": "30"
          }],
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "52",
          "FF": "2615",
          "LUT": "813",
          "URAM": "0"
        }
      },
      "reconstruct_complex_s": {
        "Latency": {
          "LatencyBest": "57",
          "LatencyAvg": "57",
          "LatencyWorst": "57",
          "PipelineII": "57",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.502"
        },
        "Loops": [{
            "Name": "reconstruction",
            "TripCount": "52",
            "Latency": "55",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "908",
          "LUT": "1745",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "DNN_wlo_168": {
        "Latency": {
          "LatencyBest": "1077",
          "LatencyAvg": "1077",
          "LatencyWorst": "1077",
          "PipelineII": "1078",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [{
            "Name": "denormalization",
            "TripCount": "104",
            "Latency": "105",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "157",
          "FF": "17794",
          "LUT": "11271",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "DNN_wlo_168",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-08-16 19:55:13 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
