{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 13:04:37 2013 " "Info: Processing started: Wed Oct 16 13:04:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MultiPlexed7Seg -c MultiPlexed7Seg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MultiPlexed7Seg -c MultiPlexed7Seg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/MultiPlexed7Seg.bdf" { { 304 176 344 320 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst38 " "Info: Detected ripple clock \"inst38\" as buffer" {  } { { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/MultiPlexed7Seg.bdf" { { 360 744 808 440 "inst38" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst38" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] register lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 128.12 MHz 7.805 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 128.12 MHz between source register \"lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]\" and destination register \"lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]\" (period= 7.805 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.544 ns + Longest register register " "Info: + Longest register to register delay is 7.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] 1 REG LC_X23_Y11_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y11_N0; Fanout = 6; REG Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.114 ns) 1.388 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~2 2 COMB LC_X23_Y12_N0 1 " "Info: 2: + IC(1.274 ns) + CELL(0.114 ns) = 1.388 ns; Loc. = LC_X23_Y12_N0; Fanout = 1; COMB Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.114 ns) 2.735 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~3 3 COMB LC_X24_Y10_N8 1 " "Info: 3: + IC(1.233 ns) + CELL(0.114 ns) = 2.735 ns; Loc. = LC_X24_Y10_N8; Fanout = 1; COMB Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.114 ns) 4.055 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\] 4 COMB LC_X23_Y11_N9 1 " "Info: 4: + IC(1.206 ns) + CELL(0.114 ns) = 4.055 ns; Loc. = LC_X23_Y11_N9; Fanout = 1; COMB Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.590 ns) 5.080 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|modulus_trigger 5 COMB LC_X23_Y11_N8 17 " "Info: 5: + IC(0.435 ns) + CELL(0.590 ns) = 5.080 ns; Loc. = LC_X23_Y11_N8; Fanout = 17; COMB Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/cntr_90j.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(1.225 ns) 7.544 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 6 REG LC_X23_Y12_N6 5 " "Info: 6: + IC(1.239 ns) + CELL(1.225 ns) = 7.544 ns; Loc. = LC_X23_Y12_N6; Fanout = 5; REG Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.157 ns ( 28.59 % ) " "Info: Total cell delay = 2.157 ns ( 28.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.387 ns ( 71.41 % ) " "Info: Total interconnect delay = 5.387 ns ( 71.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.544 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.544 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 1.274ns 1.233ns 1.206ns 0.435ns 1.239ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.590ns 1.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.942 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/MultiPlexed7Seg.bdf" { { 304 176 344 320 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.711 ns) 2.942 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 2 REG LC_X23_Y12_N6 5 " "Info: 2: + IC(0.762 ns) + CELL(0.711 ns) = 2.942 ns; Loc. = LC_X23_Y12_N6; Fanout = 5; REG Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.10 % ) " "Info: Total cell delay = 2.180 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.942 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/MultiPlexed7Seg.bdf" { { 304 176 344 320 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.711 ns) 2.942 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] 2 REG LC_X23_Y11_N0 6 " "Info: 2: + IC(0.762 ns) + CELL(0.711 ns) = 2.942 ns; Loc. = LC_X23_Y11_N0; Fanout = 6; REG Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.10 % ) " "Info: Total cell delay = 2.180 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.544 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.544 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 1.274ns 1.233ns 1.206ns 0.435ns 1.239ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.590ns 1.225ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK LED7 lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\] 18.393 ns register " "Info: tco from clock \"CLK\" to destination pin \"LED7\" through register \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\]\" is 18.393 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.825 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/MultiPlexed7Seg.bdf" { { 304 176 344 320 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.935 ns) 3.166 ns inst38 2 REG LC_X24_Y10_N6 2 " "Info: 2: + IC(0.762 ns) + CELL(0.935 ns) = 3.166 ns; Loc. = LC_X24_Y10_N6; Fanout = 2; REG Node = 'inst38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { CLK inst38 } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/MultiPlexed7Seg.bdf" { { 360 744 808 440 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.948 ns) + CELL(0.711 ns) 7.825 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\] 3 REG LC_X19_Y15_N1 21 " "Info: 3: + IC(3.948 ns) + CELL(0.711 ns) = 7.825 ns; Loc. = LC_X19_Y15_N1; Fanout = 21; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { inst38 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 39.81 % ) " "Info: Total cell delay = 3.115 ns ( 39.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.710 ns ( 60.19 % ) " "Info: Total interconnect delay = 4.710 ns ( 60.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.825 ns" { CLK inst38 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.825 ns" { CLK {} CLK~out0 {} inst38 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.762ns 3.948ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.344 ns + Longest register pin " "Info: + Longest register to pin delay is 10.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\] 1 REG LC_X19_Y15_N1 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y15_N1; Fanout = 21; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.454 ns) + CELL(0.442 ns) 2.896 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~71 2 COMB LC_X24_Y18_N0 1 " "Info: 2: + IC(2.454 ns) + CELL(0.442 ns) = 2.896 ns; Loc. = LC_X24_Y18_N0; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~71'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.896 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~71 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.590 ns) 5.007 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~72 3 COMB LC_X28_Y17_N0 1 " "Info: 3: + IC(1.521 ns) + CELL(0.590 ns) = 5.007 ns; Loc. = LC_X28_Y17_N0; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~71 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~72 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.442 ns) 6.941 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~70 4 COMB LC_X31_Y19_N2 1 " "Info: 4: + IC(1.492 ns) + CELL(0.442 ns) = 6.941 ns; Loc. = LC_X31_Y19_N2; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~72 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~70 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(2.108 ns) 10.344 ns LED7 5 PIN PIN_185 0 " "Info: 5: + IC(1.295 ns) + CELL(2.108 ns) = 10.344 ns; Loc. = PIN_185; Fanout = 0; PIN Node = 'LED7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~70 LED7 } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/MultiPlexed7Seg.bdf" { { 56 1448 1624 72 "LED7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.582 ns ( 34.63 % ) " "Info: Total cell delay = 3.582 ns ( 34.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.762 ns ( 65.37 % ) " "Info: Total interconnect delay = 6.762 ns ( 65.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.344 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~71 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~72 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~70 LED7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.344 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~71 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~72 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~70 {} LED7 {} } { 0.000ns 2.454ns 1.521ns 1.492ns 1.295ns } { 0.000ns 0.442ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.825 ns" { CLK inst38 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.825 ns" { CLK {} CLK~out0 {} inst38 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.762ns 3.948ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.344 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~71 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~72 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~70 LED7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.344 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~71 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~72 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~70 {} LED7 {} } { 0.000ns 2.454ns 1.521ns 1.492ns 1.295ns } { 0.000ns 0.442ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Seg2\[0\] LED7 18.042 ns Longest " "Info: Longest tpd from source pin \"Seg2\[0\]\" to destination pin \"LED7\" is 18.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Seg2\[0\] 1 PIN PIN_95 7 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_95; Fanout = 7; PIN Node = 'Seg2\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seg2[0] } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/MultiPlexed7Seg.bdf" { { -176 584 600 -8 "Seg2\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.514 ns) + CELL(0.590 ns) 9.579 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~66 2 COMB LC_X24_Y18_N7 1 " "Info: 2: + IC(7.514 ns) + CELL(0.590 ns) = 9.579 ns; Loc. = LC_X24_Y18_N7; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.104 ns" { Seg2[0] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~66 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.590 ns) 10.594 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~71 3 COMB LC_X24_Y18_N0 1 " "Info: 3: + IC(0.425 ns) + CELL(0.590 ns) = 10.594 ns; Loc. = LC_X24_Y18_N0; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~71'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~66 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~71 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.590 ns) 12.705 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~72 4 COMB LC_X28_Y17_N0 1 " "Info: 4: + IC(1.521 ns) + CELL(0.590 ns) = 12.705 ns; Loc. = LC_X28_Y17_N0; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~71 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~72 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.442 ns) 14.639 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~70 5 COMB LC_X31_Y19_N2 1 " "Info: 5: + IC(1.492 ns) + CELL(0.442 ns) = 14.639 ns; Loc. = LC_X31_Y19_N2; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~72 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~70 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(2.108 ns) 18.042 ns LED7 6 PIN PIN_185 0 " "Info: 6: + IC(1.295 ns) + CELL(2.108 ns) = 18.042 ns; Loc. = PIN_185; Fanout = 0; PIN Node = 'LED7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~70 LED7 } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg_Impl/MultiPlexed7Seg.bdf" { { 56 1448 1624 72 "LED7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.795 ns ( 32.12 % ) " "Info: Total cell delay = 5.795 ns ( 32.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.247 ns ( 67.88 % ) " "Info: Total interconnect delay = 12.247 ns ( 67.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.042 ns" { Seg2[0] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~66 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~71 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~72 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~70 LED7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.042 ns" { Seg2[0] {} Seg2[0]~out0 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~66 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~71 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~72 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~70 {} LED7 {} } { 0.000ns 0.000ns 7.514ns 0.425ns 1.521ns 1.492ns 1.295ns } { 0.000ns 1.475ns 0.590ns 0.590ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 13:04:37 2013 " "Info: Processing ended: Wed Oct 16 13:04:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
