// Seed: 556612634
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout reg id_3;
  output reg id_2;
  input wire id_1;
  localparam id_5 = 1;
  initial begin : LABEL_0
    begin : LABEL_1
      id_2 <= 1;
    end
  end
  wire id_6, id_7;
  logic id_8;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_5
  );
  always id_3 <= id_8;
  wire id_10;
endprogram
