 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 18:34:13 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          4.27
  Critical Path Slack:          -3.28
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -3418.61
  No. of Violating Paths:     1121.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               7219
  Buf/Inv Cell Count:            1396
  Buf Cell Count:                  97
  Inv Cell Count:                1299
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6027
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    30594.341802
  Noncombinational Area: 24768.741056
  Buf/Inv Area:           5800.563062
  Total Buffer Area:           706.93
  Total Inverter Area:        5093.64
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             55363.082859
  Design Area:           55363.082859


  Design Rules
  -----------------------------------
  Total Number of Nets:          7231
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                 32.35
  Mapping Optimization:               26.01
  -----------------------------------------
  Overall Compile Time:               73.58
  Overall Compile Wall Clock Time:    74.97

  --------------------------------------------------------------------

  Design  WNS: 3.28  TNS: 3418.61  Number of Violating Paths: 1121


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
