##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_IntClock
		4.3::Critical Path Report for UART_USB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_USB_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (UART_USB_IntClock:R vs. UART_USB_IntClock:R)
		5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock_1                      | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_1(fixed-function)      | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_2                      | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_2(fixed-function)      | N/A                   | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 53.47 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock                | Frequency: 55.70 MHz  | Target: 0.08 MHz   | 
Clock: UART_USB_IntClock            | Frequency: 53.47 MHz  | Target: 0.08 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 1.00 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          UART_IntClock      41666.7          24196       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_USB_IntClock  41666.7          22965       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock      UART_IntClock      1.30417e+007     13023715    N/A              N/A         N/A              N/A         N/A              N/A         
UART_USB_IntClock  UART_USB_IntClock  1.30417e+007     13023262    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase           
-------------  ------------  -------------------------  
BUZZER(0)_PAD  20950         Clock_1(fixed-function):R  
SERVO(0)_PAD   26040         Clock_2(fixed-function):R  
Tx_1(0)_PAD    29491         UART_IntClock:R            
Tx_2(0)_PAD    32611         UART_USB_IntClock:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 53.47 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15232
-------------------------------------   ----- 
End-of-path arrival time (ps)           15232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                  iocell8         2009   2009  22965  RISE       1
\UART_USB:BUART:rx_postpoll\/main_1         macrocell14     5456   7465  22965  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell14     3350  10815  22965  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4417  15232  22965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 55.70 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023715p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12592
-------------------------------------   ----- 
End-of-path arrival time (ps)           12592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell27   1250   1250  13023715  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell5    5098   6348  13023715  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell5    3350   9698  13023715  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2894  12592  13023715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_USB_IntClock
***********************************************
Clock: UART_USB_IntClock
Frequency: 53.47 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15232
-------------------------------------   ----- 
End-of-path arrival time (ps)           15232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                  iocell8         2009   2009  22965  RISE       1
\UART_USB:BUART:rx_postpoll\/main_1         macrocell14     5456   7465  22965  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell14     3350  10815  22965  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4417  15232  22965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_USB_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15232
-------------------------------------   ----- 
End-of-path arrival time (ps)           15232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                  iocell8         2009   2009  22965  RISE       1
\UART_USB:BUART:rx_postpoll\/main_1         macrocell14     5456   7465  22965  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell14     3350  10815  22965  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4417  15232  22965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24196p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14001
-------------------------------------   ----- 
End-of-path arrival time (ps)           14001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2153   2153  24196  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell6      5585   7738  24196  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11088  24196  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2913  14001  24196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (UART_USB_IntClock:R vs. UART_USB_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023262p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12214
-------------------------------------   ----- 
End-of-path arrival time (ps)           12214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q                      macrocell35     1250   1250  13023262  RISE       1
\UART_USB:BUART:counter_load_not\/main_0           macrocell10     5296   6546  13023262  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell10     3350   9896  13023262  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2319  12214  13023262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023715p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12592
-------------------------------------   ----- 
End-of-path arrival time (ps)           12592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell27   1250   1250  13023715  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell5    5098   6348  13023715  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell5    3350   9698  13023715  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2894  12592  13023715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15232
-------------------------------------   ----- 
End-of-path arrival time (ps)           15232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                  iocell8         2009   2009  22965  RISE       1
\UART_USB:BUART:rx_postpoll\/main_1         macrocell14     5456   7465  22965  RISE       1
\UART_USB:BUART:rx_postpoll\/q              macrocell14     3350  10815  22965  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4417  15232  22965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24196p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14001
-------------------------------------   ----- 
End-of-path arrival time (ps)           14001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2153   2153  24196  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell6      5585   7738  24196  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  11088  24196  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2913  14001  24196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:rx_state_2\/main_8
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 28113p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10044
-------------------------------------   ----- 
End-of-path arrival time (ps)           10044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                          iocell8       2009   2009  22965  RISE       1
\UART_USB:BUART:rx_state_2\/main_8  macrocell43   8035  10044  28113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:rx_status_3\/main_6
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 28113p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10044
-------------------------------------   ----- 
End-of-path arrival time (ps)           10044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                           iocell8       2009   2009  22965  RISE       1
\UART_USB:BUART:rx_status_3\/main_6  macrocell48   8035  10044  28113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:rx_state_0\/main_9
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 28131p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                          iocell8       2009   2009  22965  RISE       1
\UART_USB:BUART:rx_state_0\/main_9  macrocell40   8017  10026  28131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29342p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8815
-------------------------------------   ---- 
End-of-path arrival time (ps)           8815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell1       2153   2153  24196  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell27   6662   8815  29342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 29342p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8815
-------------------------------------   ---- 
End-of-path arrival time (ps)           8815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2153   2153  24196  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell32   6662   8815  29342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29355p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8802
-------------------------------------   ---- 
End-of-path arrival time (ps)           8802
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell1       2153   2153  24196  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell24   6649   8802  29355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:rx_last\/main_0
Capture Clock  : \UART_USB:BUART:rx_last\/clock_0
Path slack     : 30692p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell8       2009   2009  22965  RISE       1
\UART_USB:BUART:rx_last\/main_0  macrocell49   5456   7465  30692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_last\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 31341p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2153   2153  24196  RISE       1
MODIN1_1/main_2  macrocell30   4663   6816  31341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 31341p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell1       2153   2153  24196  RISE       1
MODIN1_0/main_2  macrocell31   4663   6816  31341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 31341p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell1       2153   2153  24196  RISE       1
\UART:BUART:rx_last\/main_0  macrocell33   4663   6816  31341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:pollcount_1\/main_3
Capture Clock  : \UART_USB:BUART:pollcount_1\/clock_0
Path slack     : 31545p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                           iocell8       2009   2009  22965  RISE       1
\UART_USB:BUART:pollcount_1\/main_3  macrocell46   4603   6612  31545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_USB:BUART:pollcount_0\/main_2
Capture Clock  : \UART_USB:BUART:pollcount_0\/clock_0
Path slack     : 31545p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_USB_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell8             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                           iocell8       2009   2009  22965  RISE       1
\UART_USB:BUART:pollcount_0\/main_2  macrocell47   4603   6612  31545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023262p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12214
-------------------------------------   ----- 
End-of-path arrival time (ps)           12214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q                      macrocell35     1250   1250  13023262  RISE       1
\UART_USB:BUART:counter_load_not\/main_0           macrocell10     5296   6546  13023262  RISE       1
\UART_USB:BUART:counter_load_not\/q                macrocell10     3350   9896  13023262  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2319  12214  13023262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023715p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12592
-------------------------------------   ----- 
End-of-path arrival time (ps)           12592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell27   1250   1250  13023715  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell5    5098   6348  13023715  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell5    3350   9698  13023715  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2894  12592  13023715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024882p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10594
-------------------------------------   ----- 
End-of-path arrival time (ps)           10594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell19     1250   1250  13024882  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell2      3743   4993  13024882  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350   8343  13024882  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2251  10594  13024882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_0\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_7
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13024918p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13239
-------------------------------------   ----- 
End-of-path arrival time (ps)           13239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_0\/q       macrocell47   1250   1250  13023643  RISE       1
\UART_USB:BUART:rx_status_3\/main_7  macrocell48  11989  13239  13024918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_0\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_10
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13025939p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12218
-------------------------------------   ----- 
End-of-path arrival time (ps)           12218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_0\/q       macrocell47   1250   1250  13023643  RISE       1
\UART_USB:BUART:rx_state_0\/main_10  macrocell40  10968  12218  13025939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_USB:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025962p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10345
-------------------------------------   ----- 
End-of-path arrival time (ps)           10345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q     macrocell39   1250   1250  13025962  RISE       1
\UART_USB:BUART:rx_counter_load\/main_0  macrocell13   3411   4661  13025962  RISE       1
\UART_USB:BUART:rx_counter_load\/q       macrocell13   3350   8011  13025962  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/load   count7cell    2334  10345  13025962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_USB:BUART:sRX:RxSts\/clock
Path slack     : 13026366p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14801
-------------------------------------   ----- 
End-of-path arrival time (ps)           14801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13026366  RISE       1
\UART_USB:BUART:rx_status_4\/main_1                 macrocell15     3673   7253  13026366  RISE       1
\UART_USB:BUART:rx_status_4\/q                      macrocell15     3350  10603  13026366  RISE       1
\UART_USB:BUART:sRX:RxSts\/status_4                 statusicell4    4198  14801  13026366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027998p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q          macrocell44     1250   1250  13027998  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   6409   7659  13027998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13028051p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13115
-------------------------------------   ----- 
End-of-path arrival time (ps)           13115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13028051  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell3      3930   7510  13028051  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell3      3350  10860  13028051  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    2255  13115  13028051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_USB:BUART:sTX:TxSts\/clock
Path slack     : 13028704p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12462
-------------------------------------   ----- 
End-of-path arrival time (ps)           12462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13028704  RISE       1
\UART_USB:BUART:tx_status_0\/main_3                 macrocell11     2635   6215  13028704  RISE       1
\UART_USB:BUART:tx_status_0\/q                      macrocell11     3350   9565  13028704  RISE       1
\UART_USB:BUART:sTX:TxSts\/status_0                 statusicell3    2897  12462  13028704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028834p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q                macrocell36     1250   1250  13024628  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5573   6823  13028834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13028974p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12193
-------------------------------------   ----- 
End-of-path arrival time (ps)           12193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13028974  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell7      2946   6526  13028974  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell7      3350   9876  13028974  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    2317  12193  13028974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_USB:BUART:tx_state_0\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 13029713p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8444
-------------------------------------   ---- 
End-of-path arrival time (ps)           8444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13028704  RISE       1
\UART_USB:BUART:tx_state_0\/main_3                  macrocell36     4864   8444  13029713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13029935p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13027998  RISE       1
\UART_USB:BUART:rx_state_0\/main_2   macrocell40   6971   8221  13029935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13029935p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q   macrocell44   1250   1250  13027998  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_2  macrocell41   6971   8221  13029935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13029935p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13027998  RISE       1
\UART_USB:BUART:rx_state_3\/main_2   macrocell42   6971   8221  13029935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_USB:BUART:pollcount_1\/main_1
Capture Clock  : \UART_USB:BUART:pollcount_1\/clock_0
Path slack     : 13029974p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8183
-------------------------------------   ---- 
End-of-path arrival time (ps)           8183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13029974  RISE       1
\UART_USB:BUART:pollcount_1\/main_1        macrocell46   6243   8183  13029974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_USB:BUART:pollcount_0\/main_1
Capture Clock  : \UART_USB:BUART:pollcount_0\/clock_0
Path slack     : 13029974p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8183
-------------------------------------   ---- 
End-of-path arrival time (ps)           8183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13029974  RISE       1
\UART_USB:BUART:pollcount_0\/main_1        macrocell47   6243   8183  13029974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030109p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell19     1250   1250  13024882  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4298   5548  13030109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13030213p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13029974  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_1   macrocell44   6004   7944  13030213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030388p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13026529  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   5079   5269  13030388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030394p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell28     1250   1250  13030394  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4012   5262  13030394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_USB:BUART:pollcount_1\/main_0
Capture Clock  : \UART_USB:BUART:pollcount_1\/clock_0
Path slack     : 13030765p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7392
-------------------------------------   ---- 
End-of-path arrival time (ps)           7392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13030765  RISE       1
\UART_USB:BUART:pollcount_1\/main_0        macrocell46   5452   7392  13030765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_USB:BUART:pollcount_0\/main_0
Capture Clock  : \UART_USB:BUART:pollcount_0\/clock_0
Path slack     : 13030765p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7392
-------------------------------------   ---- 
End-of-path arrival time (ps)           7392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13030765  RISE       1
\UART_USB:BUART:pollcount_0\/main_0        macrocell47   5452   7392  13030765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13030945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13030945  RISE       1
\UART:BUART:txn\/main_3                macrocell18     2842   7212  13030945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13030948p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7208
-------------------------------------   ---- 
End-of-path arrival time (ps)           7208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13027998  RISE       1
\UART_USB:BUART:rx_state_2\/main_2   macrocell43   5958   7208  13030948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_2
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13030948p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7208
-------------------------------------   ---- 
End-of-path arrival time (ps)           7208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13027998  RISE       1
\UART_USB:BUART:rx_status_3\/main_2  macrocell48   5958   7208  13030948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030990p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q         macrocell39     1250   1250  13025962  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3417   4667  13030990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 13031050p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7107
-------------------------------------   ---- 
End-of-path arrival time (ps)           7107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q      macrocell35   1250   1250  13023262  RISE       1
\UART_USB:BUART:tx_bitclk\/main_0  macrocell38   5857   7107  13031050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031102p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q                macrocell40     1250   1250  13026069  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3305   4555  13031102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031116p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell23     1250   1250  13024670  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3290   4540  13031116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031121p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q                macrocell35     1250   1250  13023262  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3285   4535  13031121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 13031147p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7010
-------------------------------------   ---- 
End-of-path arrival time (ps)           7010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell37   1250   1250  13023942  RISE       1
\UART_USB:BUART:tx_state_0\/main_4  macrocell36   5760   7010  13031147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 13031156p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7001
-------------------------------------   ---- 
End-of-path arrival time (ps)           7001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_2\/q      macrocell37   1250   1250  13023942  RISE       1
\UART_USB:BUART:tx_bitclk\/main_3  macrocell38   5751   7001  13031156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_1\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_5
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13031207p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_1\/q       macrocell46   1250   1250  13026061  RISE       1
\UART_USB:BUART:rx_status_3\/main_5  macrocell48   5700   6950  13031207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_1\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_8
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13031227p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_1\/q      macrocell46   1250   1250  13026061  RISE       1
\UART_USB:BUART:rx_state_0\/main_8  macrocell40   5679   6929  13031227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031258p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell20     1250   1250  13025509  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3149   4399  13031258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13031288p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6869
-------------------------------------   ---- 
End-of-path arrival time (ps)           6869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell27   1250   1250  13023715  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell24   5619   6869  13031288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031288p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6869
-------------------------------------   ---- 
End-of-path arrival time (ps)           6869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell27   1250   1250  13023715  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell25   5619   6869  13031288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13031288p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6869
-------------------------------------   ---- 
End-of-path arrival time (ps)           6869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell27   1250   1250  13023715  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell26   5619   6869  13031288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13031307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6850
-------------------------------------   ---- 
End-of-path arrival time (ps)           6850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell27   1250   1250  13023715  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell27   5600   6850  13031307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6850
-------------------------------------   ---- 
End-of-path arrival time (ps)           6850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell27   1250   1250  13023715  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell29   5600   6850  13031307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13031307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6850
-------------------------------------   ---- 
End-of-path arrival time (ps)           6850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell27   1250   1250  13023715  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell32   5600   6850  13031307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:txn\/main_2
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13031341p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q  macrocell36   1250   1250  13024628  RISE       1
\UART_USB:BUART:txn\/main_2    macrocell34   5565   6815  13031341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 13031341p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell36   1250   1250  13024628  RISE       1
\UART_USB:BUART:tx_state_1\/main_1  macrocell35   5565   6815  13031341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13031441p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6716
-------------------------------------   ---- 
End-of-path arrival time (ps)           6716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13028051  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell20     3136   6716  13031441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031477p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell24     1250   1250  13024991  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2930   4180  13031477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_USB:BUART:txn\/main_3
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13031494p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13031494  RISE       1
\UART_USB:BUART:txn\/main_3                macrocell34     2292   6662  13031494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13031577p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                      macrocell30   1250   1250  13026968  RISE       1
\UART:BUART:rx_state_0\/main_6  macrocell24   5329   6579  13031577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 13032007p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6149
-------------------------------------   ---- 
End-of-path arrival time (ps)           6149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell35   1250   1250  13023262  RISE       1
\UART_USB:BUART:tx_state_0\/main_0  macrocell36   4899   6149  13032007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032220p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13030765  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_0   macrocell44   3996   5936  13032220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 13032242p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell37   1250   1250  13023942  RISE       1
\UART_USB:BUART:tx_state_2\/main_3  macrocell37   4665   5915  13032242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13032252p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                       macrocell30   1250   1250  13026968  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell32   4655   5905  13032252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13032256p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell21   1250   1250  13025278  RISE       1
\UART:BUART:txn\/main_4    macrocell18   4651   5901  13032256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_1\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 13032344p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13026529  RISE       1
\UART_USB:BUART:tx_state_1\/main_2               macrocell35     5623   5813  13032344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 13032414p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell36   1250   1250  13024628  RISE       1
\UART_USB:BUART:tx_state_0\/main_1  macrocell36   4493   5743  13032414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032485p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026819  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   2982   3172  13032485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_1
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 13032485p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q       macrocell36   1250   1250  13024628  RISE       1
\UART_USB:BUART:tx_state_2\/main_1  macrocell37   4421   5671  13032485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_last\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_9
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13032505p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_last\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_last\/q          macrocell49   1250   1250  13032505  RISE       1
\UART_USB:BUART:rx_state_2\/main_9  macrocell43   4402   5652  13032505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032522p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032522  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell28   3695   5635  13032522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13032522p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032522  RISE       1
MODIN1_1/main_1                        macrocell30   3695   5635  13032522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13032522p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032522  RISE       1
MODIN1_0/main_1                        macrocell31   3695   5635  13032522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032523p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13032523  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell28   3693   5633  13032523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032527p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032527  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell28   3690   5630  13032527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13032527p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032527  RISE       1
MODIN1_1/main_0                        macrocell30   3690   5630  13032527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13032527p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032527  RISE       1
MODIN1_0/main_0                        macrocell31   3690   5630  13032527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_USB:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032531p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13032531  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/main_2   macrocell44   3686   5626  13032531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13032607p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5549
-------------------------------------   ---- 
End-of-path arrival time (ps)           5549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                       macrocell31   1250   1250  13027462  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell32   4299   5549  13032607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13032624p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                      macrocell31   1250   1250  13027462  RISE       1
\UART:BUART:rx_state_0\/main_7  macrocell24   4283   5533  13032624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13032628p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell19   1250   1250  13024882  RISE       1
\UART:BUART:txn\/main_1    macrocell18   4279   5529  13032628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032690p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q               macrocell40   1250   1250  13026069  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_1  macrocell45   4217   5467  13032690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell45         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13032840p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell20   1250   1250  13025509  RISE       1
\UART:BUART:txn\/main_2    macrocell18   4067   5317  13032840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032877p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5279
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q        macrocell39   1250   1250  13025962  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_0  macrocell45   4029   5279  13032877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell45         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13032900p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  13030394  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell27   4007   5257  13032900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13032900p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  13030394  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell32   4007   5257  13032900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13032928p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  13030394  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell24   3979   5229  13032928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032928p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell28   1250   1250  13030394  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell25   3979   5229  13032928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13032928p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  13030394  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell26   3979   5229  13032928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_load_fifo\/q
Path End       : \UART_USB:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033077p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_load_fifo\/q            macrocell41     1250   1250  13027500  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4210   5460  13033077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13033163p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell19   1250   1250  13024882  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell19   3743   4993  13033163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13033163p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell19   1250   1250  13024882  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell21   3743   4993  13033163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033190p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_3\/q               macrocell42   1250   1250  13026570  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_2  macrocell45   3717   4967  13033190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell45         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033246p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_last\/q          macrocell33   1250   1250  13033246  RISE       1
\UART:BUART:rx_state_2\/main_6  macrocell27   3661   4911  13033246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13033302p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell22   1250   1250  13033302  RISE       1
\UART:BUART:txn\/main_6   macrocell18   3604   4854  13033302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_status_3\/q
Path End       : \UART_USB:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_USB:BUART:sRX:RxSts\/clock
Path slack     : 13033338p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7829
-------------------------------------   ---- 
End-of-path arrival time (ps)           7829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_status_3\/q       macrocell48    1250   1250  13033338  RISE       1
\UART_USB:BUART:sRX:RxSts\/status_3  statusicell4   6579   7829  13033338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_2\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 13033350p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13026529  RISE       1
\UART_USB:BUART:tx_state_2\/main_2               macrocell37     4617   4807  13033350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_0\/q
Path End       : \UART_USB:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 13033380p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_0\/q      macrocell36   1250   1250  13024628  RISE       1
\UART_USB:BUART:tx_bitclk\/main_1  macrocell38   3526   4776  13033380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033393p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033393  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell24   2824   4764  13033393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033393p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033393  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell25   2824   4764  13033393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033393p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033393  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell26   2824   4764  13033393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033394p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_2\/q               macrocell43   1250   1250  13026775  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/main_3  macrocell45   3513   4763  13033394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_stop1_reg\/clock_0                macrocell45         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_0\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_USB:BUART:rx_state_0\/main_7         macrocell40   2803   4743  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_7       macrocell41   2803   4743  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_3\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_USB:BUART:rx_state_3\/main_7         macrocell42   2803   4743  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART:BUART:rx_state_0\/main_10        macrocell24   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell25   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell26   2802   4742  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART:BUART:rx_state_2\/main_9         macrocell27   2800   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART:BUART:rx_state_0\/main_9         macrocell24   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell25   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell26   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_USB:BUART:rx_state_2\/main_7
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13033419p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033414  RISE       1
\UART_USB:BUART:rx_state_2\/main_7         macrocell43   2797   4737  13033419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_0\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\UART_USB:BUART:rx_state_0\/main_6         macrocell40   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_6       macrocell41   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_3\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\UART_USB:BUART:rx_state_3\/main_6         macrocell42   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_USB:BUART:rx_state_2\/main_6
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\UART_USB:BUART:rx_state_2\/main_6         macrocell43   2794   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_0\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033423  RISE       1
\UART_USB:BUART:rx_state_0\/main_5         macrocell40   2793   4733  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033423  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_5       macrocell41   2793   4733  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_3\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033423  RISE       1
\UART_USB:BUART:rx_state_3\/main_5         macrocell42   2793   4733  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_USB:BUART:rx_state_2\/main_5
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13033425p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033423  RISE       1
\UART_USB:BUART:rx_state_2\/main_5         macrocell43   2792   4732  13033425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell27   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033393  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell27   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13033496p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  13025962  RISE       1
\UART_USB:BUART:rx_state_0\/main_0    macrocell40   3411   4661  13033496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13033496p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  13025962  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_0  macrocell41   3411   4661  13033496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13033496p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  13025962  RISE       1
\UART_USB:BUART:rx_state_3\/main_0    macrocell42   3411   4661  13033496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:txn\/main_6
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13033536p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_bitclk\/q  macrocell38   1250   1250  13033536  RISE       1
\UART_USB:BUART:txn\/main_6   macrocell34   3370   4620  13033536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 13033536p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell38   1250   1250  13033536  RISE       1
\UART_USB:BUART:tx_state_1\/main_5  macrocell35   3370   4620  13033536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13033544p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell19   1250   1250  13024882  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell20   3362   4612  13033544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033544p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell19   1250   1250  13024882  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell22   3362   4612  13033544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 13033552p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell38   1250   1250  13033536  RISE       1
\UART_USB:BUART:tx_state_2\/main_5  macrocell37   3355   4605  13033552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13033559p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell21   1250   1250  13025278  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell19   3347   4597  13033559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13033559p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell21   1250   1250  13025278  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell21   3347   4597  13033559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13033603p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell40   1250   1250  13026069  RISE       1
\UART_USB:BUART:rx_state_0\/main_1  macrocell40   3304   4554  13033603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13033603p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q         macrocell40   1250   1250  13026069  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_1  macrocell41   3304   4554  13033603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13033603p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell40   1250   1250  13026069  RISE       1
\UART_USB:BUART:rx_state_3\/main_1  macrocell42   3304   4554  13033603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_1
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13033605p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q       macrocell40   1250   1250  13026069  RISE       1
\UART_USB:BUART:rx_state_2\/main_1  macrocell43   3302   4552  13033605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_0\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_1
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13033605p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_0\/q        macrocell40   1250   1250  13026069  RISE       1
\UART_USB:BUART:rx_status_3\/main_1  macrocell48   3302   4552  13033605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_2\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell35   1250   1250  13023262  RISE       1
\UART_USB:BUART:tx_state_2\/main_0  macrocell37   3290   4540  13033616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:txn\/main_4
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13033628p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_2\/q  macrocell37   1250   1250  13023942  RISE       1
\UART_USB:BUART:txn\/main_4    macrocell34   3278   4528  13033628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_2\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_3
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 13033628p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_2\/q       macrocell37   1250   1250  13023942  RISE       1
\UART_USB:BUART:tx_state_1\/main_3  macrocell35   3278   4528  13033628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_0
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13033640p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  13025962  RISE       1
\UART_USB:BUART:rx_state_2\/main_0    macrocell43   3266   4516  13033640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_0
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13033640p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  13025962  RISE       1
\UART_USB:BUART:rx_status_3\/main_0   macrocell48   3266   4516  13033640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033642p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  13024670  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell27   3264   4514  13033642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033642p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell23   1250   1250  13024670  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell29   3264   4514  13033642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13033642p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  13024670  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell32   3264   4514  13033642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033654p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  13024670  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell24   3252   4502  13033654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033654p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  13024670  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell25   3252   4502  13033654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033654p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  13024670  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell26   3252   4502  13033654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:txn\/main_1
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13033663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q  macrocell35   1250   1250  13023262  RISE       1
\UART_USB:BUART:txn\/main_1    macrocell34   3244   4494  13033663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_state_1\/q
Path End       : \UART_USB:BUART:tx_state_1\/main_0
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 13033663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_state_1\/q       macrocell35   1250   1250  13023262  RISE       1
\UART_USB:BUART:tx_state_1\/main_0  macrocell35   3244   4494  13033663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13033754p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell20   1250   1250  13025509  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell20   3152   4402  13033754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033754p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell20   1250   1250  13025509  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell22   3152   4402  13033754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13033790p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell20   1250   1250  13025509  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell19   3116   4366  13033790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13033790p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell20   1250   1250  13025509  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell21   3116   4366  13033790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13033813p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell21   1250   1250  13025278  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell20   3093   4343  13033813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033813p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell21   1250   1250  13025278  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell22   3093   4343  13033813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033984p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell24   1250   1250  13024991  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell27   2922   4172  13033984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033984p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell24   1250   1250  13024991  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell29   2922   4172  13033984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13033984p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell24   1250   1250  13024991  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell32   2922   4172  13033984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033987p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell24   1250   1250  13024991  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell24   2919   4169  13033987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033987p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell24   1250   1250  13024991  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell25   2919   4169  13033987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033987p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell24   1250   1250  13024991  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell26   2919   4169  13033987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13034092p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell42   1250   1250  13026570  RISE       1
\UART_USB:BUART:rx_state_2\/main_3  macrocell43   2815   4065  13034092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_3
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13034092p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_3\/q        macrocell42   1250   1250  13026570  RISE       1
\UART_USB:BUART:rx_status_3\/main_3  macrocell48   2815   4065  13034092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13034104p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell42   1250   1250  13026570  RISE       1
\UART_USB:BUART:rx_state_0\/main_3  macrocell40   2803   4053  13034104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13034104p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_3\/q         macrocell42   1250   1250  13026570  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_3  macrocell41   2803   4053  13034104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_3\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_3
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13034104p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_3\/q       macrocell42   1250   1250  13026570  RISE       1
\UART_USB:BUART:rx_state_3\/main_3  macrocell42   2803   4053  13034104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13034112p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q       macrocell18   1250   1250  13034112  RISE       1
\UART:BUART:txn\/main_0  macrocell18   2794   4044  13034112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13034118p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell26   1250   1250  13025138  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell24   2788   4038  13034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034118p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell26   1250   1250  13025138  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell25   2788   4038  13034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13034118p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell26   1250   1250  13025138  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell26   2788   4038  13034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13034128p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell26   1250   1250  13025138  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell27   2779   4029  13034128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034128p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell26   1250   1250  13025138  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell29   2779   4029  13034128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13034128p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell26   1250   1250  13025138  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell32   2779   4029  13034128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13034219p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  13033302  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell20   2688   3938  13034219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13034233p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  13033302  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell19   2674   3924  13034233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13034233p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  13033302  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell21   2674   3924  13034233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:txn\/q
Path End       : \UART_USB:BUART:txn\/main_0
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13034276p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:txn\/q       macrocell34   1250   1250  13034276  RISE       1
\UART_USB:BUART:txn\/main_0  macrocell34   2631   3881  13034276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_0\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_0\/clock_0
Path slack     : 13034308p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell43   1250   1250  13026775  RISE       1
\UART_USB:BUART:rx_state_0\/main_4  macrocell40   2598   3848  13034308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 13034308p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_2\/q         macrocell43   1250   1250  13026775  RISE       1
\UART_USB:BUART:rx_load_fifo\/main_4  macrocell41   2598   3848  13034308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_3\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_3\/clock_0
Path slack     : 13034308p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell43   1250   1250  13026775  RISE       1
\UART_USB:BUART:rx_state_3\/main_4  macrocell42   2598   3848  13034308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_state_2\/main_4
Capture Clock  : \UART_USB:BUART:rx_state_2\/clock_0
Path slack     : 13034309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_2\/q       macrocell43   1250   1250  13026775  RISE       1
\UART_USB:BUART:rx_state_2\/main_4  macrocell43   2598   3848  13034309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:rx_state_2\/q
Path End       : \UART_USB:BUART:rx_status_3\/main_4
Capture Clock  : \UART_USB:BUART:rx_status_3\/clock_0
Path slack     : 13034309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:rx_state_2\/q        macrocell43   1250   1250  13026775  RISE       1
\UART_USB:BUART:rx_status_3\/main_4  macrocell48   2598   3848  13034309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell31   1250   1250  13027462  RISE       1
MODIN1_1/main_4  macrocell30   2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell31   1250   1250  13027462  RISE       1
MODIN1_0/main_3  macrocell31   2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034608p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell30   1250   1250  13026968  RISE       1
MODIN1_1/main_3  macrocell30   2299   3549  13034608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:tx_bitclk\/q
Path End       : \UART_USB:BUART:tx_state_0\/main_5
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:tx_bitclk\/q        macrocell38   1250   1250  13033536  RISE       1
\UART_USB:BUART:tx_state_0\/main_5  macrocell36   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13034664p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034664  RISE       1
\UART:BUART:txn\/main_5                      macrocell18     3302   3492  13034664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_0\/q
Path End       : \UART_USB:BUART:pollcount_1\/main_4
Capture Clock  : \UART_USB:BUART:pollcount_1\/clock_0
Path slack     : 13034679p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_0\/q       macrocell47   1250   1250  13023643  RISE       1
\UART_USB:BUART:pollcount_1\/main_4  macrocell46   2228   3478  13034679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_0\/q
Path End       : \UART_USB:BUART:pollcount_0\/main_3
Capture Clock  : \UART_USB:BUART:pollcount_0\/clock_0
Path slack     : 13034679p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_0\/q       macrocell47   1250   1250  13023643  RISE       1
\UART_USB:BUART:pollcount_0\/main_3  macrocell47   2228   3478  13034679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:pollcount_1\/q
Path End       : \UART_USB:BUART:pollcount_1\/main_2
Capture Clock  : \UART_USB:BUART:pollcount_1\/clock_0
Path slack     : 13034683p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_USB:BUART:pollcount_1\/q       macrocell46   1250   1250  13026061  RISE       1
\UART_USB:BUART:pollcount_1\/main_2  macrocell46   2224   3474  13034683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_state_0\/main_2
Capture Clock  : \UART_USB:BUART:tx_state_0\/clock_0
Path slack     : 13034863p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3294
-------------------------------------   ---- 
End-of-path arrival time (ps)           3294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13026529  RISE       1
\UART_USB:BUART:tx_state_0\/main_2               macrocell36     3104   3294  13034863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:txn\/main_5
Capture Clock  : \UART_USB:BUART:txn\/clock_0
Path slack     : 13034888p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3268
-------------------------------------   ---- 
End-of-path arrival time (ps)           3268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034888  RISE       1
\UART_USB:BUART:txn\/main_5                      macrocell34     3078   3268  13034888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:tx_state_1\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_1\/clock_0
Path slack     : 13034888p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3268
-------------------------------------   ---- 
End-of-path arrival time (ps)           3268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034888  RISE       1
\UART_USB:BUART:tx_state_1\/main_4               macrocell35     3078   3268  13034888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_USB:BUART:tx_state_2\/main_4
Capture Clock  : \UART_USB:BUART:tx_state_2\/clock_0
Path slack     : 13034902p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3255
-------------------------------------   ---- 
End-of-path arrival time (ps)           3255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034888  RISE       1
\UART_USB:BUART:tx_state_2\/main_4               macrocell37     3065   3255  13034902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034962p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell25     1250   1250  13031012  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2325   3575  13034962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13034976p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3181
-------------------------------------   ---- 
End-of-path arrival time (ps)           3181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026819  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell20     2991   3181  13034976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13034976p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3181
-------------------------------------   ---- 
End-of-path arrival time (ps)           3181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026819  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell22     2991   3181  13034976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_USB:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_USB:BUART:tx_bitclk\/clock_0
Path slack     : 13035029p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_USB_IntClock:R#1 vs. UART_USB_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3127
-------------------------------------   ---- 
End-of-path arrival time (ps)           3127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13026529  RISE       1
\UART_USB:BUART:tx_bitclk\/main_2                macrocell38     2937   3127  13035029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_USB:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13035100p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3056
-------------------------------------   ---- 
End-of-path arrival time (ps)           3056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026819  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell19     2866   3056  13035100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13035100p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3056
-------------------------------------   ---- 
End-of-path arrival time (ps)           3056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026819  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell21     2866   3056  13035100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13035418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2739
-------------------------------------   ---- 
End-of-path arrival time (ps)           2739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034664  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell19     2549   2739  13035418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13035418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2739
-------------------------------------   ---- 
End-of-path arrival time (ps)           2739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13034664  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell21     2549   2739  13035418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13037014p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell32    1250   1250  13037014  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   2902   4152  13037014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

