// Seed: 1855877411
module module_0 (
    input id_0,
    output reg id_1,
    output id_2
);
  type_5(
      id_2, 1, id_0, 1
  );
  integer id_3 (
      .id_0 (1),
      .id_1 (1'b0),
      .id_2 (1),
      .id_3 (1),
      .id_4 (1),
      .id_5 (id_2),
      .id_6 (id_0 - 1),
      .id_7 (1'b0),
      .id_8 (1),
      .id_9 (id_2),
      .id_10(id_0),
      .id_11(1),
      .id_12(1),
      .id_13(1)
  );
  always @(negedge id_3) begin
    id_1 <= 1;
  end
endmodule
