{
  "design": {
    "design_info": {
      "boundary_crc": "0x48F3452BC0D41E78",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../Add_test.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "axis_red_pitaya_dac_0": "",
      "ADC": {
        "axis_red_pitaya_adc_0": "",
        "clk_wiz_0": ""
      },
      "axi_gpio_0": "",
      "axi_gpio_1": "",
      "rst_ps7_0_50M": "",
      "processing_system7_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "rst_ps7_0_50M_1": "",
      "util_ds_buf_0": "",
      "util_ds_buf_1": "",
      "Add_0": "",
      "axi_gpio_2": "",
      "CPU_Signal_0": ""
    },
    "interface_ports": {
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux9": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux8": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "adc_dat_a_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_dat_b_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_clk_p_i": {
        "direction": "I"
      },
      "adc_clk_n_i": {
        "direction": "I"
      },
      "adc_enc_p_o": {
        "direction": "O"
      },
      "adc_enc_n_o": {
        "direction": "O"
      },
      "adc_csn_o": {
        "direction": "O"
      },
      "dac_dat_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_clk_o": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_axis_red_pitaya_dac_0_0_dac_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "dac_rst_o": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "dac_sel_o": {
        "direction": "O"
      },
      "dac_wrt_o": {
        "direction": "O"
      },
      "dac_pwm_o": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "daisy_p_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_0_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_n_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_0_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_p_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "daisy_n_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "led_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "exp_p_tri_io": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "exp_n_tri_io": {
        "direction": "I",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "axis_red_pitaya_dac_0": {
        "vlnv": "pavel-demin:user:axis_red_pitaya_dac:1.0",
        "xci_name": "system_axis_red_pitaya_dac_0_0",
        "xci_path": "ip\\system_axis_red_pitaya_dac_0_0\\system_axis_red_pitaya_dac_0_0.xci",
        "inst_hier_path": "axis_red_pitaya_dac_0"
      },
      "ADC": {
        "interface_ports": {
          "M_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk_in1": {
            "type": "clk",
            "direction": "O"
          },
          "adc_csn_o": {
            "direction": "O"
          },
          "adc_clk_p_i": {
            "direction": "I"
          },
          "adc_clk_n_i": {
            "direction": "I"
          },
          "adc_dat_a_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_dat_b_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "clk_out1": {
            "type": "clk",
            "direction": "O"
          },
          "locked": {
            "direction": "O"
          }
        },
        "components": {
          "axis_red_pitaya_adc_0": {
            "vlnv": "pavel-demin:user:axis_red_pitaya_adc:1.0",
            "xci_name": "system_axis_red_pitaya_adc_0_0",
            "xci_path": "ip\\system_axis_red_pitaya_adc_0_0\\system_axis_red_pitaya_adc_0_0.xci",
            "inst_hier_path": "ADC/axis_red_pitaya_adc_0"
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "system_clk_wiz_0_0",
            "xci_path": "ip\\system_clk_wiz_0_0\\system_clk_wiz_0_0.xci",
            "inst_hier_path": "ADC/clk_wiz_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "80.0"
              },
              "CLKOUT1_JITTER": {
                "value": "104.759"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "250"
              },
              "CLKOUT1_REQUESTED_PHASE": {
                "value": "157.5"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "8.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "8.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "4.000"
              },
              "MMCM_CLKOUT0_PHASE": {
                "value": "157.500"
              },
              "PRIM_IN_FREQ": {
                "value": "125"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          }
        },
        "interface_nets": {
          "axis_red_pitaya_adc_0_M_AXIS": {
            "interface_ports": [
              "M_AXIS",
              "axis_red_pitaya_adc_0/M_AXIS"
            ]
          }
        },
        "nets": {
          "adc_clk_n_i_1": {
            "ports": [
              "adc_clk_n_i",
              "axis_red_pitaya_adc_0/adc_clk_n"
            ]
          },
          "adc_clk_p_i_1": {
            "ports": [
              "adc_clk_p_i",
              "axis_red_pitaya_adc_0/adc_clk_p"
            ]
          },
          "adc_dat_a_i_1": {
            "ports": [
              "adc_dat_a_i",
              "axis_red_pitaya_adc_0/adc_dat_a"
            ]
          },
          "adc_dat_b_i_1": {
            "ports": [
              "adc_dat_b_i",
              "axis_red_pitaya_adc_0/adc_dat_b"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "axis_red_pitaya_adc_0/adc_clk",
              "clk_in1",
              "clk_wiz_0/clk_in1"
            ]
          },
          "axis_red_pitaya_adc_0_adc_csn": {
            "ports": [
              "axis_red_pitaya_adc_0/adc_csn",
              "adc_csn_o"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "clk_out1"
            ]
          },
          "clk_wiz_0_locked": {
            "ports": [
              "clk_wiz_0/locked",
              "locked"
            ]
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_0_5",
        "xci_path": "ip\\system_axi_gpio_0_5\\system_axi_gpio_0_5.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_0_6",
        "xci_path": "ip\\system_axi_gpio_0_6\\system_axi_gpio_0_6.xci",
        "inst_hier_path": "axi_gpio_1",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "14"
          }
        }
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_rst_ps7_0_50M_1",
        "xci_path": "ip\\system_rst_ps7_0_50M_1\\system_rst_ps7_0_50M_1.xci",
        "inst_hier_path": "rst_ps7_0_50M"
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "system_processing_system7_0_2",
        "xci_path": "ip\\system_processing_system7_0_2\\system_processing_system7_0_2.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\system_ps7_0_axi_periph_3\\system_ps7_0_axi_periph_3.xci",
        "inst_hier_path": "ps7_0_axi_periph",
        "xci_name": "system_ps7_0_axi_periph_3",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_xbar_2",
            "xci_path": "ip\\system_xbar_2\\system_xbar_2.xci",
            "inst_hier_path": "ps7_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_0",
                "xci_path": "ip\\system_auto_pc_0\\system_auto_pc_0.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_50M_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_rst_ps7_0_50M_1_0",
        "xci_path": "ip\\system_rst_ps7_0_50M_1_0\\system_rst_ps7_0_50M_1_0.xci",
        "inst_hier_path": "rst_ps7_0_50M_1"
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "system_util_ds_buf_0_0",
        "xci_path": "ip\\system_util_ds_buf_0_0\\system_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "system_util_ds_buf_1_0",
        "xci_path": "ip\\system_util_ds_buf_1_0\\system_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_1",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "OBUFDS"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "Add_0": {
        "vlnv": "xilinx.com:module_ref:Add:1.0",
        "xci_name": "system_Add_0_1",
        "xci_path": "ip\\system_Add_0_1\\system_Add_0_1.xci",
        "inst_hier_path": "Add_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Add",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "M_AXIS_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "M_AXIS_tvalid",
                "direction": "O"
              }
            }
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "S_AXIS_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "S_AXIS_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "S_AXIS_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "on_off": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXIS:S_AXIS",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "axi_gpio_2": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_2_0",
        "xci_path": "ip\\system_axi_gpio_2_0\\system_axi_gpio_2_0.xci",
        "inst_hier_path": "axi_gpio_2",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      },
      "CPU_Signal_0": {
        "vlnv": "xilinx.com:module_ref:CPU_Signal:1.0",
        "xci_name": "system_CPU_Signal_0_0",
        "xci_path": "ip\\system_CPU_Signal_0_0\\system_CPU_Signal_0_0.xci",
        "inst_hier_path": "CPU_Signal_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CPU_Signal",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "M_AXIS_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "M_AXIS_tvalid",
                "direction": "O"
              }
            }
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "S_AXIS_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "S_AXIS_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "S_AXIS_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "on_off": {
            "direction": "I"
          },
          "CPU_input": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXIS:S_AXIS",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "ADC_M_AXIS": {
        "interface_ports": [
          "ADC/M_AXIS",
          "CPU_Signal_0/S_AXIS"
        ]
      },
      "Add_0_M_AXIS": {
        "interface_ports": [
          "Add_0/M_AXIS",
          "axis_red_pitaya_dac_0/S_AXIS"
        ]
      },
      "CPU_Signal_0_M_AXIS": {
        "interface_ports": [
          "CPU_Signal_0/M_AXIS",
          "Add_0/S_AXIS"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M02_AXI",
          "axi_gpio_2/S_AXI"
        ]
      }
    },
    "nets": {
      "CPU_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_gpio_2/s_axi_aresetn",
          "ps7_0_axi_periph/M02_ARESETN"
        ]
      },
      "adc_clk_n_i_1": {
        "ports": [
          "adc_clk_n_i",
          "ADC/adc_clk_n_i"
        ]
      },
      "adc_clk_p_i_1": {
        "ports": [
          "adc_clk_p_i",
          "ADC/adc_clk_p_i"
        ]
      },
      "adc_dat_a_i_1": {
        "ports": [
          "adc_dat_a_i",
          "ADC/adc_dat_a_i"
        ]
      },
      "adc_dat_b_i_1": {
        "ports": [
          "adc_dat_b_i",
          "ADC/adc_dat_b_i"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "CPU_Signal_0/on_off"
        ]
      },
      "axi_gpio_1_gpio_io_o": {
        "ports": [
          "axi_gpio_1/gpio_io_o",
          "CPU_Signal_0/CPU_input"
        ]
      },
      "axi_gpio_2_gpio_io_o": {
        "ports": [
          "axi_gpio_2/gpio_io_o",
          "Add_0/on_off"
        ]
      },
      "axis_red_pitaya_adc_0_adc_clk": {
        "ports": [
          "ADC/clk_in1",
          "axis_red_pitaya_dac_0/aclk",
          "rst_ps7_0_50M/slowest_sync_clk",
          "ps7_0_axi_periph/S00_ACLK",
          "rst_ps7_0_50M_1/slowest_sync_clk",
          "axi_gpio_0/s_axi_aclk",
          "axi_gpio_1/s_axi_aclk",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/M01_ACLK",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "Add_0/clk",
          "axi_gpio_2/s_axi_aclk",
          "ps7_0_axi_periph/M02_ACLK",
          "CPU_Signal_0/clk"
        ]
      },
      "axis_red_pitaya_adc_0_adc_csn": {
        "ports": [
          "ADC/adc_csn_o",
          "adc_csn_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_clk": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_clk",
          "dac_clk_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_dat": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_dat",
          "dac_dat_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_rst": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_rst",
          "dac_rst_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_sel": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_sel",
          "dac_sel_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_wrt": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_wrt",
          "dac_wrt_o"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "ADC/clk_out1",
          "axis_red_pitaya_dac_0/ddr_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "ADC/locked",
          "axis_red_pitaya_dac_0/locked"
        ]
      },
      "daisy_n_i_1": {
        "ports": [
          "daisy_n_i",
          "util_ds_buf_0/IBUF_DS_N"
        ]
      },
      "daisy_p_i_1": {
        "ports": [
          "daisy_p_i",
          "util_ds_buf_0/IBUF_DS_P"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_50M_1/ext_reset_in",
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "rst_ps7_0_50M_1_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M_1/peripheral_aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "ps7_0_axi_periph/M01_ARESETN"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "util_ds_buf_1/OBUF_IN"
        ]
      },
      "util_ds_buf_1_OBUF_DS_N": {
        "ports": [
          "util_ds_buf_1/OBUF_DS_N",
          "daisy_n_o"
        ]
      },
      "util_ds_buf_1_OBUF_DS_P": {
        "ports": [
          "util_ds_buf_1/OBUF_DS_P",
          "daisy_p_o"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/axi_gpio_2/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}