// Seed: 2469250564
module module_0 (
    input wor id_0,
    output wor id_1,
    output wire id_2,
    input tri0 id_3,
    output tri id_4,
    input wand id_5,
    input wand id_6,
    input uwire id_7,
    output tri1 id_8,
    input tri0 id_9,
    output supply1 id_10,
    input wand id_11
);
  assign id_10 = {-1{id_7}};
  assign id_1  = ~1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd72,
    parameter id_9 = 32'd98
) (
    output logic id_0,
    output tri   id_1,
    output tri0  id_2,
    input  uwire _id_3,
    input  wor   id_4
);
  always id_0 = id_4;
  logic id_6;
  assign id_6 = !1'b0;
  reg [-1 'b0 : 1] id_7;
  wire [id_3 : id_3] id_8;
  logic _id_9;
  logic id_10;
  assign id_7 = id_6 + id_3;
  always begin : LABEL_0
    id_6 <= -1;
    id_7 = id_10;
  end
  assign id_1  = 1;
  assign id_10 = id_6;
  logic id_11;
  assign id_6 = 1;
  wire [~  (  -1 'b0 ) : id_9] id_12, id_13, id_14;
  wire id_15;
  ;
  logic id_16;
  ;
  integer id_17;
  ;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_1,
      id_4
  );
  assign id_7 = id_14;
endmodule
