{G:/Shared drives/Electro V - TPs/TP 2 - EV20/Prueba quartus/sim posta/testvhd_tb.vhd} {1 {vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/Prueba quartus/sim posta/testvhd_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity test_tb
-- Compiling architecture testbench of test_tb

} {} {}} {G:/Shared drives/Electro V - TPs/TP 2 - EV20/Prueba quartus/testvhd.vhd} {1 {vcom -work work -2002 -explicit -stats=none {G:/Shared drives/Electro V - TPs/TP 2 - EV20/Prueba quartus/testvhd.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity TEST
-- Compiling architecture behaviour of TEST

} {} {}}
