Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 12:42:23 2024
| Host         : LAPTOP-7GF0693T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_timing_summary_routed.rpt -pb project_timing_summary_routed.pb -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    325         
TIMING-18  Warning           Missing input or output delay  4           
TIMING-23  Warning           Combinational loop found       32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (325)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (612)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (32)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (325)
--------------------------
 There are 260 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp_ssd_ctrl/comp_clk100Hz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (612)
--------------------------------------------------
 There are 612 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (32)
----------------------
 There are 32 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.825        0.000                      0                  463        0.101        0.000                      0                  463        4.500        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.825        0.000                      0                  463        0.101        0.000                      0                  463        4.500        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.498ns (24.495%)  route 4.618ns (75.505%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.814     5.576    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           0.917     7.012    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.468     7.604    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.574     8.302    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.124     8.426 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.401     8.827    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.124     8.951 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.275    10.226    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.153    10.379 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.982    11.361    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.331    11.692 r  joystick_test/count[21]_i_1__0/O
                         net (fo=1, routed)           0.000    11.692    joystick_test/count[21]_i_1__0_n_0
    SLICE_X3Y28          FDRE                                         r  joystick_test/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.644    15.127    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  joystick_test/count_reg[21]/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)        0.031    15.517    joystick_test/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.517    
                         arrival time                         -11.692    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 1.498ns (24.499%)  route 4.617ns (75.501%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.814     5.576    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           0.917     7.012    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.468     7.604    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.574     8.302    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.124     8.426 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.401     8.827    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.124     8.951 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.275    10.226    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.153    10.379 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.981    11.360    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.331    11.691 r  joystick_test/count[22]_i_1__0/O
                         net (fo=1, routed)           0.000    11.691    joystick_test/count[22]_i_1__0_n_0
    SLICE_X3Y28          FDRE                                         r  joystick_test/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.644    15.127    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  joystick_test/count_reg[22]/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)        0.032    15.518    joystick_test/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 1.498ns (24.703%)  route 4.566ns (75.297%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.814     5.576    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           0.917     7.012    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.468     7.604    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.574     8.302    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.124     8.426 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.401     8.827    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.124     8.951 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.275    10.226    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.153    10.379 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.931    11.309    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I4_O)        0.331    11.640 r  joystick_test/count[20]_i_1__0/O
                         net (fo=1, routed)           0.000    11.640    joystick_test/count[20]_i_1__0_n_0
    SLICE_X3Y27          FDRE                                         r  joystick_test/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.642    15.125    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  joystick_test/count_reg[20]/C
                         clock pessimism              0.394    15.519    
                         clock uncertainty           -0.035    15.484    
    SLICE_X3Y27          FDRE (Setup_fdre_C_D)        0.031    15.515    joystick_test/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.498ns (25.083%)  route 4.474ns (74.917%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 15.127 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.814     5.576    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           0.917     7.012    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.468     7.604    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.574     8.302    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.124     8.426 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.401     8.827    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.124     8.951 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.275    10.226    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.153    10.379 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.839    11.217    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.331    11.548 r  joystick_test/count[19]_i_1__0/O
                         net (fo=1, routed)           0.000    11.548    joystick_test/count[19]_i_1__0_n_0
    SLICE_X3Y28          FDRE                                         r  joystick_test/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.644    15.127    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  joystick_test/count_reg[19]/C
                         clock pessimism              0.394    15.521    
                         clock uncertainty           -0.035    15.486    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)        0.031    15.517    joystick_test/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.517    
                         arrival time                         -11.548    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.498ns (25.134%)  route 4.462ns (74.866%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.814     5.576    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           0.917     7.012    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.468     7.604    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.574     8.302    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.124     8.426 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.401     8.827    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.124     8.951 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.275    10.226    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.153    10.379 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.827    11.205    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I4_O)        0.331    11.536 r  joystick_test/count[14]_i_1__0/O
                         net (fo=1, routed)           0.000    11.536    joystick_test/count[14]_i_1__0_n_0
    SLICE_X3Y26          FDRE                                         r  joystick_test/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.641    15.124    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  joystick_test/count_reg[14]/C
                         clock pessimism              0.394    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.031    15.514    joystick_test/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.514    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 1.498ns (25.554%)  route 4.364ns (74.446%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.814     5.576    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           0.917     7.012    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.468     7.604    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.574     8.302    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.124     8.426 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.401     8.827    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.124     8.951 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.275    10.226    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.153    10.379 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.729    11.107    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I4_O)        0.331    11.438 r  joystick_test/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000    11.438    joystick_test/count[11]_i_1__0_n_0
    SLICE_X3Y25          FDRE                                         r  joystick_test/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.639    15.122    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  joystick_test/count_reg[11]/C
                         clock pessimism              0.394    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.029    15.510    joystick_test/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                         -11.438    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 1.498ns (25.208%)  route 4.445ns (74.792%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.814     5.576    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           0.917     7.012    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.468     7.604    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.574     8.302    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.124     8.426 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.401     8.827    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.124     8.951 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.275    10.226    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.153    10.379 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.809    11.188    joystick_test/count[23]_i_5_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I4_O)        0.331    11.519 r  joystick_test/count[23]_i_2/O
                         net (fo=1, routed)           0.000    11.519    joystick_test/count[23]_i_2_n_0
    SLICE_X4Y28          FDRE                                         r  joystick_test/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.643    15.126    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  joystick_test/count_reg[23]/C
                         clock pessimism              0.433    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.077    15.601    joystick_test/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 1.498ns (25.611%)  route 4.351ns (74.389%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.814     5.576    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           0.917     7.012    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.468     7.604    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.574     8.302    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.124     8.426 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.401     8.827    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.124     8.951 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.275    10.226    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.153    10.379 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.716    11.094    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I4_O)        0.331    11.425 r  joystick_test/count[17]_i_1__0/O
                         net (fo=1, routed)           0.000    11.425    joystick_test/count[17]_i_1__0_n_0
    SLICE_X3Y26          FDRE                                         r  joystick_test/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.641    15.124    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  joystick_test/count_reg[17]/C
                         clock pessimism              0.394    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.032    15.515    joystick_test/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 1.498ns (25.633%)  route 4.346ns (74.367%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.814     5.576    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           0.917     7.012    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.468     7.604    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.574     8.302    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.124     8.426 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.401     8.827    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.124     8.951 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.275    10.226    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.153    10.379 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.711    11.089    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I4_O)        0.331    11.420 r  joystick_test/count[15]_i_1__0/O
                         net (fo=1, routed)           0.000    11.420    joystick_test/count[15]_i_1__0_n_0
    SLICE_X3Y26          FDRE                                         r  joystick_test/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.641    15.124    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  joystick_test/count_reg[15]/C
                         clock pessimism              0.394    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.031    15.514    joystick_test/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.514    
                         arrival time                         -11.420    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.498ns (25.649%)  route 4.342ns (74.351%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.814     5.576    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  joystick_test/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.518     6.094 f  joystick_test/count_reg[9]/Q
                         net (fo=5, routed)           0.917     7.012    joystick_test/count_reg_n_0_[9]
    SLICE_X4Y24          LUT4 (Prop_lut4_I0_O)        0.124     7.136 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.468     7.604    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     7.728 f  joystick_test/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.574     8.302    joystick_test/FSM_sequential_state[2]_i_6_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.124     8.426 f  joystick_test/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.401     8.827    joystick_test/FSM_sequential_state[2]_i_5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.124     8.951 r  joystick_test/FSM_sequential_state[2]_i_4/O
                         net (fo=2, routed)           1.275    10.226    joystick_test/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.153    10.379 r  joystick_test/count[23]_i_5/O
                         net (fo=24, routed)          0.707    11.086    joystick_test/count[23]_i_5_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I4_O)        0.331    11.417 r  joystick_test/count[13]_i_1__0/O
                         net (fo=1, routed)           0.000    11.417    joystick_test/count[13]_i_1__0_n_0
    SLICE_X3Y26          FDRE                                         r  joystick_test/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.641    15.124    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  joystick_test/count_reg[13]/C
                         clock pessimism              0.394    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)        0.029    15.512    joystick_test/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.512    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  4.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  comp_clk50MHz/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    comp_clk50MHz/count_reg[28]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[25]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  comp_clk50MHz/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    comp_clk50MHz/count_reg[28]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[27]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.013 r  comp_clk50MHz/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    comp_clk50MHz/count_reg[28]_i_1_n_6
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[26]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.013 r  comp_clk50MHz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    comp_clk50MHz/count_reg[28]_i_1_n_4
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  comp_clk50MHz/count_reg[28]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.993%)  route 0.118ns (23.007%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  comp_clk50MHz/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.016    comp_clk50MHz/count_reg[31]_i_2_n_7
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[29]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.477%)  route 0.118ns (22.523%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.504    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  comp_clk50MHz/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.762    comp_clk50MHz/count_reg_n_0_[24]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  comp_clk50MHz/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    comp_clk50MHz/count_reg[24]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  comp_clk50MHz/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    comp_clk50MHz/count_reg[28]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  comp_clk50MHz/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.027    comp_clk50MHz/count_reg[31]_i_2_n_5
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.823     2.017    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  comp_clk50MHz/count_reg[31]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105     1.875    comp_clk50MHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_rx_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.309%)  route 0.123ns (46.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.615     1.562    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  joystick_test/spi_master_0/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.123     1.826    joystick_test/rx_data[3]
    SLICE_X5Y19          FDRE                                         r  joystick_test/spi_rx_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.882     2.076    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  joystick_test/spi_rx_data_reg[11]/C
                         clock pessimism             -0.480     1.596    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.066     1.662    joystick_test/spi_rx_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_rx_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.614     1.561    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  joystick_test/spi_master_0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.111     1.813    joystick_test/rx_data[6]
    SLICE_X7Y19          FDRE                                         r  joystick_test/spi_rx_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.882     2.076    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  joystick_test/spi_rx_data_reg[14]/C
                         clock pessimism             -0.500     1.576    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.070     1.646    joystick_test/spi_rx_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 joystick_test/spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/spi_rx_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.614     1.561    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  joystick_test/spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  joystick_test/spi_master_0/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.111     1.813    joystick_test/rx_data[7]
    SLICE_X7Y19          FDRE                                         r  joystick_test/spi_rx_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.882     2.076    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  joystick_test/spi_rx_data_reg[15]/C
                         clock pessimism             -0.500     1.576    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.066     1.642    joystick_test/spi_rx_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 joystick_test/spi_rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/x_position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.614     1.561    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  joystick_test/spi_rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  joystick_test/spi_rx_data_reg[3]/Q
                         net (fo=1, routed)           0.112     1.814    joystick_test/spi_rx_data_reg_n_0_[3]
    SLICE_X7Y21          FDRE                                         r  joystick_test/x_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.880     2.074    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  joystick_test/x_position_reg[3]/C
                         clock pessimism             -0.500     1.574    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.066     1.640    joystick_test/x_position_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y42   comp_clk10Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y43   comp_clk10Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y43   comp_clk10Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y43   comp_clk10Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y44   comp_clk10Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y44   comp_clk10Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y44   comp_clk10Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y44   comp_clk10Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   comp_clk10Hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   comp_clk10Hz/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           636 Endpoints
Min Delay           636 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.425ns  (logic 26.802ns (42.258%)  route 36.623ns (57.742%))
  Logic Levels:           81  (CARRY4=39 FDSE=1 LUT2=32 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X20Y16         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  CHOSEN_Y_reg[1]/Q
                         net (fo=173, routed)         5.982     6.500    vga_display/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.624 f  vga_display/CHOSEN_X[31]_i_309/O
                         net (fo=1, routed)           0.830     7.455    vga_display/CHOSEN_X[31]_i_309_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.579 r  vga_display/CHOSEN_X[31]_i_239/O
                         net (fo=2, routed)           0.763     8.341    vga_display/CHOSEN_X[31]_i_239_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.465 r  vga_display/CHOSEN_X[31]_i_196/O
                         net (fo=2, routed)           1.014     9.480    vga_display/CHOSEN_X[31]_i_196_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.604 r  vga_display/CHOSEN_X[31]_i_121/O
                         net (fo=69, routed)          2.630    12.234    legal_moves[0,0]1361_out
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.150    12.384 f  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.433    12.817    CHOSEN_X[31]_i_126_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    13.143 f  CHOSEN_X[31]_i_70/O
                         net (fo=46, routed)          1.113    14.256    CHOSEN_X[31]_i_70_n_0
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124    14.380 r  CHOSEN_X[31]_i_216/O
                         net (fo=1, routed)           0.000    14.380    CHOSEN_X_reg[31]_i_135_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.632 r  CHOSEN_X_reg[31]_i_72/O[0]
                         net (fo=3, routed)           0.711    15.343    number_of_legal_moves0[0]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.295    15.638 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.676    16.313    CHOSEN_X[31]_i_131_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    16.735 r  CHOSEN_X_reg[31]_i_72/O[1]
                         net (fo=2, routed)           0.690    17.425    number_of_legal_moves0[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.306    17.731 r  CHOSEN_X[31]_i_134/O
                         net (fo=1, routed)           0.000    17.731    CHOSEN_X[31]_i_134_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.309 r  CHOSEN_X_reg[31]_i_72/O[2]
                         net (fo=2, routed)           0.689    18.998    number_of_legal_moves0[2]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.301    19.299 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    19.299    CHOSEN_X[31]_i_133_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.651 r  CHOSEN_X_reg[31]_i_72/O[3]
                         net (fo=2, routed)           0.190    19.841    number_of_legal_moves0[3]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.307    20.148 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    20.148    CHOSEN_X[31]_i_132_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.524 r  CHOSEN_X_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    20.524    CHOSEN_X_reg[31]_i_72_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.743 r  CHOSEN_X_reg[31]_i_77/O[0]
                         net (fo=2, routed)           0.183    20.926    number_of_legal_moves0[4]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.295    21.221 r  CHOSEN_X[31]_i_147/O
                         net (fo=1, routed)           0.000    21.221    CHOSEN_X[31]_i_147_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.648 r  CHOSEN_X_reg[31]_i_77/O[1]
                         net (fo=2, routed)           0.689    22.337    number_of_legal_moves0[5]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.306    22.643 r  CHOSEN_X[31]_i_146/O
                         net (fo=1, routed)           0.000    22.643    CHOSEN_X[31]_i_146_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.221 r  CHOSEN_X_reg[31]_i_77/O[2]
                         net (fo=2, routed)           0.689    23.909    number_of_legal_moves0[6]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.301    24.210 r  CHOSEN_X[31]_i_145/O
                         net (fo=1, routed)           0.000    24.210    CHOSEN_X[31]_i_145_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.562 r  CHOSEN_X_reg[31]_i_77/O[3]
                         net (fo=2, routed)           0.190    24.753    number_of_legal_moves0[7]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.307    25.060 r  CHOSEN_X[31]_i_144/O
                         net (fo=1, routed)           0.000    25.060    CHOSEN_X[31]_i_144_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.436 r  CHOSEN_X_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.436    CHOSEN_X_reg[31]_i_77_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.655 r  CHOSEN_X_reg[31]_i_74/O[0]
                         net (fo=2, routed)           0.182    25.837    number_of_legal_moves0[8]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.295    26.132 r  CHOSEN_X[31]_i_139/O
                         net (fo=1, routed)           0.000    26.132    CHOSEN_X[31]_i_139_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    26.559 r  CHOSEN_X_reg[31]_i_74/O[1]
                         net (fo=2, routed)           0.690    27.249    number_of_legal_moves0[9]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.306    27.555 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    27.555    CHOSEN_X[31]_i_138_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.133 r  CHOSEN_X_reg[31]_i_74/O[2]
                         net (fo=2, routed)           0.688    28.820    number_of_legal_moves0[10]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.301    29.121 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    29.121    CHOSEN_X[31]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.473 r  CHOSEN_X_reg[31]_i_74/O[3]
                         net (fo=2, routed)           0.189    29.662    number_of_legal_moves0[11]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.307    29.969 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    29.969    CHOSEN_X[31]_i_136_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.345 r  CHOSEN_X_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    30.345    CHOSEN_X_reg[31]_i_74_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.564 r  CHOSEN_X_reg[31]_i_118/O[0]
                         net (fo=2, routed)           0.443    31.007    number_of_legal_moves0[12]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.295    31.302 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    31.302    CHOSEN_X[31]_i_187_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.729 r  CHOSEN_X_reg[31]_i_118/O[1]
                         net (fo=2, routed)           0.814    32.543    number_of_legal_moves0[13]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306    32.849 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    32.849    CHOSEN_X[31]_i_186_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    33.427 r  CHOSEN_X_reg[31]_i_118/O[2]
                         net (fo=2, routed)           0.689    34.116    number_of_legal_moves0[14]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.301    34.417 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    34.417    CHOSEN_X[31]_i_185_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    34.769 r  CHOSEN_X_reg[31]_i_118/O[3]
                         net (fo=2, routed)           0.189    34.957    number_of_legal_moves0[15]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.307    35.264 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    35.264    CHOSEN_X[31]_i_184_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.640 r  CHOSEN_X_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    35.640    CHOSEN_X_reg[31]_i_118_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.859 r  CHOSEN_X_reg[31]_i_119/O[0]
                         net (fo=2, routed)           1.054    36.914    number_of_legal_moves0[16]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.295    37.209 r  CHOSEN_X[31]_i_191/O
                         net (fo=1, routed)           0.000    37.209    CHOSEN_X[31]_i_191_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    37.636 r  CHOSEN_X_reg[31]_i_119/O[1]
                         net (fo=2, routed)           0.690    38.326    number_of_legal_moves0[17]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306    38.632 r  CHOSEN_X[31]_i_190/O
                         net (fo=1, routed)           0.000    38.632    CHOSEN_X[31]_i_190_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.210 r  CHOSEN_X_reg[31]_i_119/O[2]
                         net (fo=2, routed)           0.688    39.897    number_of_legal_moves0[18]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.301    40.198 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    40.198    CHOSEN_X[31]_i_189_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.550 r  CHOSEN_X_reg[31]_i_119/O[3]
                         net (fo=2, routed)           0.190    40.740    number_of_legal_moves0[19]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.307    41.047 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    41.047    CHOSEN_X[31]_i_188_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.423 r  CHOSEN_X_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    41.423    CHOSEN_X_reg[31]_i_119_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.642 r  CHOSEN_X_reg[31]_i_120/O[0]
                         net (fo=2, routed)           0.183    41.825    number_of_legal_moves0[20]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.295    42.120 r  CHOSEN_X[31]_i_195/O
                         net (fo=1, routed)           0.000    42.120    CHOSEN_X[31]_i_195_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    42.547 r  CHOSEN_X_reg[31]_i_120/O[1]
                         net (fo=2, routed)           0.690    43.237    number_of_legal_moves0[21]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.306    43.543 r  CHOSEN_X[31]_i_194/O
                         net (fo=1, routed)           0.000    43.543    CHOSEN_X[31]_i_194_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.121 r  CHOSEN_X_reg[31]_i_120/O[2]
                         net (fo=2, routed)           0.689    44.810    number_of_legal_moves0[22]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.301    45.111 r  CHOSEN_X[31]_i_193/O
                         net (fo=1, routed)           0.000    45.111    CHOSEN_X[31]_i_193_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.463 r  CHOSEN_X_reg[31]_i_120/O[3]
                         net (fo=2, routed)           0.190    45.653    number_of_legal_moves0[23]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.307    45.960 r  CHOSEN_X[31]_i_192/O
                         net (fo=1, routed)           0.000    45.960    CHOSEN_X[31]_i_192_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.336 r  CHOSEN_X_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.336    CHOSEN_X_reg[31]_i_120_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.555 r  CHOSEN_X_reg[31]_i_75/O[0]
                         net (fo=2, routed)           0.568    47.123    number_of_legal_moves0[24]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.295    47.418 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    47.418    CHOSEN_X[31]_i_143_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    47.845 r  CHOSEN_X_reg[31]_i_75/O[1]
                         net (fo=2, routed)           0.690    48.534    number_of_legal_moves0[25]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.306    48.840 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    48.840    CHOSEN_X[31]_i_142_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    49.418 r  CHOSEN_X_reg[31]_i_75/O[2]
                         net (fo=2, routed)           0.688    50.106    number_of_legal_moves0[26]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.301    50.407 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    50.407    CHOSEN_X[31]_i_141_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.759 r  CHOSEN_X_reg[31]_i_75/O[3]
                         net (fo=2, routed)           0.439    51.198    number_of_legal_moves0[27]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.307    51.505 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    51.505    CHOSEN_X[31]_i_140_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.881 r  CHOSEN_X_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    51.881    CHOSEN_X_reg[31]_i_75_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.100 r  CHOSEN_X_reg[31]_i_71/O[0]
                         net (fo=2, routed)           0.444    52.544    number_of_legal_moves0[28]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.295    52.839 r  CHOSEN_X[31]_i_130/O
                         net (fo=1, routed)           0.000    52.839    CHOSEN_X[31]_i_130_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    53.266 r  CHOSEN_X_reg[31]_i_71/O[1]
                         net (fo=2, routed)           0.690    53.956    number_of_legal_moves0[29]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.306    54.262 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    54.262    CHOSEN_X[31]_i_129_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.840 r  CHOSEN_X_reg[31]_i_71/O[2]
                         net (fo=2, routed)           0.689    55.529    number_of_legal_moves0[30]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.301    55.830 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    55.830    CHOSEN_X[31]_i_128_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    56.182 f  CHOSEN_X_reg[31]_i_71/O[3]
                         net (fo=2, routed)           0.738    56.920    number_of_legal_moves0[31]
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.307    57.227 r  CHOSEN_X[31]_i_31/O
                         net (fo=2, routed)           0.806    58.033    CHOSEN_X[31]_i_31_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.124    58.157 r  CHOSEN_X[31]_i_9/O
                         net (fo=4, routed)           2.454    60.611    CHOSEN_X[31]_i_9_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    60.735 r  CHOSEN_X[31]_i_2/O
                         net (fo=64, routed)          2.690    63.425    CHOSEN_X
    SLICE_X20Y16         FDSE                                         r  CHOSEN_Y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.253ns  (logic 26.802ns (42.372%)  route 36.451ns (57.628%))
  Logic Levels:           81  (CARRY4=39 FDSE=1 LUT2=32 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X20Y16         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  CHOSEN_Y_reg[1]/Q
                         net (fo=173, routed)         5.982     6.500    vga_display/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.624 f  vga_display/CHOSEN_X[31]_i_309/O
                         net (fo=1, routed)           0.830     7.455    vga_display/CHOSEN_X[31]_i_309_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.579 r  vga_display/CHOSEN_X[31]_i_239/O
                         net (fo=2, routed)           0.763     8.341    vga_display/CHOSEN_X[31]_i_239_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.465 r  vga_display/CHOSEN_X[31]_i_196/O
                         net (fo=2, routed)           1.014     9.480    vga_display/CHOSEN_X[31]_i_196_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.604 r  vga_display/CHOSEN_X[31]_i_121/O
                         net (fo=69, routed)          2.630    12.234    legal_moves[0,0]1361_out
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.150    12.384 f  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.433    12.817    CHOSEN_X[31]_i_126_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    13.143 f  CHOSEN_X[31]_i_70/O
                         net (fo=46, routed)          1.113    14.256    CHOSEN_X[31]_i_70_n_0
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124    14.380 r  CHOSEN_X[31]_i_216/O
                         net (fo=1, routed)           0.000    14.380    CHOSEN_X_reg[31]_i_135_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.632 r  CHOSEN_X_reg[31]_i_72/O[0]
                         net (fo=3, routed)           0.711    15.343    number_of_legal_moves0[0]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.295    15.638 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.676    16.313    CHOSEN_X[31]_i_131_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    16.735 r  CHOSEN_X_reg[31]_i_72/O[1]
                         net (fo=2, routed)           0.690    17.425    number_of_legal_moves0[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.306    17.731 r  CHOSEN_X[31]_i_134/O
                         net (fo=1, routed)           0.000    17.731    CHOSEN_X[31]_i_134_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.309 r  CHOSEN_X_reg[31]_i_72/O[2]
                         net (fo=2, routed)           0.689    18.998    number_of_legal_moves0[2]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.301    19.299 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    19.299    CHOSEN_X[31]_i_133_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.651 r  CHOSEN_X_reg[31]_i_72/O[3]
                         net (fo=2, routed)           0.190    19.841    number_of_legal_moves0[3]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.307    20.148 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    20.148    CHOSEN_X[31]_i_132_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.524 r  CHOSEN_X_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    20.524    CHOSEN_X_reg[31]_i_72_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.743 r  CHOSEN_X_reg[31]_i_77/O[0]
                         net (fo=2, routed)           0.183    20.926    number_of_legal_moves0[4]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.295    21.221 r  CHOSEN_X[31]_i_147/O
                         net (fo=1, routed)           0.000    21.221    CHOSEN_X[31]_i_147_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.648 r  CHOSEN_X_reg[31]_i_77/O[1]
                         net (fo=2, routed)           0.689    22.337    number_of_legal_moves0[5]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.306    22.643 r  CHOSEN_X[31]_i_146/O
                         net (fo=1, routed)           0.000    22.643    CHOSEN_X[31]_i_146_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.221 r  CHOSEN_X_reg[31]_i_77/O[2]
                         net (fo=2, routed)           0.689    23.909    number_of_legal_moves0[6]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.301    24.210 r  CHOSEN_X[31]_i_145/O
                         net (fo=1, routed)           0.000    24.210    CHOSEN_X[31]_i_145_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.562 r  CHOSEN_X_reg[31]_i_77/O[3]
                         net (fo=2, routed)           0.190    24.753    number_of_legal_moves0[7]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.307    25.060 r  CHOSEN_X[31]_i_144/O
                         net (fo=1, routed)           0.000    25.060    CHOSEN_X[31]_i_144_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.436 r  CHOSEN_X_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.436    CHOSEN_X_reg[31]_i_77_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.655 r  CHOSEN_X_reg[31]_i_74/O[0]
                         net (fo=2, routed)           0.182    25.837    number_of_legal_moves0[8]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.295    26.132 r  CHOSEN_X[31]_i_139/O
                         net (fo=1, routed)           0.000    26.132    CHOSEN_X[31]_i_139_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    26.559 r  CHOSEN_X_reg[31]_i_74/O[1]
                         net (fo=2, routed)           0.690    27.249    number_of_legal_moves0[9]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.306    27.555 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    27.555    CHOSEN_X[31]_i_138_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.133 r  CHOSEN_X_reg[31]_i_74/O[2]
                         net (fo=2, routed)           0.688    28.820    number_of_legal_moves0[10]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.301    29.121 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    29.121    CHOSEN_X[31]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.473 r  CHOSEN_X_reg[31]_i_74/O[3]
                         net (fo=2, routed)           0.189    29.662    number_of_legal_moves0[11]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.307    29.969 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    29.969    CHOSEN_X[31]_i_136_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.345 r  CHOSEN_X_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    30.345    CHOSEN_X_reg[31]_i_74_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.564 r  CHOSEN_X_reg[31]_i_118/O[0]
                         net (fo=2, routed)           0.443    31.007    number_of_legal_moves0[12]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.295    31.302 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    31.302    CHOSEN_X[31]_i_187_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.729 r  CHOSEN_X_reg[31]_i_118/O[1]
                         net (fo=2, routed)           0.814    32.543    number_of_legal_moves0[13]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306    32.849 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    32.849    CHOSEN_X[31]_i_186_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    33.427 r  CHOSEN_X_reg[31]_i_118/O[2]
                         net (fo=2, routed)           0.689    34.116    number_of_legal_moves0[14]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.301    34.417 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    34.417    CHOSEN_X[31]_i_185_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    34.769 r  CHOSEN_X_reg[31]_i_118/O[3]
                         net (fo=2, routed)           0.189    34.957    number_of_legal_moves0[15]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.307    35.264 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    35.264    CHOSEN_X[31]_i_184_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.640 r  CHOSEN_X_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    35.640    CHOSEN_X_reg[31]_i_118_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.859 r  CHOSEN_X_reg[31]_i_119/O[0]
                         net (fo=2, routed)           1.054    36.914    number_of_legal_moves0[16]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.295    37.209 r  CHOSEN_X[31]_i_191/O
                         net (fo=1, routed)           0.000    37.209    CHOSEN_X[31]_i_191_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    37.636 r  CHOSEN_X_reg[31]_i_119/O[1]
                         net (fo=2, routed)           0.690    38.326    number_of_legal_moves0[17]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306    38.632 r  CHOSEN_X[31]_i_190/O
                         net (fo=1, routed)           0.000    38.632    CHOSEN_X[31]_i_190_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.210 r  CHOSEN_X_reg[31]_i_119/O[2]
                         net (fo=2, routed)           0.688    39.897    number_of_legal_moves0[18]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.301    40.198 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    40.198    CHOSEN_X[31]_i_189_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.550 r  CHOSEN_X_reg[31]_i_119/O[3]
                         net (fo=2, routed)           0.190    40.740    number_of_legal_moves0[19]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.307    41.047 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    41.047    CHOSEN_X[31]_i_188_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.423 r  CHOSEN_X_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    41.423    CHOSEN_X_reg[31]_i_119_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.642 r  CHOSEN_X_reg[31]_i_120/O[0]
                         net (fo=2, routed)           0.183    41.825    number_of_legal_moves0[20]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.295    42.120 r  CHOSEN_X[31]_i_195/O
                         net (fo=1, routed)           0.000    42.120    CHOSEN_X[31]_i_195_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    42.547 r  CHOSEN_X_reg[31]_i_120/O[1]
                         net (fo=2, routed)           0.690    43.237    number_of_legal_moves0[21]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.306    43.543 r  CHOSEN_X[31]_i_194/O
                         net (fo=1, routed)           0.000    43.543    CHOSEN_X[31]_i_194_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.121 r  CHOSEN_X_reg[31]_i_120/O[2]
                         net (fo=2, routed)           0.689    44.810    number_of_legal_moves0[22]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.301    45.111 r  CHOSEN_X[31]_i_193/O
                         net (fo=1, routed)           0.000    45.111    CHOSEN_X[31]_i_193_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.463 r  CHOSEN_X_reg[31]_i_120/O[3]
                         net (fo=2, routed)           0.190    45.653    number_of_legal_moves0[23]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.307    45.960 r  CHOSEN_X[31]_i_192/O
                         net (fo=1, routed)           0.000    45.960    CHOSEN_X[31]_i_192_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.336 r  CHOSEN_X_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.336    CHOSEN_X_reg[31]_i_120_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.555 r  CHOSEN_X_reg[31]_i_75/O[0]
                         net (fo=2, routed)           0.568    47.123    number_of_legal_moves0[24]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.295    47.418 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    47.418    CHOSEN_X[31]_i_143_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    47.845 r  CHOSEN_X_reg[31]_i_75/O[1]
                         net (fo=2, routed)           0.690    48.534    number_of_legal_moves0[25]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.306    48.840 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    48.840    CHOSEN_X[31]_i_142_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    49.418 r  CHOSEN_X_reg[31]_i_75/O[2]
                         net (fo=2, routed)           0.688    50.106    number_of_legal_moves0[26]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.301    50.407 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    50.407    CHOSEN_X[31]_i_141_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.759 r  CHOSEN_X_reg[31]_i_75/O[3]
                         net (fo=2, routed)           0.439    51.198    number_of_legal_moves0[27]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.307    51.505 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    51.505    CHOSEN_X[31]_i_140_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.881 r  CHOSEN_X_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    51.881    CHOSEN_X_reg[31]_i_75_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.100 r  CHOSEN_X_reg[31]_i_71/O[0]
                         net (fo=2, routed)           0.444    52.544    number_of_legal_moves0[28]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.295    52.839 r  CHOSEN_X[31]_i_130/O
                         net (fo=1, routed)           0.000    52.839    CHOSEN_X[31]_i_130_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    53.266 r  CHOSEN_X_reg[31]_i_71/O[1]
                         net (fo=2, routed)           0.690    53.956    number_of_legal_moves0[29]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.306    54.262 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    54.262    CHOSEN_X[31]_i_129_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.840 r  CHOSEN_X_reg[31]_i_71/O[2]
                         net (fo=2, routed)           0.689    55.529    number_of_legal_moves0[30]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.301    55.830 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    55.830    CHOSEN_X[31]_i_128_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    56.182 f  CHOSEN_X_reg[31]_i_71/O[3]
                         net (fo=2, routed)           0.738    56.920    number_of_legal_moves0[31]
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.307    57.227 r  CHOSEN_X[31]_i_31/O
                         net (fo=2, routed)           0.806    58.033    CHOSEN_X[31]_i_31_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.124    58.157 r  CHOSEN_X[31]_i_9/O
                         net (fo=4, routed)           2.454    60.611    CHOSEN_X[31]_i_9_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    60.735 r  CHOSEN_X[31]_i_2/O
                         net (fo=64, routed)          2.518    63.253    CHOSEN_X
    SLICE_X19Y16         FDSE                                         r  CHOSEN_Y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_X_reg[22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.236ns  (logic 26.802ns (42.384%)  route 36.434ns (57.616%))
  Logic Levels:           81  (CARRY4=39 FDSE=1 LUT2=32 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X20Y16         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  CHOSEN_Y_reg[1]/Q
                         net (fo=173, routed)         5.982     6.500    vga_display/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.624 f  vga_display/CHOSEN_X[31]_i_309/O
                         net (fo=1, routed)           0.830     7.455    vga_display/CHOSEN_X[31]_i_309_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.579 r  vga_display/CHOSEN_X[31]_i_239/O
                         net (fo=2, routed)           0.763     8.341    vga_display/CHOSEN_X[31]_i_239_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.465 r  vga_display/CHOSEN_X[31]_i_196/O
                         net (fo=2, routed)           1.014     9.480    vga_display/CHOSEN_X[31]_i_196_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.604 r  vga_display/CHOSEN_X[31]_i_121/O
                         net (fo=69, routed)          2.630    12.234    legal_moves[0,0]1361_out
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.150    12.384 f  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.433    12.817    CHOSEN_X[31]_i_126_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    13.143 f  CHOSEN_X[31]_i_70/O
                         net (fo=46, routed)          1.113    14.256    CHOSEN_X[31]_i_70_n_0
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124    14.380 r  CHOSEN_X[31]_i_216/O
                         net (fo=1, routed)           0.000    14.380    CHOSEN_X_reg[31]_i_135_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.632 r  CHOSEN_X_reg[31]_i_72/O[0]
                         net (fo=3, routed)           0.711    15.343    number_of_legal_moves0[0]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.295    15.638 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.676    16.313    CHOSEN_X[31]_i_131_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    16.735 r  CHOSEN_X_reg[31]_i_72/O[1]
                         net (fo=2, routed)           0.690    17.425    number_of_legal_moves0[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.306    17.731 r  CHOSEN_X[31]_i_134/O
                         net (fo=1, routed)           0.000    17.731    CHOSEN_X[31]_i_134_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.309 r  CHOSEN_X_reg[31]_i_72/O[2]
                         net (fo=2, routed)           0.689    18.998    number_of_legal_moves0[2]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.301    19.299 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    19.299    CHOSEN_X[31]_i_133_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.651 r  CHOSEN_X_reg[31]_i_72/O[3]
                         net (fo=2, routed)           0.190    19.841    number_of_legal_moves0[3]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.307    20.148 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    20.148    CHOSEN_X[31]_i_132_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.524 r  CHOSEN_X_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    20.524    CHOSEN_X_reg[31]_i_72_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.743 r  CHOSEN_X_reg[31]_i_77/O[0]
                         net (fo=2, routed)           0.183    20.926    number_of_legal_moves0[4]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.295    21.221 r  CHOSEN_X[31]_i_147/O
                         net (fo=1, routed)           0.000    21.221    CHOSEN_X[31]_i_147_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.648 r  CHOSEN_X_reg[31]_i_77/O[1]
                         net (fo=2, routed)           0.689    22.337    number_of_legal_moves0[5]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.306    22.643 r  CHOSEN_X[31]_i_146/O
                         net (fo=1, routed)           0.000    22.643    CHOSEN_X[31]_i_146_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.221 r  CHOSEN_X_reg[31]_i_77/O[2]
                         net (fo=2, routed)           0.689    23.909    number_of_legal_moves0[6]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.301    24.210 r  CHOSEN_X[31]_i_145/O
                         net (fo=1, routed)           0.000    24.210    CHOSEN_X[31]_i_145_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.562 r  CHOSEN_X_reg[31]_i_77/O[3]
                         net (fo=2, routed)           0.190    24.753    number_of_legal_moves0[7]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.307    25.060 r  CHOSEN_X[31]_i_144/O
                         net (fo=1, routed)           0.000    25.060    CHOSEN_X[31]_i_144_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.436 r  CHOSEN_X_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.436    CHOSEN_X_reg[31]_i_77_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.655 r  CHOSEN_X_reg[31]_i_74/O[0]
                         net (fo=2, routed)           0.182    25.837    number_of_legal_moves0[8]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.295    26.132 r  CHOSEN_X[31]_i_139/O
                         net (fo=1, routed)           0.000    26.132    CHOSEN_X[31]_i_139_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    26.559 r  CHOSEN_X_reg[31]_i_74/O[1]
                         net (fo=2, routed)           0.690    27.249    number_of_legal_moves0[9]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.306    27.555 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    27.555    CHOSEN_X[31]_i_138_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.133 r  CHOSEN_X_reg[31]_i_74/O[2]
                         net (fo=2, routed)           0.688    28.820    number_of_legal_moves0[10]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.301    29.121 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    29.121    CHOSEN_X[31]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.473 r  CHOSEN_X_reg[31]_i_74/O[3]
                         net (fo=2, routed)           0.189    29.662    number_of_legal_moves0[11]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.307    29.969 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    29.969    CHOSEN_X[31]_i_136_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.345 r  CHOSEN_X_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    30.345    CHOSEN_X_reg[31]_i_74_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.564 r  CHOSEN_X_reg[31]_i_118/O[0]
                         net (fo=2, routed)           0.443    31.007    number_of_legal_moves0[12]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.295    31.302 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    31.302    CHOSEN_X[31]_i_187_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.729 r  CHOSEN_X_reg[31]_i_118/O[1]
                         net (fo=2, routed)           0.814    32.543    number_of_legal_moves0[13]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306    32.849 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    32.849    CHOSEN_X[31]_i_186_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    33.427 r  CHOSEN_X_reg[31]_i_118/O[2]
                         net (fo=2, routed)           0.689    34.116    number_of_legal_moves0[14]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.301    34.417 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    34.417    CHOSEN_X[31]_i_185_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    34.769 r  CHOSEN_X_reg[31]_i_118/O[3]
                         net (fo=2, routed)           0.189    34.957    number_of_legal_moves0[15]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.307    35.264 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    35.264    CHOSEN_X[31]_i_184_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.640 r  CHOSEN_X_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    35.640    CHOSEN_X_reg[31]_i_118_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.859 r  CHOSEN_X_reg[31]_i_119/O[0]
                         net (fo=2, routed)           1.054    36.914    number_of_legal_moves0[16]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.295    37.209 r  CHOSEN_X[31]_i_191/O
                         net (fo=1, routed)           0.000    37.209    CHOSEN_X[31]_i_191_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    37.636 r  CHOSEN_X_reg[31]_i_119/O[1]
                         net (fo=2, routed)           0.690    38.326    number_of_legal_moves0[17]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306    38.632 r  CHOSEN_X[31]_i_190/O
                         net (fo=1, routed)           0.000    38.632    CHOSEN_X[31]_i_190_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.210 r  CHOSEN_X_reg[31]_i_119/O[2]
                         net (fo=2, routed)           0.688    39.897    number_of_legal_moves0[18]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.301    40.198 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    40.198    CHOSEN_X[31]_i_189_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.550 r  CHOSEN_X_reg[31]_i_119/O[3]
                         net (fo=2, routed)           0.190    40.740    number_of_legal_moves0[19]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.307    41.047 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    41.047    CHOSEN_X[31]_i_188_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.423 r  CHOSEN_X_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    41.423    CHOSEN_X_reg[31]_i_119_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.642 r  CHOSEN_X_reg[31]_i_120/O[0]
                         net (fo=2, routed)           0.183    41.825    number_of_legal_moves0[20]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.295    42.120 r  CHOSEN_X[31]_i_195/O
                         net (fo=1, routed)           0.000    42.120    CHOSEN_X[31]_i_195_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    42.547 r  CHOSEN_X_reg[31]_i_120/O[1]
                         net (fo=2, routed)           0.690    43.237    number_of_legal_moves0[21]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.306    43.543 r  CHOSEN_X[31]_i_194/O
                         net (fo=1, routed)           0.000    43.543    CHOSEN_X[31]_i_194_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.121 r  CHOSEN_X_reg[31]_i_120/O[2]
                         net (fo=2, routed)           0.689    44.810    number_of_legal_moves0[22]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.301    45.111 r  CHOSEN_X[31]_i_193/O
                         net (fo=1, routed)           0.000    45.111    CHOSEN_X[31]_i_193_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.463 r  CHOSEN_X_reg[31]_i_120/O[3]
                         net (fo=2, routed)           0.190    45.653    number_of_legal_moves0[23]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.307    45.960 r  CHOSEN_X[31]_i_192/O
                         net (fo=1, routed)           0.000    45.960    CHOSEN_X[31]_i_192_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.336 r  CHOSEN_X_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.336    CHOSEN_X_reg[31]_i_120_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.555 r  CHOSEN_X_reg[31]_i_75/O[0]
                         net (fo=2, routed)           0.568    47.123    number_of_legal_moves0[24]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.295    47.418 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    47.418    CHOSEN_X[31]_i_143_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    47.845 r  CHOSEN_X_reg[31]_i_75/O[1]
                         net (fo=2, routed)           0.690    48.534    number_of_legal_moves0[25]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.306    48.840 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    48.840    CHOSEN_X[31]_i_142_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    49.418 r  CHOSEN_X_reg[31]_i_75/O[2]
                         net (fo=2, routed)           0.688    50.106    number_of_legal_moves0[26]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.301    50.407 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    50.407    CHOSEN_X[31]_i_141_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.759 r  CHOSEN_X_reg[31]_i_75/O[3]
                         net (fo=2, routed)           0.439    51.198    number_of_legal_moves0[27]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.307    51.505 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    51.505    CHOSEN_X[31]_i_140_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.881 r  CHOSEN_X_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    51.881    CHOSEN_X_reg[31]_i_75_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.100 r  CHOSEN_X_reg[31]_i_71/O[0]
                         net (fo=2, routed)           0.444    52.544    number_of_legal_moves0[28]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.295    52.839 r  CHOSEN_X[31]_i_130/O
                         net (fo=1, routed)           0.000    52.839    CHOSEN_X[31]_i_130_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    53.266 r  CHOSEN_X_reg[31]_i_71/O[1]
                         net (fo=2, routed)           0.690    53.956    number_of_legal_moves0[29]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.306    54.262 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    54.262    CHOSEN_X[31]_i_129_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.840 r  CHOSEN_X_reg[31]_i_71/O[2]
                         net (fo=2, routed)           0.689    55.529    number_of_legal_moves0[30]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.301    55.830 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    55.830    CHOSEN_X[31]_i_128_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    56.182 f  CHOSEN_X_reg[31]_i_71/O[3]
                         net (fo=2, routed)           0.738    56.920    number_of_legal_moves0[31]
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.307    57.227 r  CHOSEN_X[31]_i_31/O
                         net (fo=2, routed)           0.806    58.033    CHOSEN_X[31]_i_31_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.124    58.157 r  CHOSEN_X[31]_i_9/O
                         net (fo=4, routed)           2.454    60.611    CHOSEN_X[31]_i_9_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    60.735 r  CHOSEN_X[31]_i_2/O
                         net (fo=64, routed)          2.501    63.236    CHOSEN_X
    SLICE_X21Y18         FDSE                                         r  CHOSEN_X_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_X_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.236ns  (logic 26.802ns (42.384%)  route 36.434ns (57.616%))
  Logic Levels:           81  (CARRY4=39 FDSE=1 LUT2=32 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X20Y16         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  CHOSEN_Y_reg[1]/Q
                         net (fo=173, routed)         5.982     6.500    vga_display/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.624 f  vga_display/CHOSEN_X[31]_i_309/O
                         net (fo=1, routed)           0.830     7.455    vga_display/CHOSEN_X[31]_i_309_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.579 r  vga_display/CHOSEN_X[31]_i_239/O
                         net (fo=2, routed)           0.763     8.341    vga_display/CHOSEN_X[31]_i_239_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.465 r  vga_display/CHOSEN_X[31]_i_196/O
                         net (fo=2, routed)           1.014     9.480    vga_display/CHOSEN_X[31]_i_196_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.604 r  vga_display/CHOSEN_X[31]_i_121/O
                         net (fo=69, routed)          2.630    12.234    legal_moves[0,0]1361_out
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.150    12.384 f  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.433    12.817    CHOSEN_X[31]_i_126_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    13.143 f  CHOSEN_X[31]_i_70/O
                         net (fo=46, routed)          1.113    14.256    CHOSEN_X[31]_i_70_n_0
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124    14.380 r  CHOSEN_X[31]_i_216/O
                         net (fo=1, routed)           0.000    14.380    CHOSEN_X_reg[31]_i_135_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.632 r  CHOSEN_X_reg[31]_i_72/O[0]
                         net (fo=3, routed)           0.711    15.343    number_of_legal_moves0[0]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.295    15.638 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.676    16.313    CHOSEN_X[31]_i_131_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    16.735 r  CHOSEN_X_reg[31]_i_72/O[1]
                         net (fo=2, routed)           0.690    17.425    number_of_legal_moves0[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.306    17.731 r  CHOSEN_X[31]_i_134/O
                         net (fo=1, routed)           0.000    17.731    CHOSEN_X[31]_i_134_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.309 r  CHOSEN_X_reg[31]_i_72/O[2]
                         net (fo=2, routed)           0.689    18.998    number_of_legal_moves0[2]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.301    19.299 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    19.299    CHOSEN_X[31]_i_133_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.651 r  CHOSEN_X_reg[31]_i_72/O[3]
                         net (fo=2, routed)           0.190    19.841    number_of_legal_moves0[3]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.307    20.148 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    20.148    CHOSEN_X[31]_i_132_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.524 r  CHOSEN_X_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    20.524    CHOSEN_X_reg[31]_i_72_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.743 r  CHOSEN_X_reg[31]_i_77/O[0]
                         net (fo=2, routed)           0.183    20.926    number_of_legal_moves0[4]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.295    21.221 r  CHOSEN_X[31]_i_147/O
                         net (fo=1, routed)           0.000    21.221    CHOSEN_X[31]_i_147_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.648 r  CHOSEN_X_reg[31]_i_77/O[1]
                         net (fo=2, routed)           0.689    22.337    number_of_legal_moves0[5]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.306    22.643 r  CHOSEN_X[31]_i_146/O
                         net (fo=1, routed)           0.000    22.643    CHOSEN_X[31]_i_146_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.221 r  CHOSEN_X_reg[31]_i_77/O[2]
                         net (fo=2, routed)           0.689    23.909    number_of_legal_moves0[6]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.301    24.210 r  CHOSEN_X[31]_i_145/O
                         net (fo=1, routed)           0.000    24.210    CHOSEN_X[31]_i_145_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.562 r  CHOSEN_X_reg[31]_i_77/O[3]
                         net (fo=2, routed)           0.190    24.753    number_of_legal_moves0[7]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.307    25.060 r  CHOSEN_X[31]_i_144/O
                         net (fo=1, routed)           0.000    25.060    CHOSEN_X[31]_i_144_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.436 r  CHOSEN_X_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.436    CHOSEN_X_reg[31]_i_77_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.655 r  CHOSEN_X_reg[31]_i_74/O[0]
                         net (fo=2, routed)           0.182    25.837    number_of_legal_moves0[8]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.295    26.132 r  CHOSEN_X[31]_i_139/O
                         net (fo=1, routed)           0.000    26.132    CHOSEN_X[31]_i_139_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    26.559 r  CHOSEN_X_reg[31]_i_74/O[1]
                         net (fo=2, routed)           0.690    27.249    number_of_legal_moves0[9]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.306    27.555 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    27.555    CHOSEN_X[31]_i_138_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.133 r  CHOSEN_X_reg[31]_i_74/O[2]
                         net (fo=2, routed)           0.688    28.820    number_of_legal_moves0[10]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.301    29.121 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    29.121    CHOSEN_X[31]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.473 r  CHOSEN_X_reg[31]_i_74/O[3]
                         net (fo=2, routed)           0.189    29.662    number_of_legal_moves0[11]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.307    29.969 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    29.969    CHOSEN_X[31]_i_136_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.345 r  CHOSEN_X_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    30.345    CHOSEN_X_reg[31]_i_74_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.564 r  CHOSEN_X_reg[31]_i_118/O[0]
                         net (fo=2, routed)           0.443    31.007    number_of_legal_moves0[12]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.295    31.302 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    31.302    CHOSEN_X[31]_i_187_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.729 r  CHOSEN_X_reg[31]_i_118/O[1]
                         net (fo=2, routed)           0.814    32.543    number_of_legal_moves0[13]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306    32.849 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    32.849    CHOSEN_X[31]_i_186_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    33.427 r  CHOSEN_X_reg[31]_i_118/O[2]
                         net (fo=2, routed)           0.689    34.116    number_of_legal_moves0[14]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.301    34.417 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    34.417    CHOSEN_X[31]_i_185_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    34.769 r  CHOSEN_X_reg[31]_i_118/O[3]
                         net (fo=2, routed)           0.189    34.957    number_of_legal_moves0[15]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.307    35.264 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    35.264    CHOSEN_X[31]_i_184_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.640 r  CHOSEN_X_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    35.640    CHOSEN_X_reg[31]_i_118_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.859 r  CHOSEN_X_reg[31]_i_119/O[0]
                         net (fo=2, routed)           1.054    36.914    number_of_legal_moves0[16]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.295    37.209 r  CHOSEN_X[31]_i_191/O
                         net (fo=1, routed)           0.000    37.209    CHOSEN_X[31]_i_191_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    37.636 r  CHOSEN_X_reg[31]_i_119/O[1]
                         net (fo=2, routed)           0.690    38.326    number_of_legal_moves0[17]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306    38.632 r  CHOSEN_X[31]_i_190/O
                         net (fo=1, routed)           0.000    38.632    CHOSEN_X[31]_i_190_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.210 r  CHOSEN_X_reg[31]_i_119/O[2]
                         net (fo=2, routed)           0.688    39.897    number_of_legal_moves0[18]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.301    40.198 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    40.198    CHOSEN_X[31]_i_189_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.550 r  CHOSEN_X_reg[31]_i_119/O[3]
                         net (fo=2, routed)           0.190    40.740    number_of_legal_moves0[19]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.307    41.047 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    41.047    CHOSEN_X[31]_i_188_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.423 r  CHOSEN_X_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    41.423    CHOSEN_X_reg[31]_i_119_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.642 r  CHOSEN_X_reg[31]_i_120/O[0]
                         net (fo=2, routed)           0.183    41.825    number_of_legal_moves0[20]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.295    42.120 r  CHOSEN_X[31]_i_195/O
                         net (fo=1, routed)           0.000    42.120    CHOSEN_X[31]_i_195_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    42.547 r  CHOSEN_X_reg[31]_i_120/O[1]
                         net (fo=2, routed)           0.690    43.237    number_of_legal_moves0[21]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.306    43.543 r  CHOSEN_X[31]_i_194/O
                         net (fo=1, routed)           0.000    43.543    CHOSEN_X[31]_i_194_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.121 r  CHOSEN_X_reg[31]_i_120/O[2]
                         net (fo=2, routed)           0.689    44.810    number_of_legal_moves0[22]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.301    45.111 r  CHOSEN_X[31]_i_193/O
                         net (fo=1, routed)           0.000    45.111    CHOSEN_X[31]_i_193_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.463 r  CHOSEN_X_reg[31]_i_120/O[3]
                         net (fo=2, routed)           0.190    45.653    number_of_legal_moves0[23]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.307    45.960 r  CHOSEN_X[31]_i_192/O
                         net (fo=1, routed)           0.000    45.960    CHOSEN_X[31]_i_192_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.336 r  CHOSEN_X_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.336    CHOSEN_X_reg[31]_i_120_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.555 r  CHOSEN_X_reg[31]_i_75/O[0]
                         net (fo=2, routed)           0.568    47.123    number_of_legal_moves0[24]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.295    47.418 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    47.418    CHOSEN_X[31]_i_143_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    47.845 r  CHOSEN_X_reg[31]_i_75/O[1]
                         net (fo=2, routed)           0.690    48.534    number_of_legal_moves0[25]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.306    48.840 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    48.840    CHOSEN_X[31]_i_142_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    49.418 r  CHOSEN_X_reg[31]_i_75/O[2]
                         net (fo=2, routed)           0.688    50.106    number_of_legal_moves0[26]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.301    50.407 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    50.407    CHOSEN_X[31]_i_141_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.759 r  CHOSEN_X_reg[31]_i_75/O[3]
                         net (fo=2, routed)           0.439    51.198    number_of_legal_moves0[27]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.307    51.505 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    51.505    CHOSEN_X[31]_i_140_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.881 r  CHOSEN_X_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    51.881    CHOSEN_X_reg[31]_i_75_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.100 r  CHOSEN_X_reg[31]_i_71/O[0]
                         net (fo=2, routed)           0.444    52.544    number_of_legal_moves0[28]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.295    52.839 r  CHOSEN_X[31]_i_130/O
                         net (fo=1, routed)           0.000    52.839    CHOSEN_X[31]_i_130_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    53.266 r  CHOSEN_X_reg[31]_i_71/O[1]
                         net (fo=2, routed)           0.690    53.956    number_of_legal_moves0[29]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.306    54.262 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    54.262    CHOSEN_X[31]_i_129_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.840 r  CHOSEN_X_reg[31]_i_71/O[2]
                         net (fo=2, routed)           0.689    55.529    number_of_legal_moves0[30]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.301    55.830 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    55.830    CHOSEN_X[31]_i_128_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    56.182 f  CHOSEN_X_reg[31]_i_71/O[3]
                         net (fo=2, routed)           0.738    56.920    number_of_legal_moves0[31]
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.307    57.227 r  CHOSEN_X[31]_i_31/O
                         net (fo=2, routed)           0.806    58.033    CHOSEN_X[31]_i_31_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.124    58.157 r  CHOSEN_X[31]_i_9/O
                         net (fo=4, routed)           2.454    60.611    CHOSEN_X[31]_i_9_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    60.735 r  CHOSEN_X[31]_i_2/O
                         net (fo=64, routed)          2.501    63.236    CHOSEN_X
    SLICE_X21Y18         FDSE                                         r  CHOSEN_X_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_X_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.095ns  (logic 26.802ns (42.479%)  route 36.293ns (57.521%))
  Logic Levels:           81  (CARRY4=39 FDSE=1 LUT2=32 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X20Y16         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  CHOSEN_Y_reg[1]/Q
                         net (fo=173, routed)         5.982     6.500    vga_display/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.624 f  vga_display/CHOSEN_X[31]_i_309/O
                         net (fo=1, routed)           0.830     7.455    vga_display/CHOSEN_X[31]_i_309_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.579 r  vga_display/CHOSEN_X[31]_i_239/O
                         net (fo=2, routed)           0.763     8.341    vga_display/CHOSEN_X[31]_i_239_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.465 r  vga_display/CHOSEN_X[31]_i_196/O
                         net (fo=2, routed)           1.014     9.480    vga_display/CHOSEN_X[31]_i_196_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.604 r  vga_display/CHOSEN_X[31]_i_121/O
                         net (fo=69, routed)          2.630    12.234    legal_moves[0,0]1361_out
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.150    12.384 f  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.433    12.817    CHOSEN_X[31]_i_126_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    13.143 f  CHOSEN_X[31]_i_70/O
                         net (fo=46, routed)          1.113    14.256    CHOSEN_X[31]_i_70_n_0
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124    14.380 r  CHOSEN_X[31]_i_216/O
                         net (fo=1, routed)           0.000    14.380    CHOSEN_X_reg[31]_i_135_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.632 r  CHOSEN_X_reg[31]_i_72/O[0]
                         net (fo=3, routed)           0.711    15.343    number_of_legal_moves0[0]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.295    15.638 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.676    16.313    CHOSEN_X[31]_i_131_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    16.735 r  CHOSEN_X_reg[31]_i_72/O[1]
                         net (fo=2, routed)           0.690    17.425    number_of_legal_moves0[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.306    17.731 r  CHOSEN_X[31]_i_134/O
                         net (fo=1, routed)           0.000    17.731    CHOSEN_X[31]_i_134_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.309 r  CHOSEN_X_reg[31]_i_72/O[2]
                         net (fo=2, routed)           0.689    18.998    number_of_legal_moves0[2]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.301    19.299 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    19.299    CHOSEN_X[31]_i_133_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.651 r  CHOSEN_X_reg[31]_i_72/O[3]
                         net (fo=2, routed)           0.190    19.841    number_of_legal_moves0[3]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.307    20.148 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    20.148    CHOSEN_X[31]_i_132_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.524 r  CHOSEN_X_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    20.524    CHOSEN_X_reg[31]_i_72_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.743 r  CHOSEN_X_reg[31]_i_77/O[0]
                         net (fo=2, routed)           0.183    20.926    number_of_legal_moves0[4]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.295    21.221 r  CHOSEN_X[31]_i_147/O
                         net (fo=1, routed)           0.000    21.221    CHOSEN_X[31]_i_147_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.648 r  CHOSEN_X_reg[31]_i_77/O[1]
                         net (fo=2, routed)           0.689    22.337    number_of_legal_moves0[5]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.306    22.643 r  CHOSEN_X[31]_i_146/O
                         net (fo=1, routed)           0.000    22.643    CHOSEN_X[31]_i_146_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.221 r  CHOSEN_X_reg[31]_i_77/O[2]
                         net (fo=2, routed)           0.689    23.909    number_of_legal_moves0[6]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.301    24.210 r  CHOSEN_X[31]_i_145/O
                         net (fo=1, routed)           0.000    24.210    CHOSEN_X[31]_i_145_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.562 r  CHOSEN_X_reg[31]_i_77/O[3]
                         net (fo=2, routed)           0.190    24.753    number_of_legal_moves0[7]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.307    25.060 r  CHOSEN_X[31]_i_144/O
                         net (fo=1, routed)           0.000    25.060    CHOSEN_X[31]_i_144_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.436 r  CHOSEN_X_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.436    CHOSEN_X_reg[31]_i_77_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.655 r  CHOSEN_X_reg[31]_i_74/O[0]
                         net (fo=2, routed)           0.182    25.837    number_of_legal_moves0[8]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.295    26.132 r  CHOSEN_X[31]_i_139/O
                         net (fo=1, routed)           0.000    26.132    CHOSEN_X[31]_i_139_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    26.559 r  CHOSEN_X_reg[31]_i_74/O[1]
                         net (fo=2, routed)           0.690    27.249    number_of_legal_moves0[9]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.306    27.555 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    27.555    CHOSEN_X[31]_i_138_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.133 r  CHOSEN_X_reg[31]_i_74/O[2]
                         net (fo=2, routed)           0.688    28.820    number_of_legal_moves0[10]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.301    29.121 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    29.121    CHOSEN_X[31]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.473 r  CHOSEN_X_reg[31]_i_74/O[3]
                         net (fo=2, routed)           0.189    29.662    number_of_legal_moves0[11]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.307    29.969 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    29.969    CHOSEN_X[31]_i_136_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.345 r  CHOSEN_X_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    30.345    CHOSEN_X_reg[31]_i_74_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.564 r  CHOSEN_X_reg[31]_i_118/O[0]
                         net (fo=2, routed)           0.443    31.007    number_of_legal_moves0[12]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.295    31.302 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    31.302    CHOSEN_X[31]_i_187_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.729 r  CHOSEN_X_reg[31]_i_118/O[1]
                         net (fo=2, routed)           0.814    32.543    number_of_legal_moves0[13]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306    32.849 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    32.849    CHOSEN_X[31]_i_186_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    33.427 r  CHOSEN_X_reg[31]_i_118/O[2]
                         net (fo=2, routed)           0.689    34.116    number_of_legal_moves0[14]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.301    34.417 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    34.417    CHOSEN_X[31]_i_185_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    34.769 r  CHOSEN_X_reg[31]_i_118/O[3]
                         net (fo=2, routed)           0.189    34.957    number_of_legal_moves0[15]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.307    35.264 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    35.264    CHOSEN_X[31]_i_184_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.640 r  CHOSEN_X_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    35.640    CHOSEN_X_reg[31]_i_118_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.859 r  CHOSEN_X_reg[31]_i_119/O[0]
                         net (fo=2, routed)           1.054    36.914    number_of_legal_moves0[16]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.295    37.209 r  CHOSEN_X[31]_i_191/O
                         net (fo=1, routed)           0.000    37.209    CHOSEN_X[31]_i_191_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    37.636 r  CHOSEN_X_reg[31]_i_119/O[1]
                         net (fo=2, routed)           0.690    38.326    number_of_legal_moves0[17]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306    38.632 r  CHOSEN_X[31]_i_190/O
                         net (fo=1, routed)           0.000    38.632    CHOSEN_X[31]_i_190_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.210 r  CHOSEN_X_reg[31]_i_119/O[2]
                         net (fo=2, routed)           0.688    39.897    number_of_legal_moves0[18]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.301    40.198 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    40.198    CHOSEN_X[31]_i_189_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.550 r  CHOSEN_X_reg[31]_i_119/O[3]
                         net (fo=2, routed)           0.190    40.740    number_of_legal_moves0[19]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.307    41.047 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    41.047    CHOSEN_X[31]_i_188_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.423 r  CHOSEN_X_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    41.423    CHOSEN_X_reg[31]_i_119_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.642 r  CHOSEN_X_reg[31]_i_120/O[0]
                         net (fo=2, routed)           0.183    41.825    number_of_legal_moves0[20]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.295    42.120 r  CHOSEN_X[31]_i_195/O
                         net (fo=1, routed)           0.000    42.120    CHOSEN_X[31]_i_195_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    42.547 r  CHOSEN_X_reg[31]_i_120/O[1]
                         net (fo=2, routed)           0.690    43.237    number_of_legal_moves0[21]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.306    43.543 r  CHOSEN_X[31]_i_194/O
                         net (fo=1, routed)           0.000    43.543    CHOSEN_X[31]_i_194_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.121 r  CHOSEN_X_reg[31]_i_120/O[2]
                         net (fo=2, routed)           0.689    44.810    number_of_legal_moves0[22]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.301    45.111 r  CHOSEN_X[31]_i_193/O
                         net (fo=1, routed)           0.000    45.111    CHOSEN_X[31]_i_193_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.463 r  CHOSEN_X_reg[31]_i_120/O[3]
                         net (fo=2, routed)           0.190    45.653    number_of_legal_moves0[23]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.307    45.960 r  CHOSEN_X[31]_i_192/O
                         net (fo=1, routed)           0.000    45.960    CHOSEN_X[31]_i_192_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.336 r  CHOSEN_X_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.336    CHOSEN_X_reg[31]_i_120_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.555 r  CHOSEN_X_reg[31]_i_75/O[0]
                         net (fo=2, routed)           0.568    47.123    number_of_legal_moves0[24]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.295    47.418 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    47.418    CHOSEN_X[31]_i_143_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    47.845 r  CHOSEN_X_reg[31]_i_75/O[1]
                         net (fo=2, routed)           0.690    48.534    number_of_legal_moves0[25]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.306    48.840 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    48.840    CHOSEN_X[31]_i_142_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    49.418 r  CHOSEN_X_reg[31]_i_75/O[2]
                         net (fo=2, routed)           0.688    50.106    number_of_legal_moves0[26]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.301    50.407 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    50.407    CHOSEN_X[31]_i_141_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.759 r  CHOSEN_X_reg[31]_i_75/O[3]
                         net (fo=2, routed)           0.439    51.198    number_of_legal_moves0[27]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.307    51.505 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    51.505    CHOSEN_X[31]_i_140_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.881 r  CHOSEN_X_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    51.881    CHOSEN_X_reg[31]_i_75_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.100 r  CHOSEN_X_reg[31]_i_71/O[0]
                         net (fo=2, routed)           0.444    52.544    number_of_legal_moves0[28]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.295    52.839 r  CHOSEN_X[31]_i_130/O
                         net (fo=1, routed)           0.000    52.839    CHOSEN_X[31]_i_130_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    53.266 r  CHOSEN_X_reg[31]_i_71/O[1]
                         net (fo=2, routed)           0.690    53.956    number_of_legal_moves0[29]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.306    54.262 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    54.262    CHOSEN_X[31]_i_129_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.840 r  CHOSEN_X_reg[31]_i_71/O[2]
                         net (fo=2, routed)           0.689    55.529    number_of_legal_moves0[30]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.301    55.830 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    55.830    CHOSEN_X[31]_i_128_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    56.182 f  CHOSEN_X_reg[31]_i_71/O[3]
                         net (fo=2, routed)           0.738    56.920    number_of_legal_moves0[31]
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.307    57.227 r  CHOSEN_X[31]_i_31/O
                         net (fo=2, routed)           0.806    58.033    CHOSEN_X[31]_i_31_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.124    58.157 r  CHOSEN_X[31]_i_9/O
                         net (fo=4, routed)           2.454    60.611    CHOSEN_X[31]_i_9_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    60.735 r  CHOSEN_X[31]_i_2/O
                         net (fo=64, routed)          2.360    63.095    CHOSEN_X
    SLICE_X21Y17         FDSE                                         r  CHOSEN_X_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_X_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.095ns  (logic 26.802ns (42.479%)  route 36.293ns (57.521%))
  Logic Levels:           81  (CARRY4=39 FDSE=1 LUT2=32 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X20Y16         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  CHOSEN_Y_reg[1]/Q
                         net (fo=173, routed)         5.982     6.500    vga_display/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.624 f  vga_display/CHOSEN_X[31]_i_309/O
                         net (fo=1, routed)           0.830     7.455    vga_display/CHOSEN_X[31]_i_309_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.579 r  vga_display/CHOSEN_X[31]_i_239/O
                         net (fo=2, routed)           0.763     8.341    vga_display/CHOSEN_X[31]_i_239_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.465 r  vga_display/CHOSEN_X[31]_i_196/O
                         net (fo=2, routed)           1.014     9.480    vga_display/CHOSEN_X[31]_i_196_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.604 r  vga_display/CHOSEN_X[31]_i_121/O
                         net (fo=69, routed)          2.630    12.234    legal_moves[0,0]1361_out
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.150    12.384 f  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.433    12.817    CHOSEN_X[31]_i_126_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    13.143 f  CHOSEN_X[31]_i_70/O
                         net (fo=46, routed)          1.113    14.256    CHOSEN_X[31]_i_70_n_0
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124    14.380 r  CHOSEN_X[31]_i_216/O
                         net (fo=1, routed)           0.000    14.380    CHOSEN_X_reg[31]_i_135_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.632 r  CHOSEN_X_reg[31]_i_72/O[0]
                         net (fo=3, routed)           0.711    15.343    number_of_legal_moves0[0]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.295    15.638 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.676    16.313    CHOSEN_X[31]_i_131_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    16.735 r  CHOSEN_X_reg[31]_i_72/O[1]
                         net (fo=2, routed)           0.690    17.425    number_of_legal_moves0[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.306    17.731 r  CHOSEN_X[31]_i_134/O
                         net (fo=1, routed)           0.000    17.731    CHOSEN_X[31]_i_134_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.309 r  CHOSEN_X_reg[31]_i_72/O[2]
                         net (fo=2, routed)           0.689    18.998    number_of_legal_moves0[2]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.301    19.299 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    19.299    CHOSEN_X[31]_i_133_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.651 r  CHOSEN_X_reg[31]_i_72/O[3]
                         net (fo=2, routed)           0.190    19.841    number_of_legal_moves0[3]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.307    20.148 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    20.148    CHOSEN_X[31]_i_132_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.524 r  CHOSEN_X_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    20.524    CHOSEN_X_reg[31]_i_72_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.743 r  CHOSEN_X_reg[31]_i_77/O[0]
                         net (fo=2, routed)           0.183    20.926    number_of_legal_moves0[4]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.295    21.221 r  CHOSEN_X[31]_i_147/O
                         net (fo=1, routed)           0.000    21.221    CHOSEN_X[31]_i_147_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.648 r  CHOSEN_X_reg[31]_i_77/O[1]
                         net (fo=2, routed)           0.689    22.337    number_of_legal_moves0[5]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.306    22.643 r  CHOSEN_X[31]_i_146/O
                         net (fo=1, routed)           0.000    22.643    CHOSEN_X[31]_i_146_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.221 r  CHOSEN_X_reg[31]_i_77/O[2]
                         net (fo=2, routed)           0.689    23.909    number_of_legal_moves0[6]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.301    24.210 r  CHOSEN_X[31]_i_145/O
                         net (fo=1, routed)           0.000    24.210    CHOSEN_X[31]_i_145_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.562 r  CHOSEN_X_reg[31]_i_77/O[3]
                         net (fo=2, routed)           0.190    24.753    number_of_legal_moves0[7]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.307    25.060 r  CHOSEN_X[31]_i_144/O
                         net (fo=1, routed)           0.000    25.060    CHOSEN_X[31]_i_144_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.436 r  CHOSEN_X_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.436    CHOSEN_X_reg[31]_i_77_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.655 r  CHOSEN_X_reg[31]_i_74/O[0]
                         net (fo=2, routed)           0.182    25.837    number_of_legal_moves0[8]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.295    26.132 r  CHOSEN_X[31]_i_139/O
                         net (fo=1, routed)           0.000    26.132    CHOSEN_X[31]_i_139_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    26.559 r  CHOSEN_X_reg[31]_i_74/O[1]
                         net (fo=2, routed)           0.690    27.249    number_of_legal_moves0[9]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.306    27.555 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    27.555    CHOSEN_X[31]_i_138_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.133 r  CHOSEN_X_reg[31]_i_74/O[2]
                         net (fo=2, routed)           0.688    28.820    number_of_legal_moves0[10]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.301    29.121 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    29.121    CHOSEN_X[31]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.473 r  CHOSEN_X_reg[31]_i_74/O[3]
                         net (fo=2, routed)           0.189    29.662    number_of_legal_moves0[11]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.307    29.969 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    29.969    CHOSEN_X[31]_i_136_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.345 r  CHOSEN_X_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    30.345    CHOSEN_X_reg[31]_i_74_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.564 r  CHOSEN_X_reg[31]_i_118/O[0]
                         net (fo=2, routed)           0.443    31.007    number_of_legal_moves0[12]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.295    31.302 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    31.302    CHOSEN_X[31]_i_187_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.729 r  CHOSEN_X_reg[31]_i_118/O[1]
                         net (fo=2, routed)           0.814    32.543    number_of_legal_moves0[13]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306    32.849 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    32.849    CHOSEN_X[31]_i_186_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    33.427 r  CHOSEN_X_reg[31]_i_118/O[2]
                         net (fo=2, routed)           0.689    34.116    number_of_legal_moves0[14]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.301    34.417 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    34.417    CHOSEN_X[31]_i_185_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    34.769 r  CHOSEN_X_reg[31]_i_118/O[3]
                         net (fo=2, routed)           0.189    34.957    number_of_legal_moves0[15]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.307    35.264 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    35.264    CHOSEN_X[31]_i_184_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.640 r  CHOSEN_X_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    35.640    CHOSEN_X_reg[31]_i_118_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.859 r  CHOSEN_X_reg[31]_i_119/O[0]
                         net (fo=2, routed)           1.054    36.914    number_of_legal_moves0[16]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.295    37.209 r  CHOSEN_X[31]_i_191/O
                         net (fo=1, routed)           0.000    37.209    CHOSEN_X[31]_i_191_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    37.636 r  CHOSEN_X_reg[31]_i_119/O[1]
                         net (fo=2, routed)           0.690    38.326    number_of_legal_moves0[17]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306    38.632 r  CHOSEN_X[31]_i_190/O
                         net (fo=1, routed)           0.000    38.632    CHOSEN_X[31]_i_190_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.210 r  CHOSEN_X_reg[31]_i_119/O[2]
                         net (fo=2, routed)           0.688    39.897    number_of_legal_moves0[18]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.301    40.198 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    40.198    CHOSEN_X[31]_i_189_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.550 r  CHOSEN_X_reg[31]_i_119/O[3]
                         net (fo=2, routed)           0.190    40.740    number_of_legal_moves0[19]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.307    41.047 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    41.047    CHOSEN_X[31]_i_188_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.423 r  CHOSEN_X_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    41.423    CHOSEN_X_reg[31]_i_119_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.642 r  CHOSEN_X_reg[31]_i_120/O[0]
                         net (fo=2, routed)           0.183    41.825    number_of_legal_moves0[20]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.295    42.120 r  CHOSEN_X[31]_i_195/O
                         net (fo=1, routed)           0.000    42.120    CHOSEN_X[31]_i_195_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    42.547 r  CHOSEN_X_reg[31]_i_120/O[1]
                         net (fo=2, routed)           0.690    43.237    number_of_legal_moves0[21]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.306    43.543 r  CHOSEN_X[31]_i_194/O
                         net (fo=1, routed)           0.000    43.543    CHOSEN_X[31]_i_194_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.121 r  CHOSEN_X_reg[31]_i_120/O[2]
                         net (fo=2, routed)           0.689    44.810    number_of_legal_moves0[22]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.301    45.111 r  CHOSEN_X[31]_i_193/O
                         net (fo=1, routed)           0.000    45.111    CHOSEN_X[31]_i_193_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.463 r  CHOSEN_X_reg[31]_i_120/O[3]
                         net (fo=2, routed)           0.190    45.653    number_of_legal_moves0[23]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.307    45.960 r  CHOSEN_X[31]_i_192/O
                         net (fo=1, routed)           0.000    45.960    CHOSEN_X[31]_i_192_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.336 r  CHOSEN_X_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.336    CHOSEN_X_reg[31]_i_120_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.555 r  CHOSEN_X_reg[31]_i_75/O[0]
                         net (fo=2, routed)           0.568    47.123    number_of_legal_moves0[24]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.295    47.418 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    47.418    CHOSEN_X[31]_i_143_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    47.845 r  CHOSEN_X_reg[31]_i_75/O[1]
                         net (fo=2, routed)           0.690    48.534    number_of_legal_moves0[25]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.306    48.840 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    48.840    CHOSEN_X[31]_i_142_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    49.418 r  CHOSEN_X_reg[31]_i_75/O[2]
                         net (fo=2, routed)           0.688    50.106    number_of_legal_moves0[26]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.301    50.407 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    50.407    CHOSEN_X[31]_i_141_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.759 r  CHOSEN_X_reg[31]_i_75/O[3]
                         net (fo=2, routed)           0.439    51.198    number_of_legal_moves0[27]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.307    51.505 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    51.505    CHOSEN_X[31]_i_140_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.881 r  CHOSEN_X_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    51.881    CHOSEN_X_reg[31]_i_75_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.100 r  CHOSEN_X_reg[31]_i_71/O[0]
                         net (fo=2, routed)           0.444    52.544    number_of_legal_moves0[28]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.295    52.839 r  CHOSEN_X[31]_i_130/O
                         net (fo=1, routed)           0.000    52.839    CHOSEN_X[31]_i_130_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    53.266 r  CHOSEN_X_reg[31]_i_71/O[1]
                         net (fo=2, routed)           0.690    53.956    number_of_legal_moves0[29]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.306    54.262 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    54.262    CHOSEN_X[31]_i_129_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.840 r  CHOSEN_X_reg[31]_i_71/O[2]
                         net (fo=2, routed)           0.689    55.529    number_of_legal_moves0[30]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.301    55.830 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    55.830    CHOSEN_X[31]_i_128_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    56.182 f  CHOSEN_X_reg[31]_i_71/O[3]
                         net (fo=2, routed)           0.738    56.920    number_of_legal_moves0[31]
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.307    57.227 r  CHOSEN_X[31]_i_31/O
                         net (fo=2, routed)           0.806    58.033    CHOSEN_X[31]_i_31_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.124    58.157 r  CHOSEN_X[31]_i_9/O
                         net (fo=4, routed)           2.454    60.611    CHOSEN_X[31]_i_9_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    60.735 r  CHOSEN_X[31]_i_2/O
                         net (fo=64, routed)          2.360    63.095    CHOSEN_X
    SLICE_X21Y17         FDSE                                         r  CHOSEN_X_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_X_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.095ns  (logic 26.802ns (42.479%)  route 36.293ns (57.521%))
  Logic Levels:           81  (CARRY4=39 FDSE=1 LUT2=32 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X20Y16         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  CHOSEN_Y_reg[1]/Q
                         net (fo=173, routed)         5.982     6.500    vga_display/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.624 f  vga_display/CHOSEN_X[31]_i_309/O
                         net (fo=1, routed)           0.830     7.455    vga_display/CHOSEN_X[31]_i_309_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.579 r  vga_display/CHOSEN_X[31]_i_239/O
                         net (fo=2, routed)           0.763     8.341    vga_display/CHOSEN_X[31]_i_239_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.465 r  vga_display/CHOSEN_X[31]_i_196/O
                         net (fo=2, routed)           1.014     9.480    vga_display/CHOSEN_X[31]_i_196_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.604 r  vga_display/CHOSEN_X[31]_i_121/O
                         net (fo=69, routed)          2.630    12.234    legal_moves[0,0]1361_out
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.150    12.384 f  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.433    12.817    CHOSEN_X[31]_i_126_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    13.143 f  CHOSEN_X[31]_i_70/O
                         net (fo=46, routed)          1.113    14.256    CHOSEN_X[31]_i_70_n_0
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124    14.380 r  CHOSEN_X[31]_i_216/O
                         net (fo=1, routed)           0.000    14.380    CHOSEN_X_reg[31]_i_135_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.632 r  CHOSEN_X_reg[31]_i_72/O[0]
                         net (fo=3, routed)           0.711    15.343    number_of_legal_moves0[0]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.295    15.638 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.676    16.313    CHOSEN_X[31]_i_131_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    16.735 r  CHOSEN_X_reg[31]_i_72/O[1]
                         net (fo=2, routed)           0.690    17.425    number_of_legal_moves0[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.306    17.731 r  CHOSEN_X[31]_i_134/O
                         net (fo=1, routed)           0.000    17.731    CHOSEN_X[31]_i_134_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.309 r  CHOSEN_X_reg[31]_i_72/O[2]
                         net (fo=2, routed)           0.689    18.998    number_of_legal_moves0[2]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.301    19.299 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    19.299    CHOSEN_X[31]_i_133_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.651 r  CHOSEN_X_reg[31]_i_72/O[3]
                         net (fo=2, routed)           0.190    19.841    number_of_legal_moves0[3]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.307    20.148 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    20.148    CHOSEN_X[31]_i_132_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.524 r  CHOSEN_X_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    20.524    CHOSEN_X_reg[31]_i_72_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.743 r  CHOSEN_X_reg[31]_i_77/O[0]
                         net (fo=2, routed)           0.183    20.926    number_of_legal_moves0[4]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.295    21.221 r  CHOSEN_X[31]_i_147/O
                         net (fo=1, routed)           0.000    21.221    CHOSEN_X[31]_i_147_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.648 r  CHOSEN_X_reg[31]_i_77/O[1]
                         net (fo=2, routed)           0.689    22.337    number_of_legal_moves0[5]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.306    22.643 r  CHOSEN_X[31]_i_146/O
                         net (fo=1, routed)           0.000    22.643    CHOSEN_X[31]_i_146_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.221 r  CHOSEN_X_reg[31]_i_77/O[2]
                         net (fo=2, routed)           0.689    23.909    number_of_legal_moves0[6]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.301    24.210 r  CHOSEN_X[31]_i_145/O
                         net (fo=1, routed)           0.000    24.210    CHOSEN_X[31]_i_145_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.562 r  CHOSEN_X_reg[31]_i_77/O[3]
                         net (fo=2, routed)           0.190    24.753    number_of_legal_moves0[7]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.307    25.060 r  CHOSEN_X[31]_i_144/O
                         net (fo=1, routed)           0.000    25.060    CHOSEN_X[31]_i_144_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.436 r  CHOSEN_X_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.436    CHOSEN_X_reg[31]_i_77_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.655 r  CHOSEN_X_reg[31]_i_74/O[0]
                         net (fo=2, routed)           0.182    25.837    number_of_legal_moves0[8]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.295    26.132 r  CHOSEN_X[31]_i_139/O
                         net (fo=1, routed)           0.000    26.132    CHOSEN_X[31]_i_139_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    26.559 r  CHOSEN_X_reg[31]_i_74/O[1]
                         net (fo=2, routed)           0.690    27.249    number_of_legal_moves0[9]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.306    27.555 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    27.555    CHOSEN_X[31]_i_138_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.133 r  CHOSEN_X_reg[31]_i_74/O[2]
                         net (fo=2, routed)           0.688    28.820    number_of_legal_moves0[10]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.301    29.121 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    29.121    CHOSEN_X[31]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.473 r  CHOSEN_X_reg[31]_i_74/O[3]
                         net (fo=2, routed)           0.189    29.662    number_of_legal_moves0[11]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.307    29.969 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    29.969    CHOSEN_X[31]_i_136_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.345 r  CHOSEN_X_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    30.345    CHOSEN_X_reg[31]_i_74_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.564 r  CHOSEN_X_reg[31]_i_118/O[0]
                         net (fo=2, routed)           0.443    31.007    number_of_legal_moves0[12]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.295    31.302 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    31.302    CHOSEN_X[31]_i_187_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.729 r  CHOSEN_X_reg[31]_i_118/O[1]
                         net (fo=2, routed)           0.814    32.543    number_of_legal_moves0[13]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306    32.849 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    32.849    CHOSEN_X[31]_i_186_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    33.427 r  CHOSEN_X_reg[31]_i_118/O[2]
                         net (fo=2, routed)           0.689    34.116    number_of_legal_moves0[14]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.301    34.417 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    34.417    CHOSEN_X[31]_i_185_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    34.769 r  CHOSEN_X_reg[31]_i_118/O[3]
                         net (fo=2, routed)           0.189    34.957    number_of_legal_moves0[15]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.307    35.264 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    35.264    CHOSEN_X[31]_i_184_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.640 r  CHOSEN_X_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    35.640    CHOSEN_X_reg[31]_i_118_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.859 r  CHOSEN_X_reg[31]_i_119/O[0]
                         net (fo=2, routed)           1.054    36.914    number_of_legal_moves0[16]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.295    37.209 r  CHOSEN_X[31]_i_191/O
                         net (fo=1, routed)           0.000    37.209    CHOSEN_X[31]_i_191_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    37.636 r  CHOSEN_X_reg[31]_i_119/O[1]
                         net (fo=2, routed)           0.690    38.326    number_of_legal_moves0[17]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306    38.632 r  CHOSEN_X[31]_i_190/O
                         net (fo=1, routed)           0.000    38.632    CHOSEN_X[31]_i_190_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.210 r  CHOSEN_X_reg[31]_i_119/O[2]
                         net (fo=2, routed)           0.688    39.897    number_of_legal_moves0[18]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.301    40.198 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    40.198    CHOSEN_X[31]_i_189_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.550 r  CHOSEN_X_reg[31]_i_119/O[3]
                         net (fo=2, routed)           0.190    40.740    number_of_legal_moves0[19]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.307    41.047 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    41.047    CHOSEN_X[31]_i_188_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.423 r  CHOSEN_X_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    41.423    CHOSEN_X_reg[31]_i_119_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.642 r  CHOSEN_X_reg[31]_i_120/O[0]
                         net (fo=2, routed)           0.183    41.825    number_of_legal_moves0[20]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.295    42.120 r  CHOSEN_X[31]_i_195/O
                         net (fo=1, routed)           0.000    42.120    CHOSEN_X[31]_i_195_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    42.547 r  CHOSEN_X_reg[31]_i_120/O[1]
                         net (fo=2, routed)           0.690    43.237    number_of_legal_moves0[21]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.306    43.543 r  CHOSEN_X[31]_i_194/O
                         net (fo=1, routed)           0.000    43.543    CHOSEN_X[31]_i_194_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.121 r  CHOSEN_X_reg[31]_i_120/O[2]
                         net (fo=2, routed)           0.689    44.810    number_of_legal_moves0[22]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.301    45.111 r  CHOSEN_X[31]_i_193/O
                         net (fo=1, routed)           0.000    45.111    CHOSEN_X[31]_i_193_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.463 r  CHOSEN_X_reg[31]_i_120/O[3]
                         net (fo=2, routed)           0.190    45.653    number_of_legal_moves0[23]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.307    45.960 r  CHOSEN_X[31]_i_192/O
                         net (fo=1, routed)           0.000    45.960    CHOSEN_X[31]_i_192_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.336 r  CHOSEN_X_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.336    CHOSEN_X_reg[31]_i_120_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.555 r  CHOSEN_X_reg[31]_i_75/O[0]
                         net (fo=2, routed)           0.568    47.123    number_of_legal_moves0[24]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.295    47.418 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    47.418    CHOSEN_X[31]_i_143_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    47.845 r  CHOSEN_X_reg[31]_i_75/O[1]
                         net (fo=2, routed)           0.690    48.534    number_of_legal_moves0[25]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.306    48.840 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    48.840    CHOSEN_X[31]_i_142_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    49.418 r  CHOSEN_X_reg[31]_i_75/O[2]
                         net (fo=2, routed)           0.688    50.106    number_of_legal_moves0[26]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.301    50.407 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    50.407    CHOSEN_X[31]_i_141_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.759 r  CHOSEN_X_reg[31]_i_75/O[3]
                         net (fo=2, routed)           0.439    51.198    number_of_legal_moves0[27]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.307    51.505 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    51.505    CHOSEN_X[31]_i_140_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.881 r  CHOSEN_X_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    51.881    CHOSEN_X_reg[31]_i_75_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.100 r  CHOSEN_X_reg[31]_i_71/O[0]
                         net (fo=2, routed)           0.444    52.544    number_of_legal_moves0[28]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.295    52.839 r  CHOSEN_X[31]_i_130/O
                         net (fo=1, routed)           0.000    52.839    CHOSEN_X[31]_i_130_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    53.266 r  CHOSEN_X_reg[31]_i_71/O[1]
                         net (fo=2, routed)           0.690    53.956    number_of_legal_moves0[29]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.306    54.262 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    54.262    CHOSEN_X[31]_i_129_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.840 r  CHOSEN_X_reg[31]_i_71/O[2]
                         net (fo=2, routed)           0.689    55.529    number_of_legal_moves0[30]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.301    55.830 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    55.830    CHOSEN_X[31]_i_128_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    56.182 f  CHOSEN_X_reg[31]_i_71/O[3]
                         net (fo=2, routed)           0.738    56.920    number_of_legal_moves0[31]
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.307    57.227 r  CHOSEN_X[31]_i_31/O
                         net (fo=2, routed)           0.806    58.033    CHOSEN_X[31]_i_31_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.124    58.157 r  CHOSEN_X[31]_i_9/O
                         net (fo=4, routed)           2.454    60.611    CHOSEN_X[31]_i_9_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    60.735 r  CHOSEN_X[31]_i_2/O
                         net (fo=64, routed)          2.360    63.095    CHOSEN_X
    SLICE_X21Y17         FDSE                                         r  CHOSEN_X_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.959ns  (logic 26.802ns (42.570%)  route 36.157ns (57.430%))
  Logic Levels:           81  (CARRY4=39 FDSE=1 LUT2=32 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X20Y16         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  CHOSEN_Y_reg[1]/Q
                         net (fo=173, routed)         5.982     6.500    vga_display/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.624 f  vga_display/CHOSEN_X[31]_i_309/O
                         net (fo=1, routed)           0.830     7.455    vga_display/CHOSEN_X[31]_i_309_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.579 r  vga_display/CHOSEN_X[31]_i_239/O
                         net (fo=2, routed)           0.763     8.341    vga_display/CHOSEN_X[31]_i_239_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.465 r  vga_display/CHOSEN_X[31]_i_196/O
                         net (fo=2, routed)           1.014     9.480    vga_display/CHOSEN_X[31]_i_196_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.604 r  vga_display/CHOSEN_X[31]_i_121/O
                         net (fo=69, routed)          2.630    12.234    legal_moves[0,0]1361_out
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.150    12.384 f  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.433    12.817    CHOSEN_X[31]_i_126_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    13.143 f  CHOSEN_X[31]_i_70/O
                         net (fo=46, routed)          1.113    14.256    CHOSEN_X[31]_i_70_n_0
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124    14.380 r  CHOSEN_X[31]_i_216/O
                         net (fo=1, routed)           0.000    14.380    CHOSEN_X_reg[31]_i_135_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.632 r  CHOSEN_X_reg[31]_i_72/O[0]
                         net (fo=3, routed)           0.711    15.343    number_of_legal_moves0[0]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.295    15.638 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.676    16.313    CHOSEN_X[31]_i_131_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    16.735 r  CHOSEN_X_reg[31]_i_72/O[1]
                         net (fo=2, routed)           0.690    17.425    number_of_legal_moves0[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.306    17.731 r  CHOSEN_X[31]_i_134/O
                         net (fo=1, routed)           0.000    17.731    CHOSEN_X[31]_i_134_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.309 r  CHOSEN_X_reg[31]_i_72/O[2]
                         net (fo=2, routed)           0.689    18.998    number_of_legal_moves0[2]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.301    19.299 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    19.299    CHOSEN_X[31]_i_133_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.651 r  CHOSEN_X_reg[31]_i_72/O[3]
                         net (fo=2, routed)           0.190    19.841    number_of_legal_moves0[3]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.307    20.148 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    20.148    CHOSEN_X[31]_i_132_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.524 r  CHOSEN_X_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    20.524    CHOSEN_X_reg[31]_i_72_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.743 r  CHOSEN_X_reg[31]_i_77/O[0]
                         net (fo=2, routed)           0.183    20.926    number_of_legal_moves0[4]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.295    21.221 r  CHOSEN_X[31]_i_147/O
                         net (fo=1, routed)           0.000    21.221    CHOSEN_X[31]_i_147_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.648 r  CHOSEN_X_reg[31]_i_77/O[1]
                         net (fo=2, routed)           0.689    22.337    number_of_legal_moves0[5]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.306    22.643 r  CHOSEN_X[31]_i_146/O
                         net (fo=1, routed)           0.000    22.643    CHOSEN_X[31]_i_146_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.221 r  CHOSEN_X_reg[31]_i_77/O[2]
                         net (fo=2, routed)           0.689    23.909    number_of_legal_moves0[6]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.301    24.210 r  CHOSEN_X[31]_i_145/O
                         net (fo=1, routed)           0.000    24.210    CHOSEN_X[31]_i_145_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.562 r  CHOSEN_X_reg[31]_i_77/O[3]
                         net (fo=2, routed)           0.190    24.753    number_of_legal_moves0[7]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.307    25.060 r  CHOSEN_X[31]_i_144/O
                         net (fo=1, routed)           0.000    25.060    CHOSEN_X[31]_i_144_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.436 r  CHOSEN_X_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.436    CHOSEN_X_reg[31]_i_77_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.655 r  CHOSEN_X_reg[31]_i_74/O[0]
                         net (fo=2, routed)           0.182    25.837    number_of_legal_moves0[8]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.295    26.132 r  CHOSEN_X[31]_i_139/O
                         net (fo=1, routed)           0.000    26.132    CHOSEN_X[31]_i_139_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    26.559 r  CHOSEN_X_reg[31]_i_74/O[1]
                         net (fo=2, routed)           0.690    27.249    number_of_legal_moves0[9]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.306    27.555 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    27.555    CHOSEN_X[31]_i_138_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.133 r  CHOSEN_X_reg[31]_i_74/O[2]
                         net (fo=2, routed)           0.688    28.820    number_of_legal_moves0[10]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.301    29.121 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    29.121    CHOSEN_X[31]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.473 r  CHOSEN_X_reg[31]_i_74/O[3]
                         net (fo=2, routed)           0.189    29.662    number_of_legal_moves0[11]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.307    29.969 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    29.969    CHOSEN_X[31]_i_136_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.345 r  CHOSEN_X_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    30.345    CHOSEN_X_reg[31]_i_74_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.564 r  CHOSEN_X_reg[31]_i_118/O[0]
                         net (fo=2, routed)           0.443    31.007    number_of_legal_moves0[12]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.295    31.302 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    31.302    CHOSEN_X[31]_i_187_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.729 r  CHOSEN_X_reg[31]_i_118/O[1]
                         net (fo=2, routed)           0.814    32.543    number_of_legal_moves0[13]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306    32.849 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    32.849    CHOSEN_X[31]_i_186_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    33.427 r  CHOSEN_X_reg[31]_i_118/O[2]
                         net (fo=2, routed)           0.689    34.116    number_of_legal_moves0[14]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.301    34.417 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    34.417    CHOSEN_X[31]_i_185_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    34.769 r  CHOSEN_X_reg[31]_i_118/O[3]
                         net (fo=2, routed)           0.189    34.957    number_of_legal_moves0[15]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.307    35.264 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    35.264    CHOSEN_X[31]_i_184_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.640 r  CHOSEN_X_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    35.640    CHOSEN_X_reg[31]_i_118_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.859 r  CHOSEN_X_reg[31]_i_119/O[0]
                         net (fo=2, routed)           1.054    36.914    number_of_legal_moves0[16]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.295    37.209 r  CHOSEN_X[31]_i_191/O
                         net (fo=1, routed)           0.000    37.209    CHOSEN_X[31]_i_191_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    37.636 r  CHOSEN_X_reg[31]_i_119/O[1]
                         net (fo=2, routed)           0.690    38.326    number_of_legal_moves0[17]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306    38.632 r  CHOSEN_X[31]_i_190/O
                         net (fo=1, routed)           0.000    38.632    CHOSEN_X[31]_i_190_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.210 r  CHOSEN_X_reg[31]_i_119/O[2]
                         net (fo=2, routed)           0.688    39.897    number_of_legal_moves0[18]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.301    40.198 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    40.198    CHOSEN_X[31]_i_189_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.550 r  CHOSEN_X_reg[31]_i_119/O[3]
                         net (fo=2, routed)           0.190    40.740    number_of_legal_moves0[19]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.307    41.047 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    41.047    CHOSEN_X[31]_i_188_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.423 r  CHOSEN_X_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    41.423    CHOSEN_X_reg[31]_i_119_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.642 r  CHOSEN_X_reg[31]_i_120/O[0]
                         net (fo=2, routed)           0.183    41.825    number_of_legal_moves0[20]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.295    42.120 r  CHOSEN_X[31]_i_195/O
                         net (fo=1, routed)           0.000    42.120    CHOSEN_X[31]_i_195_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    42.547 r  CHOSEN_X_reg[31]_i_120/O[1]
                         net (fo=2, routed)           0.690    43.237    number_of_legal_moves0[21]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.306    43.543 r  CHOSEN_X[31]_i_194/O
                         net (fo=1, routed)           0.000    43.543    CHOSEN_X[31]_i_194_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.121 r  CHOSEN_X_reg[31]_i_120/O[2]
                         net (fo=2, routed)           0.689    44.810    number_of_legal_moves0[22]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.301    45.111 r  CHOSEN_X[31]_i_193/O
                         net (fo=1, routed)           0.000    45.111    CHOSEN_X[31]_i_193_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.463 r  CHOSEN_X_reg[31]_i_120/O[3]
                         net (fo=2, routed)           0.190    45.653    number_of_legal_moves0[23]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.307    45.960 r  CHOSEN_X[31]_i_192/O
                         net (fo=1, routed)           0.000    45.960    CHOSEN_X[31]_i_192_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.336 r  CHOSEN_X_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.336    CHOSEN_X_reg[31]_i_120_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.555 r  CHOSEN_X_reg[31]_i_75/O[0]
                         net (fo=2, routed)           0.568    47.123    number_of_legal_moves0[24]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.295    47.418 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    47.418    CHOSEN_X[31]_i_143_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    47.845 r  CHOSEN_X_reg[31]_i_75/O[1]
                         net (fo=2, routed)           0.690    48.534    number_of_legal_moves0[25]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.306    48.840 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    48.840    CHOSEN_X[31]_i_142_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    49.418 r  CHOSEN_X_reg[31]_i_75/O[2]
                         net (fo=2, routed)           0.688    50.106    number_of_legal_moves0[26]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.301    50.407 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    50.407    CHOSEN_X[31]_i_141_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.759 r  CHOSEN_X_reg[31]_i_75/O[3]
                         net (fo=2, routed)           0.439    51.198    number_of_legal_moves0[27]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.307    51.505 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    51.505    CHOSEN_X[31]_i_140_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.881 r  CHOSEN_X_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    51.881    CHOSEN_X_reg[31]_i_75_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.100 r  CHOSEN_X_reg[31]_i_71/O[0]
                         net (fo=2, routed)           0.444    52.544    number_of_legal_moves0[28]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.295    52.839 r  CHOSEN_X[31]_i_130/O
                         net (fo=1, routed)           0.000    52.839    CHOSEN_X[31]_i_130_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    53.266 r  CHOSEN_X_reg[31]_i_71/O[1]
                         net (fo=2, routed)           0.690    53.956    number_of_legal_moves0[29]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.306    54.262 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    54.262    CHOSEN_X[31]_i_129_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.840 r  CHOSEN_X_reg[31]_i_71/O[2]
                         net (fo=2, routed)           0.689    55.529    number_of_legal_moves0[30]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.301    55.830 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    55.830    CHOSEN_X[31]_i_128_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    56.182 f  CHOSEN_X_reg[31]_i_71/O[3]
                         net (fo=2, routed)           0.738    56.920    number_of_legal_moves0[31]
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.307    57.227 r  CHOSEN_X[31]_i_31/O
                         net (fo=2, routed)           0.806    58.033    CHOSEN_X[31]_i_31_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.124    58.157 r  CHOSEN_X[31]_i_9/O
                         net (fo=4, routed)           2.454    60.611    CHOSEN_X[31]_i_9_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    60.735 r  CHOSEN_X[31]_i_2/O
                         net (fo=64, routed)          2.225    62.959    CHOSEN_X
    SLICE_X19Y18         FDSE                                         r  CHOSEN_Y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.920ns  (logic 26.802ns (42.597%)  route 36.118ns (57.403%))
  Logic Levels:           81  (CARRY4=39 FDSE=1 LUT2=32 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X20Y16         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  CHOSEN_Y_reg[1]/Q
                         net (fo=173, routed)         5.982     6.500    vga_display/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.624 f  vga_display/CHOSEN_X[31]_i_309/O
                         net (fo=1, routed)           0.830     7.455    vga_display/CHOSEN_X[31]_i_309_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.579 r  vga_display/CHOSEN_X[31]_i_239/O
                         net (fo=2, routed)           0.763     8.341    vga_display/CHOSEN_X[31]_i_239_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.465 r  vga_display/CHOSEN_X[31]_i_196/O
                         net (fo=2, routed)           1.014     9.480    vga_display/CHOSEN_X[31]_i_196_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.604 r  vga_display/CHOSEN_X[31]_i_121/O
                         net (fo=69, routed)          2.630    12.234    legal_moves[0,0]1361_out
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.150    12.384 f  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.433    12.817    CHOSEN_X[31]_i_126_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    13.143 f  CHOSEN_X[31]_i_70/O
                         net (fo=46, routed)          1.113    14.256    CHOSEN_X[31]_i_70_n_0
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124    14.380 r  CHOSEN_X[31]_i_216/O
                         net (fo=1, routed)           0.000    14.380    CHOSEN_X_reg[31]_i_135_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.632 r  CHOSEN_X_reg[31]_i_72/O[0]
                         net (fo=3, routed)           0.711    15.343    number_of_legal_moves0[0]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.295    15.638 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.676    16.313    CHOSEN_X[31]_i_131_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    16.735 r  CHOSEN_X_reg[31]_i_72/O[1]
                         net (fo=2, routed)           0.690    17.425    number_of_legal_moves0[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.306    17.731 r  CHOSEN_X[31]_i_134/O
                         net (fo=1, routed)           0.000    17.731    CHOSEN_X[31]_i_134_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.309 r  CHOSEN_X_reg[31]_i_72/O[2]
                         net (fo=2, routed)           0.689    18.998    number_of_legal_moves0[2]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.301    19.299 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    19.299    CHOSEN_X[31]_i_133_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.651 r  CHOSEN_X_reg[31]_i_72/O[3]
                         net (fo=2, routed)           0.190    19.841    number_of_legal_moves0[3]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.307    20.148 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    20.148    CHOSEN_X[31]_i_132_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.524 r  CHOSEN_X_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    20.524    CHOSEN_X_reg[31]_i_72_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.743 r  CHOSEN_X_reg[31]_i_77/O[0]
                         net (fo=2, routed)           0.183    20.926    number_of_legal_moves0[4]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.295    21.221 r  CHOSEN_X[31]_i_147/O
                         net (fo=1, routed)           0.000    21.221    CHOSEN_X[31]_i_147_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.648 r  CHOSEN_X_reg[31]_i_77/O[1]
                         net (fo=2, routed)           0.689    22.337    number_of_legal_moves0[5]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.306    22.643 r  CHOSEN_X[31]_i_146/O
                         net (fo=1, routed)           0.000    22.643    CHOSEN_X[31]_i_146_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.221 r  CHOSEN_X_reg[31]_i_77/O[2]
                         net (fo=2, routed)           0.689    23.909    number_of_legal_moves0[6]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.301    24.210 r  CHOSEN_X[31]_i_145/O
                         net (fo=1, routed)           0.000    24.210    CHOSEN_X[31]_i_145_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.562 r  CHOSEN_X_reg[31]_i_77/O[3]
                         net (fo=2, routed)           0.190    24.753    number_of_legal_moves0[7]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.307    25.060 r  CHOSEN_X[31]_i_144/O
                         net (fo=1, routed)           0.000    25.060    CHOSEN_X[31]_i_144_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.436 r  CHOSEN_X_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.436    CHOSEN_X_reg[31]_i_77_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.655 r  CHOSEN_X_reg[31]_i_74/O[0]
                         net (fo=2, routed)           0.182    25.837    number_of_legal_moves0[8]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.295    26.132 r  CHOSEN_X[31]_i_139/O
                         net (fo=1, routed)           0.000    26.132    CHOSEN_X[31]_i_139_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    26.559 r  CHOSEN_X_reg[31]_i_74/O[1]
                         net (fo=2, routed)           0.690    27.249    number_of_legal_moves0[9]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.306    27.555 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    27.555    CHOSEN_X[31]_i_138_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.133 r  CHOSEN_X_reg[31]_i_74/O[2]
                         net (fo=2, routed)           0.688    28.820    number_of_legal_moves0[10]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.301    29.121 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    29.121    CHOSEN_X[31]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.473 r  CHOSEN_X_reg[31]_i_74/O[3]
                         net (fo=2, routed)           0.189    29.662    number_of_legal_moves0[11]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.307    29.969 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    29.969    CHOSEN_X[31]_i_136_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.345 r  CHOSEN_X_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    30.345    CHOSEN_X_reg[31]_i_74_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.564 r  CHOSEN_X_reg[31]_i_118/O[0]
                         net (fo=2, routed)           0.443    31.007    number_of_legal_moves0[12]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.295    31.302 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    31.302    CHOSEN_X[31]_i_187_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.729 r  CHOSEN_X_reg[31]_i_118/O[1]
                         net (fo=2, routed)           0.814    32.543    number_of_legal_moves0[13]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306    32.849 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    32.849    CHOSEN_X[31]_i_186_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    33.427 r  CHOSEN_X_reg[31]_i_118/O[2]
                         net (fo=2, routed)           0.689    34.116    number_of_legal_moves0[14]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.301    34.417 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    34.417    CHOSEN_X[31]_i_185_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    34.769 r  CHOSEN_X_reg[31]_i_118/O[3]
                         net (fo=2, routed)           0.189    34.957    number_of_legal_moves0[15]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.307    35.264 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    35.264    CHOSEN_X[31]_i_184_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.640 r  CHOSEN_X_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    35.640    CHOSEN_X_reg[31]_i_118_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.859 r  CHOSEN_X_reg[31]_i_119/O[0]
                         net (fo=2, routed)           1.054    36.914    number_of_legal_moves0[16]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.295    37.209 r  CHOSEN_X[31]_i_191/O
                         net (fo=1, routed)           0.000    37.209    CHOSEN_X[31]_i_191_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    37.636 r  CHOSEN_X_reg[31]_i_119/O[1]
                         net (fo=2, routed)           0.690    38.326    number_of_legal_moves0[17]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306    38.632 r  CHOSEN_X[31]_i_190/O
                         net (fo=1, routed)           0.000    38.632    CHOSEN_X[31]_i_190_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.210 r  CHOSEN_X_reg[31]_i_119/O[2]
                         net (fo=2, routed)           0.688    39.897    number_of_legal_moves0[18]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.301    40.198 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    40.198    CHOSEN_X[31]_i_189_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.550 r  CHOSEN_X_reg[31]_i_119/O[3]
                         net (fo=2, routed)           0.190    40.740    number_of_legal_moves0[19]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.307    41.047 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    41.047    CHOSEN_X[31]_i_188_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.423 r  CHOSEN_X_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    41.423    CHOSEN_X_reg[31]_i_119_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.642 r  CHOSEN_X_reg[31]_i_120/O[0]
                         net (fo=2, routed)           0.183    41.825    number_of_legal_moves0[20]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.295    42.120 r  CHOSEN_X[31]_i_195/O
                         net (fo=1, routed)           0.000    42.120    CHOSEN_X[31]_i_195_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    42.547 r  CHOSEN_X_reg[31]_i_120/O[1]
                         net (fo=2, routed)           0.690    43.237    number_of_legal_moves0[21]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.306    43.543 r  CHOSEN_X[31]_i_194/O
                         net (fo=1, routed)           0.000    43.543    CHOSEN_X[31]_i_194_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.121 r  CHOSEN_X_reg[31]_i_120/O[2]
                         net (fo=2, routed)           0.689    44.810    number_of_legal_moves0[22]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.301    45.111 r  CHOSEN_X[31]_i_193/O
                         net (fo=1, routed)           0.000    45.111    CHOSEN_X[31]_i_193_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.463 r  CHOSEN_X_reg[31]_i_120/O[3]
                         net (fo=2, routed)           0.190    45.653    number_of_legal_moves0[23]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.307    45.960 r  CHOSEN_X[31]_i_192/O
                         net (fo=1, routed)           0.000    45.960    CHOSEN_X[31]_i_192_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.336 r  CHOSEN_X_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.336    CHOSEN_X_reg[31]_i_120_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.555 r  CHOSEN_X_reg[31]_i_75/O[0]
                         net (fo=2, routed)           0.568    47.123    number_of_legal_moves0[24]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.295    47.418 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    47.418    CHOSEN_X[31]_i_143_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    47.845 r  CHOSEN_X_reg[31]_i_75/O[1]
                         net (fo=2, routed)           0.690    48.534    number_of_legal_moves0[25]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.306    48.840 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    48.840    CHOSEN_X[31]_i_142_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    49.418 r  CHOSEN_X_reg[31]_i_75/O[2]
                         net (fo=2, routed)           0.688    50.106    number_of_legal_moves0[26]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.301    50.407 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    50.407    CHOSEN_X[31]_i_141_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.759 r  CHOSEN_X_reg[31]_i_75/O[3]
                         net (fo=2, routed)           0.439    51.198    number_of_legal_moves0[27]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.307    51.505 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    51.505    CHOSEN_X[31]_i_140_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.881 r  CHOSEN_X_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    51.881    CHOSEN_X_reg[31]_i_75_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.100 r  CHOSEN_X_reg[31]_i_71/O[0]
                         net (fo=2, routed)           0.444    52.544    number_of_legal_moves0[28]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.295    52.839 r  CHOSEN_X[31]_i_130/O
                         net (fo=1, routed)           0.000    52.839    CHOSEN_X[31]_i_130_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    53.266 r  CHOSEN_X_reg[31]_i_71/O[1]
                         net (fo=2, routed)           0.690    53.956    number_of_legal_moves0[29]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.306    54.262 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    54.262    CHOSEN_X[31]_i_129_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.840 r  CHOSEN_X_reg[31]_i_71/O[2]
                         net (fo=2, routed)           0.689    55.529    number_of_legal_moves0[30]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.301    55.830 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    55.830    CHOSEN_X[31]_i_128_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    56.182 f  CHOSEN_X_reg[31]_i_71/O[3]
                         net (fo=2, routed)           0.738    56.920    number_of_legal_moves0[31]
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.307    57.227 r  CHOSEN_X[31]_i_31/O
                         net (fo=2, routed)           0.806    58.033    CHOSEN_X[31]_i_31_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.124    58.157 r  CHOSEN_X[31]_i_9/O
                         net (fo=4, routed)           2.454    60.611    CHOSEN_X[31]_i_9_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    60.735 r  CHOSEN_X[31]_i_2/O
                         net (fo=64, routed)          2.186    62.920    CHOSEN_X
    SLICE_X14Y14         FDSE                                         r  CHOSEN_Y_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CHOSEN_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            CHOSEN_Y_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.920ns  (logic 26.802ns (42.597%)  route 36.118ns (57.403%))
  Logic Levels:           81  (CARRY4=39 FDSE=1 LUT2=32 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDSE                         0.000     0.000 r  CHOSEN_Y_reg[1]/C
    SLICE_X20Y16         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  CHOSEN_Y_reg[1]/Q
                         net (fo=173, routed)         5.982     6.500    vga_display/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.624 f  vga_display/CHOSEN_X[31]_i_309/O
                         net (fo=1, routed)           0.830     7.455    vga_display/CHOSEN_X[31]_i_309_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.579 r  vga_display/CHOSEN_X[31]_i_239/O
                         net (fo=2, routed)           0.763     8.341    vga_display/CHOSEN_X[31]_i_239_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.465 r  vga_display/CHOSEN_X[31]_i_196/O
                         net (fo=2, routed)           1.014     9.480    vga_display/CHOSEN_X[31]_i_196_n_0
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.604 r  vga_display/CHOSEN_X[31]_i_121/O
                         net (fo=69, routed)          2.630    12.234    legal_moves[0,0]1361_out
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.150    12.384 f  CHOSEN_X[31]_i_126/O
                         net (fo=1, routed)           0.433    12.817    CHOSEN_X[31]_i_126_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.326    13.143 f  CHOSEN_X[31]_i_70/O
                         net (fo=46, routed)          1.113    14.256    CHOSEN_X[31]_i_70_n_0
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.124    14.380 r  CHOSEN_X[31]_i_216/O
                         net (fo=1, routed)           0.000    14.380    CHOSEN_X_reg[31]_i_135_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.632 r  CHOSEN_X_reg[31]_i_72/O[0]
                         net (fo=3, routed)           0.711    15.343    number_of_legal_moves0[0]
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.295    15.638 r  CHOSEN_X[31]_i_131/O
                         net (fo=1, routed)           0.676    16.313    CHOSEN_X[31]_i_131_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    16.735 r  CHOSEN_X_reg[31]_i_72/O[1]
                         net (fo=2, routed)           0.690    17.425    number_of_legal_moves0[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.306    17.731 r  CHOSEN_X[31]_i_134/O
                         net (fo=1, routed)           0.000    17.731    CHOSEN_X[31]_i_134_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.309 r  CHOSEN_X_reg[31]_i_72/O[2]
                         net (fo=2, routed)           0.689    18.998    number_of_legal_moves0[2]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.301    19.299 r  CHOSEN_X[31]_i_133/O
                         net (fo=1, routed)           0.000    19.299    CHOSEN_X[31]_i_133_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.651 r  CHOSEN_X_reg[31]_i_72/O[3]
                         net (fo=2, routed)           0.190    19.841    number_of_legal_moves0[3]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.307    20.148 r  CHOSEN_X[31]_i_132/O
                         net (fo=1, routed)           0.000    20.148    CHOSEN_X[31]_i_132_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.524 r  CHOSEN_X_reg[31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    20.524    CHOSEN_X_reg[31]_i_72_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.743 r  CHOSEN_X_reg[31]_i_77/O[0]
                         net (fo=2, routed)           0.183    20.926    number_of_legal_moves0[4]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.295    21.221 r  CHOSEN_X[31]_i_147/O
                         net (fo=1, routed)           0.000    21.221    CHOSEN_X[31]_i_147_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.648 r  CHOSEN_X_reg[31]_i_77/O[1]
                         net (fo=2, routed)           0.689    22.337    number_of_legal_moves0[5]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.306    22.643 r  CHOSEN_X[31]_i_146/O
                         net (fo=1, routed)           0.000    22.643    CHOSEN_X[31]_i_146_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.221 r  CHOSEN_X_reg[31]_i_77/O[2]
                         net (fo=2, routed)           0.689    23.909    number_of_legal_moves0[6]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.301    24.210 r  CHOSEN_X[31]_i_145/O
                         net (fo=1, routed)           0.000    24.210    CHOSEN_X[31]_i_145_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.562 r  CHOSEN_X_reg[31]_i_77/O[3]
                         net (fo=2, routed)           0.190    24.753    number_of_legal_moves0[7]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.307    25.060 r  CHOSEN_X[31]_i_144/O
                         net (fo=1, routed)           0.000    25.060    CHOSEN_X[31]_i_144_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.436 r  CHOSEN_X_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.436    CHOSEN_X_reg[31]_i_77_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.655 r  CHOSEN_X_reg[31]_i_74/O[0]
                         net (fo=2, routed)           0.182    25.837    number_of_legal_moves0[8]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.295    26.132 r  CHOSEN_X[31]_i_139/O
                         net (fo=1, routed)           0.000    26.132    CHOSEN_X[31]_i_139_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    26.559 r  CHOSEN_X_reg[31]_i_74/O[1]
                         net (fo=2, routed)           0.690    27.249    number_of_legal_moves0[9]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.306    27.555 r  CHOSEN_X[31]_i_138/O
                         net (fo=1, routed)           0.000    27.555    CHOSEN_X[31]_i_138_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.133 r  CHOSEN_X_reg[31]_i_74/O[2]
                         net (fo=2, routed)           0.688    28.820    number_of_legal_moves0[10]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.301    29.121 r  CHOSEN_X[31]_i_137/O
                         net (fo=1, routed)           0.000    29.121    CHOSEN_X[31]_i_137_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.473 r  CHOSEN_X_reg[31]_i_74/O[3]
                         net (fo=2, routed)           0.189    29.662    number_of_legal_moves0[11]
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.307    29.969 r  CHOSEN_X[31]_i_136/O
                         net (fo=1, routed)           0.000    29.969    CHOSEN_X[31]_i_136_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.345 r  CHOSEN_X_reg[31]_i_74/CO[3]
                         net (fo=1, routed)           0.000    30.345    CHOSEN_X_reg[31]_i_74_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.564 r  CHOSEN_X_reg[31]_i_118/O[0]
                         net (fo=2, routed)           0.443    31.007    number_of_legal_moves0[12]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.295    31.302 r  CHOSEN_X[31]_i_187/O
                         net (fo=1, routed)           0.000    31.302    CHOSEN_X[31]_i_187_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.729 r  CHOSEN_X_reg[31]_i_118/O[1]
                         net (fo=2, routed)           0.814    32.543    number_of_legal_moves0[13]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.306    32.849 r  CHOSEN_X[31]_i_186/O
                         net (fo=1, routed)           0.000    32.849    CHOSEN_X[31]_i_186_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    33.427 r  CHOSEN_X_reg[31]_i_118/O[2]
                         net (fo=2, routed)           0.689    34.116    number_of_legal_moves0[14]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.301    34.417 r  CHOSEN_X[31]_i_185/O
                         net (fo=1, routed)           0.000    34.417    CHOSEN_X[31]_i_185_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    34.769 r  CHOSEN_X_reg[31]_i_118/O[3]
                         net (fo=2, routed)           0.189    34.957    number_of_legal_moves0[15]
    SLICE_X6Y18          LUT2 (Prop_lut2_I1_O)        0.307    35.264 r  CHOSEN_X[31]_i_184/O
                         net (fo=1, routed)           0.000    35.264    CHOSEN_X[31]_i_184_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.640 r  CHOSEN_X_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    35.640    CHOSEN_X_reg[31]_i_118_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.859 r  CHOSEN_X_reg[31]_i_119/O[0]
                         net (fo=2, routed)           1.054    36.914    number_of_legal_moves0[16]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.295    37.209 r  CHOSEN_X[31]_i_191/O
                         net (fo=1, routed)           0.000    37.209    CHOSEN_X[31]_i_191_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    37.636 r  CHOSEN_X_reg[31]_i_119/O[1]
                         net (fo=2, routed)           0.690    38.326    number_of_legal_moves0[17]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.306    38.632 r  CHOSEN_X[31]_i_190/O
                         net (fo=1, routed)           0.000    38.632    CHOSEN_X[31]_i_190_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.210 r  CHOSEN_X_reg[31]_i_119/O[2]
                         net (fo=2, routed)           0.688    39.897    number_of_legal_moves0[18]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.301    40.198 r  CHOSEN_X[31]_i_189/O
                         net (fo=1, routed)           0.000    40.198    CHOSEN_X[31]_i_189_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.550 r  CHOSEN_X_reg[31]_i_119/O[3]
                         net (fo=2, routed)           0.190    40.740    number_of_legal_moves0[19]
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.307    41.047 r  CHOSEN_X[31]_i_188/O
                         net (fo=1, routed)           0.000    41.047    CHOSEN_X[31]_i_188_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.423 r  CHOSEN_X_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    41.423    CHOSEN_X_reg[31]_i_119_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.642 r  CHOSEN_X_reg[31]_i_120/O[0]
                         net (fo=2, routed)           0.183    41.825    number_of_legal_moves0[20]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.295    42.120 r  CHOSEN_X[31]_i_195/O
                         net (fo=1, routed)           0.000    42.120    CHOSEN_X[31]_i_195_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    42.547 r  CHOSEN_X_reg[31]_i_120/O[1]
                         net (fo=2, routed)           0.690    43.237    number_of_legal_moves0[21]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.306    43.543 r  CHOSEN_X[31]_i_194/O
                         net (fo=1, routed)           0.000    43.543    CHOSEN_X[31]_i_194_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.121 r  CHOSEN_X_reg[31]_i_120/O[2]
                         net (fo=2, routed)           0.689    44.810    number_of_legal_moves0[22]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.301    45.111 r  CHOSEN_X[31]_i_193/O
                         net (fo=1, routed)           0.000    45.111    CHOSEN_X[31]_i_193_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.463 r  CHOSEN_X_reg[31]_i_120/O[3]
                         net (fo=2, routed)           0.190    45.653    number_of_legal_moves0[23]
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.307    45.960 r  CHOSEN_X[31]_i_192/O
                         net (fo=1, routed)           0.000    45.960    CHOSEN_X[31]_i_192_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.336 r  CHOSEN_X_reg[31]_i_120/CO[3]
                         net (fo=1, routed)           0.000    46.336    CHOSEN_X_reg[31]_i_120_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.555 r  CHOSEN_X_reg[31]_i_75/O[0]
                         net (fo=2, routed)           0.568    47.123    number_of_legal_moves0[24]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.295    47.418 r  CHOSEN_X[31]_i_143/O
                         net (fo=1, routed)           0.000    47.418    CHOSEN_X[31]_i_143_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    47.845 r  CHOSEN_X_reg[31]_i_75/O[1]
                         net (fo=2, routed)           0.690    48.534    number_of_legal_moves0[25]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.306    48.840 r  CHOSEN_X[31]_i_142/O
                         net (fo=1, routed)           0.000    48.840    CHOSEN_X[31]_i_142_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    49.418 r  CHOSEN_X_reg[31]_i_75/O[2]
                         net (fo=2, routed)           0.688    50.106    number_of_legal_moves0[26]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.301    50.407 r  CHOSEN_X[31]_i_141/O
                         net (fo=1, routed)           0.000    50.407    CHOSEN_X[31]_i_141_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    50.759 r  CHOSEN_X_reg[31]_i_75/O[3]
                         net (fo=2, routed)           0.439    51.198    number_of_legal_moves0[27]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.307    51.505 r  CHOSEN_X[31]_i_140/O
                         net (fo=1, routed)           0.000    51.505    CHOSEN_X[31]_i_140_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.881 r  CHOSEN_X_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    51.881    CHOSEN_X_reg[31]_i_75_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.100 r  CHOSEN_X_reg[31]_i_71/O[0]
                         net (fo=2, routed)           0.444    52.544    number_of_legal_moves0[28]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.295    52.839 r  CHOSEN_X[31]_i_130/O
                         net (fo=1, routed)           0.000    52.839    CHOSEN_X[31]_i_130_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    53.266 r  CHOSEN_X_reg[31]_i_71/O[1]
                         net (fo=2, routed)           0.690    53.956    number_of_legal_moves0[29]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.306    54.262 r  CHOSEN_X[31]_i_129/O
                         net (fo=1, routed)           0.000    54.262    CHOSEN_X[31]_i_129_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.840 r  CHOSEN_X_reg[31]_i_71/O[2]
                         net (fo=2, routed)           0.689    55.529    number_of_legal_moves0[30]
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.301    55.830 r  CHOSEN_X[31]_i_128/O
                         net (fo=1, routed)           0.000    55.830    CHOSEN_X[31]_i_128_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    56.182 f  CHOSEN_X_reg[31]_i_71/O[3]
                         net (fo=2, routed)           0.738    56.920    number_of_legal_moves0[31]
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.307    57.227 r  CHOSEN_X[31]_i_31/O
                         net (fo=2, routed)           0.806    58.033    CHOSEN_X[31]_i_31_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.124    58.157 r  CHOSEN_X[31]_i_9/O
                         net (fo=4, routed)           2.454    60.611    CHOSEN_X[31]_i_9_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124    60.735 r  CHOSEN_X[31]_i_2/O
                         net (fo=64, routed)          2.186    62.920    CHOSEN_X
    SLICE_X14Y14         FDSE                                         r  CHOSEN_Y_reg[15]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display/vcount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.742%)  route 0.154ns (45.258%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE                         0.000     0.000 r  vga_display/vcount_reg[0]/C
    SLICE_X19Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga_display/vcount_reg[0]/Q
                         net (fo=16, routed)          0.154     0.295    vga_display/vcount_reg_n_0_[0]
    SLICE_X19Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.340 r  vga_display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    vga_display/vcount[0]_i_1_n_0
    SLICE_X19Y12         FDRE                                         r  vga_display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[6,2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[6,2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE                         0.000     0.000 r  white_pieces_reg[6,2][0]/C
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[6,2][0]/Q
                         net (fo=7, routed)           0.156     0.297    white_pieces_reg[6,_n_0_2][0]
    SLICE_X23Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  white_pieces[6,2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    white_pieces[6,2][0]_i_1_n_0
    SLICE_X23Y34         FDRE                                         r  white_pieces_reg[6,2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[3,3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[3,3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.399%)  route 0.156ns (45.601%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE                         0.000     0.000 r  black_pieces_reg[3,3][0]/C
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[3,3][0]/Q
                         net (fo=7, routed)           0.156     0.297    black_pieces_reg[3,_n_0_3][0]
    SLICE_X15Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  black_pieces[3,3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    black_pieces[3,3][0]_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  black_pieces_reg[3,3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[0,1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[0,1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE                         0.000     0.000 r  black_pieces_reg[0,1][0]/C
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[0,1][0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[0,_n_0_1][0]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[0,1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[0,1][0]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  black_pieces_reg[0,1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[0,5][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[0,5][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE                         0.000     0.000 r  black_pieces_reg[0,5][0]/C
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[0,5][0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[0,_n_0_5][0]
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[0,5][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[0,5][0]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  black_pieces_reg[0,5][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[4,4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[4,4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE                         0.000     0.000 r  black_pieces_reg[4,4][0]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[4,4][0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[4,_n_0_4][0]
    SLICE_X7Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[4,4][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[4,4][0]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  black_pieces_reg[4,4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 black_pieces_reg[6,4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            black_pieces_reg[6,4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE                         0.000     0.000 r  black_pieces_reg[6,4][0]/C
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  black_pieces_reg[6,4][0]/Q
                         net (fo=7, routed)           0.168     0.309    black_pieces_reg[6,_n_0_4][0]
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  black_pieces[6,4][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    black_pieces[6,4][0]_i_1_n_0
    SLICE_X5Y32          FDRE                                         r  black_pieces_reg[6,4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[1,0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[1,0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE                         0.000     0.000 r  white_pieces_reg[1,0][0]/C
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[1,0][0]/Q
                         net (fo=8, routed)           0.168     0.309    white_pieces_reg[1,_n_0_0][0]
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[1,0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[1,0][0]_i_1_n_0
    SLICE_X19Y32         FDRE                                         r  white_pieces_reg[1,0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[3,0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[3,0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE                         0.000     0.000 r  white_pieces_reg[3,0][0]/C
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[3,0][0]/Q
                         net (fo=7, routed)           0.168     0.309    white_pieces_reg[3,_n_0_0][0]
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[3,0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[3,0][0]_i_1_n_0
    SLICE_X19Y34         FDRE                                         r  white_pieces_reg[3,0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_pieces_reg[6,3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_pieces_reg[6,3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE                         0.000     0.000 r  white_pieces_reg[6,3][0]/C
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  white_pieces_reg[6,3][0]/Q
                         net (fo=7, routed)           0.168     0.309    white_pieces_reg[6,_n_0_3][0]
    SLICE_X25Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  white_pieces[6,3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    white_pieces[6,3][0]_i_1_n_0
    SLICE_X25Y34         FDRE                                         r  white_pieces_reg[6,3][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 4.212ns (71.387%)  route 1.688ns (28.613%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.478     6.062 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           1.688     7.751    mosi_TRI
    AB6                  OBUFT (TriStatE_obuft_T_O)
                                                      3.734    11.484 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.484    mosi
    AB6                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 3.990ns (67.690%)  route 1.904ns (32.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  joystick_test/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     6.040 r  joystick_test/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.904     7.945    sclk_OBUF
    AA4                  OBUF (Prop_obuf_I_O)         3.534    11.478 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.478    sclk
    AA4                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/cs_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 4.068ns (70.360%)  route 1.714ns (29.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.821     5.583    joystick_test/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  joystick_test/cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.518     6.101 r  joystick_test/cs_n_reg/Q
                         net (fo=1, routed)           1.714     7.815    cs_n_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         3.550    11.365 r  cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    11.365    cs_n
    AB7                                                               r  cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.817ns  (logic 2.364ns (49.073%)  route 2.453ns (50.927%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     6.102 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.988     7.091    joystick_test/y_position[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          0.782     7.997    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.121 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.683     8.804    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.384 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.384    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.840    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.068    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.402 r  joystick_test/MOVE_Y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.402    joystick_test_n_66
    SLICE_X11Y23         FDRE                                         r  MOVE_Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.796ns  (logic 2.343ns (48.850%)  route 2.453ns (51.150%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     6.102 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.988     7.091    joystick_test/y_position[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          0.782     7.997    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.121 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.683     8.804    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.384 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.384    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.840    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.068    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.381 r  joystick_test/MOVE_Y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.381    joystick_test_n_64
    SLICE_X11Y23         FDRE                                         r  MOVE_Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.722ns  (logic 2.269ns (48.048%)  route 2.453ns (51.952%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     6.102 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.988     7.091    joystick_test/y_position[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          0.782     7.997    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.121 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.683     8.804    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.384 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.384    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.840    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.068    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.307 r  joystick_test/MOVE_Y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.307    joystick_test_n_65
    SLICE_X11Y23         FDRE                                         r  MOVE_Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.706ns  (logic 2.253ns (47.872%)  route 2.453ns (52.128%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     6.102 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.988     7.091    joystick_test/y_position[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          0.782     7.997    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.121 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.683     8.804    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.384 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.384    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.840    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.068 r  joystick_test/MOVE_Y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.068    joystick_test/MOVE_Y_reg[24]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.291 r  joystick_test/MOVE_Y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.291    joystick_test_n_67
    SLICE_X11Y23         FDRE                                         r  MOVE_Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.703ns  (logic 2.250ns (47.839%)  route 2.453ns (52.161%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     6.102 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.988     7.091    joystick_test/y_position[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          0.782     7.997    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.121 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.683     8.804    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.384 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.384    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.840    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.288 r  joystick_test/MOVE_Y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.288    joystick_test_n_62
    SLICE_X11Y22         FDRE                                         r  MOVE_Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.682ns  (logic 2.229ns (47.605%)  route 2.453ns (52.395%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     6.102 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.988     7.091    joystick_test/y_position[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          0.782     7.997    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.121 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.683     8.804    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.384 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.384    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.840    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.267 r  joystick_test/MOVE_Y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.267    joystick_test_n_60
    SLICE_X11Y22         FDRE                                         r  MOVE_Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.608ns  (logic 2.155ns (46.763%)  route 2.453ns (53.237%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.822     5.584    joystick_test/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  joystick_test/y_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     6.102 f  joystick_test/y_position_reg[2]/Q
                         net (fo=1, routed)           0.988     7.091    joystick_test/y_position[2]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  joystick_test/MOVE_Y[0]_i_3/O
                         net (fo=65, routed)          0.782     7.997    joystick_test/MOVE_Y[0]_i_3_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.121 r  joystick_test/MOVE_Y[0]_i_6/O
                         net (fo=1, routed)           0.683     8.804    joystick_test/MOVE_Y[0]_i_6_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.384 r  joystick_test/MOVE_Y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.384    joystick_test/MOVE_Y_reg[0]_i_2_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  joystick_test/MOVE_Y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.498    joystick_test/MOVE_Y_reg[4]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  joystick_test/MOVE_Y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.612    joystick_test/MOVE_Y_reg[8]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  joystick_test/MOVE_Y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    joystick_test/MOVE_Y_reg[12]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  joystick_test/MOVE_Y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.840    joystick_test/MOVE_Y_reg[16]_i_1_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  joystick_test/MOVE_Y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.954    joystick_test/MOVE_Y_reg[20]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.193 r  joystick_test/MOVE_Y_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.193    joystick_test_n_61
    SLICE_X11Y22         FDRE                                         r  MOVE_Y_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.256ns (56.434%)  route 0.198ns (43.566%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.586     1.533    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.198     1.871    joystick_test/y_position[6]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.045     1.916 r  joystick_test/MOVE_Y[16]_i_9/O
                         net (fo=1, routed)           0.000     1.916    joystick_test/MOVE_Y[16]_i_9_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.986 r  joystick_test/MOVE_Y_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    joystick_test_n_55
    SLICE_X11Y20         FDRE                                         r  MOVE_Y_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.256ns (54.194%)  route 0.216ns (45.806%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.586     1.533    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.216     1.890    joystick_test/y_position[6]
    SLICE_X11Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.935 r  joystick_test/MOVE_Y[8]_i_9/O
                         net (fo=1, routed)           0.000     1.935    joystick_test/MOVE_Y[8]_i_9_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.005 r  joystick_test/MOVE_Y_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.005    joystick_test_n_47
    SLICE_X11Y18         FDRE                                         r  MOVE_Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.286ns (59.136%)  route 0.198ns (40.864%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.586     1.533    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.674 f  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.198     1.871    joystick_test/y_position[6]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.048     1.919 r  joystick_test/MOVE_Y[16]_i_5/O
                         net (fo=1, routed)           0.000     1.919    joystick_test/MOVE_Y[16]_i_5_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     2.016 r  joystick_test/MOVE_Y_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.016    joystick_test_n_54
    SLICE_X11Y20         FDRE                                         r  MOVE_Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.286ns (56.929%)  route 0.216ns (43.071%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.586     1.533    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.674 f  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.216     1.890    joystick_test/y_position[6]
    SLICE_X11Y18         LUT4 (Prop_lut4_I2_O)        0.048     1.938 r  joystick_test/MOVE_Y[8]_i_5/O
                         net (fo=1, routed)           0.000     1.938    joystick_test/MOVE_Y[8]_i_5_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     2.035 r  joystick_test/MOVE_Y_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    joystick_test_n_46
    SLICE_X11Y18         FDRE                                         r  MOVE_Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.314ns (61.373%)  route 0.198ns (38.627%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.586     1.533    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.674 f  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.198     1.871    joystick_test/y_position[6]
    SLICE_X11Y20         LUT4 (Prop_lut4_I2_O)        0.048     1.919 r  joystick_test/MOVE_Y[16]_i_5/O
                         net (fo=1, routed)           0.000     1.919    joystick_test/MOVE_Y[16]_i_5_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     2.044 r  joystick_test/MOVE_Y_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.044    joystick_test_n_53
    SLICE_X11Y20         FDRE                                         r  MOVE_Y_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.249ns (48.016%)  route 0.270ns (51.984%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.586     1.533    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.270     1.943    joystick_test/y_position[6]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.045     1.988 r  joystick_test/MOVE_Y[16]_i_6/O
                         net (fo=1, routed)           0.000     1.988    joystick_test/MOVE_Y[16]_i_6_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.051 r  joystick_test/MOVE_Y_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.051    joystick_test_n_52
    SLICE_X11Y20         FDRE                                         r  MOVE_Y_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.249ns (47.698%)  route 0.273ns (52.302%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.586     1.533    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  joystick_test/y_position_reg[7]/Q
                         net (fo=65, routed)          0.273     1.947    joystick_test/y_position[7]
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.992 r  joystick_test/MOVE_Y[12]_i_6/O
                         net (fo=1, routed)           0.000     1.992    joystick_test/MOVE_Y[12]_i_6_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.055 r  joystick_test/MOVE_Y_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.055    joystick_test_n_48
    SLICE_X11Y19         FDRE                                         r  MOVE_Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.252ns (48.089%)  route 0.272ns (51.911%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.586     1.533    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  joystick_test/y_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  joystick_test/y_position_reg[7]/Q
                         net (fo=65, routed)          0.272     1.946    joystick_test/y_position[7]
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.991 r  joystick_test/MOVE_Y[12]_i_7/O
                         net (fo=1, routed)           0.000     1.991    joystick_test/MOVE_Y[12]_i_7_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.057 r  joystick_test/MOVE_Y_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.057    joystick_test_n_49
    SLICE_X11Y19         FDRE                                         r  MOVE_Y_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.314ns (59.203%)  route 0.216ns (40.797%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.586     1.533    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.674 f  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.216     1.890    joystick_test/y_position[6]
    SLICE_X11Y18         LUT4 (Prop_lut4_I2_O)        0.048     1.938 r  joystick_test/MOVE_Y[8]_i_5/O
                         net (fo=1, routed)           0.000     1.938    joystick_test/MOVE_Y[8]_i_5_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     2.063 r  joystick_test/MOVE_Y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.063    joystick_test_n_45
    SLICE_X11Y18         FDRE                                         r  MOVE_Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/y_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_Y_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.251ns (45.592%)  route 0.300ns (54.408%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.586     1.533    joystick_test/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  joystick_test/y_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  joystick_test/y_position_reg[6]/Q
                         net (fo=65, routed)          0.300     1.973    joystick_test/y_position[6]
    SLICE_X11Y19         LUT5 (Prop_lut5_I2_O)        0.045     2.018 r  joystick_test/MOVE_Y[12]_i_8/O
                         net (fo=1, routed)           0.000     2.018    joystick_test/MOVE_Y[12]_i_8_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.083 r  joystick_test/MOVE_Y_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.083    joystick_test_n_50
    SLICE_X11Y19         FDRE                                         r  MOVE_Y_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.659ns  (logic 1.460ns (54.888%)  route 1.200ns (45.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.200     2.659    joystick_test/spi_master_0/D[0]
    SLICE_X2Y19          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.645     5.128    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.228ns (32.321%)  route 0.477ns (67.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.477     0.704    joystick_test/spi_master_0/D[0]
    SLICE_X2Y19          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.883     2.077    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





