T_1 F_1 ( T_2 V_1 )\r\n{\r\nswitch ( V_1 ) {\r\ncase 0 :\r\nreturn V_2 ;\r\ncase 1 :\r\nreturn V_3 ;\r\ncase 2 :\r\nreturn V_4 ;\r\ncase 3 :\r\nreturn V_5 ;\r\ncase 4 :\r\nreturn V_6 ;\r\ndefault:\r\nF_2 ( 1 ) ;\r\nreturn - V_7 ;\r\n}\r\nreturn 0 ;\r\n}\r\nT_1 F_3 ( T_2 V_1 )\r\n{\r\nswitch ( V_1 ) {\r\ncase 0 :\r\nreturn V_8 ;\r\ncase 1 :\r\nreturn V_9 ;\r\ncase 2 :\r\nreturn V_10 ;\r\ncase 3 :\r\nreturn V_11 ;\r\ncase 4 :\r\nreturn V_12 ;\r\ndefault:\r\nF_2 ( 1 ) ;\r\nreturn - V_7 ;\r\n}\r\nreturn 0 ;\r\n}\r\nT_1 F_4 ( T_2 V_1 )\r\n{\r\nswitch ( V_1 ) {\r\ncase 0 :\r\nreturn V_13 ;\r\ncase 1 :\r\nreturn V_14 ;\r\ncase 2 :\r\nreturn V_15 ;\r\ncase 3 :\r\nreturn V_16 ;\r\ncase 4 :\r\nreturn V_17 ;\r\ndefault:\r\nF_2 ( 1 ) ;\r\nreturn - V_7 ;\r\n}\r\nreturn 0 ;\r\n}
