// Seed: 2966389744
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wor id_3;
  assign id_3 = 1'b0;
  genvar id_4;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
module module_2 #(
    parameter id_12 = 32'd28,
    parameter id_13 = 32'd43
) (
    input tri id_0,
    output wand id_1,
    output uwire id_2,
    input tri0 id_3
    , id_10,
    output wand id_4,
    output supply1 id_5,
    output tri0 id_6,
    input wire id_7,
    input wor id_8
);
  if (1 - id_8) begin : LABEL_0
    wor id_11 = 1;
  end else begin : LABEL_0
    defparam id_12.id_13 = 1'h0;
  end
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign modCall_1.id_3 = 0;
endmodule
