/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:

	DMux8Way(in=load, sel=address[9..11], a=rega, b=regb, c=regc, d=regd, e=rege, f=regf,g=regg, h=regh);

	RAM512(in=in, load=rega, address=address[0..8], out=outa);
	RAM512(in=in, load=regb, address=address[0..8], out=outb);
	RAM512(in=in, load=regc, address=address[0..8], out=outc);
	RAM512(in=in, load=regd, address=address[0..8], out=outd);
	RAM512(in=in, load=rege, address=address[0..8], out=oute);
	RAM512(in=in, load=regf, address=address[0..8], out=outf);
	RAM512(in=in, load=regg, address=address[0..8], out=outg);
	RAM512(in=in, load=regh, address=address[0..8], out=outh);

	Mux8Way16(a=outa, b=outb, c=outc, d=outd, e=oute, f=outf, g=outg, h=outh, sel=address[9..11], out=out);

}
