0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/dreia/Downloads/ECE266/ECE-366-Projects/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1740693276,verilog,,,,glbl,,,,,,,,
C:/Users/dreia/Downloads/ECE266/ECE-366-Projects/project_1/project_1.srcs/sim_1/new/four_bit_RCA_tb.v,1740693276,verilog,,,,four_bit_RCA_tb,,,,,,,,
C:/Users/dreia/Downloads/ECE266/ECE-366-Projects/project_1/project_1.srcs/sources_1/new/four_bit_RCA.v,1740704595,verilog,,C:/Users/dreia/Downloads/ECE266/ECE-366-Projects/project_1/project_1.srcs/sources_1/new/fulladder_structural.v,,four_bit_RCA,,,,,,,,
C:/Users/dreia/Downloads/ECE266/ECE-366-Projects/project_1/project_1.srcs/sources_1/new/fulladder_structural.v,1740693276,verilog,,C:/Users/dreia/Downloads/ECE266/ECE-366-Projects/project_1/project_1.srcs/sim_1/new/four_bit_RCA_tb.v,,fulladder_structural,,,,,,,,
