# Benchmark "matrix_multiplication" written by ABC on Thu Aug 29 15:59:01 2019
.model matrix_multiplication
.inputs matrix_multiplication^clk matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^data_pi~0 matrix_multiplication^data_pi~1 \
 matrix_multiplication^data_pi~2 matrix_multiplication^data_pi~3 \
 matrix_multiplication^data_pi~4 matrix_multiplication^data_pi~5 \
 matrix_multiplication^data_pi~6 matrix_multiplication^data_pi~7 \
 matrix_multiplication^data_pi~8 matrix_multiplication^data_pi~9 \
 matrix_multiplication^data_pi~10 matrix_multiplication^data_pi~11 \
 matrix_multiplication^data_pi~12 matrix_multiplication^data_pi~13 \
 matrix_multiplication^data_pi~14 matrix_multiplication^data_pi~15 \
 matrix_multiplication^data_pi~16 matrix_multiplication^data_pi~17 \
 matrix_multiplication^data_pi~18 matrix_multiplication^data_pi~19 \
 matrix_multiplication^data_pi~20 matrix_multiplication^data_pi~21 \
 matrix_multiplication^data_pi~22 matrix_multiplication^data_pi~23 \
 matrix_multiplication^data_pi~24 matrix_multiplication^data_pi~25 \
 matrix_multiplication^data_pi~26 matrix_multiplication^data_pi~27 \
 matrix_multiplication^data_pi~28 matrix_multiplication^data_pi~29 \
 matrix_multiplication^data_pi~30 matrix_multiplication^data_pi~31 \
 matrix_multiplication^data_pi~32 matrix_multiplication^data_pi~33 \
 matrix_multiplication^data_pi~34 matrix_multiplication^data_pi~35 \
 matrix_multiplication^data_pi~36 matrix_multiplication^data_pi~37 \
 matrix_multiplication^data_pi~38 matrix_multiplication^data_pi~39 \
 matrix_multiplication^data_pi~40 matrix_multiplication^data_pi~41 \
 matrix_multiplication^data_pi~42 matrix_multiplication^data_pi~43 \
 matrix_multiplication^data_pi~44 matrix_multiplication^data_pi~45 \
 matrix_multiplication^data_pi~46 matrix_multiplication^data_pi~47 \
 matrix_multiplication^data_pi~48 matrix_multiplication^data_pi~49 \
 matrix_multiplication^data_pi~50 matrix_multiplication^data_pi~51 \
 matrix_multiplication^data_pi~52 matrix_multiplication^data_pi~53 \
 matrix_multiplication^data_pi~54 matrix_multiplication^data_pi~55 \
 matrix_multiplication^data_pi~56 matrix_multiplication^data_pi~57 \
 matrix_multiplication^data_pi~58 matrix_multiplication^data_pi~59 \
 matrix_multiplication^data_pi~60 matrix_multiplication^data_pi~61 \
 matrix_multiplication^data_pi~62 matrix_multiplication^data_pi~63 \
 matrix_multiplication^addr_pi~0 matrix_multiplication^addr_pi~1 \
 matrix_multiplication^addr_pi~2 matrix_multiplication^addr_pi~3 \
 matrix_multiplication^addr_pi~4 matrix_multiplication^addr_pi~5 \
 matrix_multiplication^addr_pi~6 matrix_multiplication^we_a \
 matrix_multiplication^we_b matrix_multiplication^we_c \
 matrix_multiplication^start_mat_mul
.outputs matrix_multiplication^data_from_out_mat~0 \
 matrix_multiplication^data_from_out_mat~1 \
 matrix_multiplication^data_from_out_mat~2 \
 matrix_multiplication^data_from_out_mat~3 \
 matrix_multiplication^data_from_out_mat~4 \
 matrix_multiplication^data_from_out_mat~5 \
 matrix_multiplication^data_from_out_mat~6 \
 matrix_multiplication^data_from_out_mat~7 \
 matrix_multiplication^data_from_out_mat~8 \
 matrix_multiplication^data_from_out_mat~9 \
 matrix_multiplication^data_from_out_mat~10 \
 matrix_multiplication^data_from_out_mat~11 \
 matrix_multiplication^data_from_out_mat~12 \
 matrix_multiplication^data_from_out_mat~13 \
 matrix_multiplication^data_from_out_mat~14 \
 matrix_multiplication^data_from_out_mat~15 \
 matrix_multiplication^data_from_out_mat~16 \
 matrix_multiplication^data_from_out_mat~17 \
 matrix_multiplication^data_from_out_mat~18 \
 matrix_multiplication^data_from_out_mat~19 \
 matrix_multiplication^data_from_out_mat~20 \
 matrix_multiplication^data_from_out_mat~21 \
 matrix_multiplication^data_from_out_mat~22 \
 matrix_multiplication^data_from_out_mat~23 \
 matrix_multiplication^data_from_out_mat~24 \
 matrix_multiplication^data_from_out_mat~25 \
 matrix_multiplication^data_from_out_mat~26 \
 matrix_multiplication^data_from_out_mat~27 \
 matrix_multiplication^data_from_out_mat~28 \
 matrix_multiplication^data_from_out_mat~29 \
 matrix_multiplication^data_from_out_mat~30 \
 matrix_multiplication^data_from_out_mat~31 \
 matrix_multiplication^data_from_out_mat~32 \
 matrix_multiplication^data_from_out_mat~33 \
 matrix_multiplication^data_from_out_mat~34 \
 matrix_multiplication^data_from_out_mat~35 \
 matrix_multiplication^data_from_out_mat~36 \
 matrix_multiplication^data_from_out_mat~37 \
 matrix_multiplication^data_from_out_mat~38 \
 matrix_multiplication^data_from_out_mat~39 \
 matrix_multiplication^data_from_out_mat~40 \
 matrix_multiplication^data_from_out_mat~41 \
 matrix_multiplication^data_from_out_mat~42 \
 matrix_multiplication^data_from_out_mat~43 \
 matrix_multiplication^data_from_out_mat~44 \
 matrix_multiplication^data_from_out_mat~45 \
 matrix_multiplication^data_from_out_mat~46 \
 matrix_multiplication^data_from_out_mat~47 \
 matrix_multiplication^data_from_out_mat~48 \
 matrix_multiplication^data_from_out_mat~49 \
 matrix_multiplication^data_from_out_mat~50 \
 matrix_multiplication^data_from_out_mat~51 \
 matrix_multiplication^data_from_out_mat~52 \
 matrix_multiplication^data_from_out_mat~53 \
 matrix_multiplication^data_from_out_mat~54 \
 matrix_multiplication^data_from_out_mat~55 \
 matrix_multiplication^data_from_out_mat~56 \
 matrix_multiplication^data_from_out_mat~57 \
 matrix_multiplication^data_from_out_mat~58 \
 matrix_multiplication^data_from_out_mat~59 \
 matrix_multiplication^data_from_out_mat~60 \
 matrix_multiplication^data_from_out_mat~61 \
 matrix_multiplication^data_from_out_mat~62 \
 matrix_multiplication^data_from_out_mat~63 \
 matrix_multiplication^done_mat_mul

.latch      n1593 matrix_multiplication^b_addr_01_reg~0_FF_NODE  0
.latch      n1598 matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE  0
.latch      n1603 matrix_multiplication^b_addr_01_reg~1_FF_NODE  0
.latch      n1608 matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE  0
.latch      n1613 matrix_multiplication^b_addr_01_reg~2_FF_NODE  0
.latch      n1618 matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE  0
.latch      n1623 matrix_multiplication^b_addr_01_reg~3_FF_NODE  0
.latch      n1628 matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE  0
.latch      n1633 matrix_multiplication^b_addr_01_reg~4_FF_NODE  0
.latch      n1638 matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE  0
.latch      n1643 matrix_multiplication^b_addr_01_reg~5_FF_NODE  0
.latch      n1648 matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE  0
.latch      n1653 matrix_multiplication^b_addr_01_reg~6_FF_NODE  0
.latch      n1658 matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE  0
.latch      n1663 matrix_multiplication^a_addr_10_reg~0_FF_NODE  0
.latch      n1668 matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE  0
.latch      n1673 matrix_multiplication^a_addr_10_reg~1_FF_NODE  0
.latch      n1678 matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE  0
.latch      n1683 matrix_multiplication^a_addr_10_reg~2_FF_NODE  0
.latch      n1688 matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE  0
.latch      n1693 matrix_multiplication^a_addr_10_reg~3_FF_NODE  0
.latch      n1698 matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE  0
.latch      n1703 matrix_multiplication^a_addr_10_reg~4_FF_NODE  0
.latch      n1708 matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE  0
.latch      n1713 matrix_multiplication^a_addr_10_reg~5_FF_NODE  0
.latch      n1718 matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE  0
.latch      n1723 matrix_multiplication^a_addr_10_reg~6_FF_NODE  0
.latch      n1728 matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE  0
.latch      n1733 matrix_multiplication^a_addr_00_reg~0_FF_NODE  0
.latch      n1738 matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE  0
.latch      n1743 matrix_multiplication^a_addr_00_reg~1_FF_NODE  0
.latch      n1748 matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE  0
.latch      n1753 matrix_multiplication^a_addr_00_reg~2_FF_NODE  0
.latch      n1758 matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE  0
.latch      n1763 matrix_multiplication^a_addr_00_reg~3_FF_NODE  0
.latch      n1768 matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE  0
.latch      n1773 matrix_multiplication^a_addr_00_reg~4_FF_NODE  0
.latch      n1778 matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE  0
.latch      n1783 matrix_multiplication^a_addr_00_reg~5_FF_NODE  0
.latch      n1788 matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE  0
.latch      n1793 matrix_multiplication^a_addr_00_reg~6_FF_NODE  0
.latch      n1798 matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE  0
.latch      n1803 matrix_multiplication^b_addr_00_reg~0_FF_NODE  0
.latch      n1808 matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE  0
.latch      n1813 matrix_multiplication^b_addr_00_reg~1_FF_NODE  0
.latch      n1818 matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE  0
.latch      n1823 matrix_multiplication^b_addr_00_reg~2_FF_NODE  0
.latch      n1828 matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE  0
.latch      n1833 matrix_multiplication^b_addr_00_reg~3_FF_NODE  0
.latch      n1838 matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE  0
.latch      n1843 matrix_multiplication^b_addr_00_reg~4_FF_NODE  0
.latch      n1848 matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE  0
.latch      n1853 matrix_multiplication^b_addr_00_reg~5_FF_NODE  0
.latch      n1858 matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE  0
.latch      n1863 matrix_multiplication^b_addr_00_reg~6_FF_NODE  0
.latch      n1868 matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE  0
.latch      n1873 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE  0
.latch      n1878 matrix_multiplication^addr_pi_reg~0_FF_NODE  0
.latch      n1883 matrix_multiplication^addr_pi_reg~1_FF_NODE  0
.latch      n1888 matrix_multiplication^addr_pi_reg~2_FF_NODE  0
.latch      n1893 matrix_multiplication^addr_pi_reg~3_FF_NODE  0
.latch      n1898 matrix_multiplication^addr_pi_reg~4_FF_NODE  0
.latch      n1903 matrix_multiplication^addr_pi_reg~5_FF_NODE  0
.latch      n1908 matrix_multiplication^addr_pi_reg~6_FF_NODE  0


.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~0 b_data[1]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~1 b_data[2]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~2 b_data[3]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~3 b_data[4]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~4 b_data[5]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~5 b_data[6]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~6 b_data[7]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~7 b_data[8]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~8 b_data[9]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~9 b_data[10]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~10 b_data[11]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~11 b_data[12]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~12 b_data[13]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~13 b_data[14]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14 b_data[15]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~15 b_data[16]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~16 b_data[17]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~17 b_data[18]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~18 b_data[19]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~19 b_data[20]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~20 b_data[21]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21 b_data[22]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~22 b_data[23]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23 b_data[24]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~24 b_data[25]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25 b_data[26]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~26 b_data[27]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~27 b_data[28]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~28 b_data[29]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~29 b_data[30]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~30 b_data[31]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~31 b_data[32]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~32 b_data[33]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~33 b_data[34]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~34 b_data[35]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~35 b_data[36]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~36 b_data[37]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~37 b_data[38]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~38 b_data[39]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~39 b_data[40]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~40 b_data[41]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~41 b_data[42]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~42 b_data[43]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~43 b_data[44]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~44 b_data[45]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~45 b_data[46]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~46 b_data[47]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~47 b_data[48]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48 b_data[49]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~49 b_data[50]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~50 b_data[51]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~51 b_data[52]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~52 b_data[53]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~53 b_data[54]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~54 b_data[55]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~55 b_data[56]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~56 b_data[57]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~57 b_data[58]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~58 b_data[59]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~59 b_data[60]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~60 b_data[61]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~61 b_data[62]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~62 b_data[63]=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~63 a_data[0]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0 a_data[1]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~1 a_data[2]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~2 a_data[3]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~3 a_data[4]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~4 a_data[5]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~5 a_data[6]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~6 a_data[7]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~7 a_data[8]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~8 a_data[9]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~9 a_data[10]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~10 a_data[11]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~11 a_data[12]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~12 a_data[13]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~13 a_data[14]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~14 a_data[15]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15 a_data[16]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16 a_data[17]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~17 a_data[18]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18 a_data[19]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~19 a_data[20]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20 a_data[21]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~21 a_data[22]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~22 a_data[23]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~23 a_data[24]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~24 a_data[25]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~25 a_data[26]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~26 a_data[27]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~27 a_data[28]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~28 a_data[29]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29 a_data[30]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~30 a_data[31]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~31 a_data[32]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32 a_data[33]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~33 a_data[34]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~34 a_data[35]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~35 a_data[36]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~36 a_data[37]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37 a_data[38]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38 a_data[39]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39 a_data[40]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~40 a_data[41]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~41 a_data[42]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~42 a_data[43]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~43 a_data[44]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~44 a_data[45]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~45 a_data[46]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~46 a_data[47]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~47 a_data[48]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~48 a_data[49]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~49 a_data[50]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50 a_data[51]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51 a_data[52]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~52 a_data[53]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53 a_data[54]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~54 a_data[55]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55 a_data[56]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~56 a_data[57]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~57 a_data[58]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~58 a_data[59]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~59 a_data[60]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~60 a_data[61]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~61 a_data[62]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~62 a_data[63]=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~63 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~1 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~2 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~3 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~4 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~5 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~6 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~0 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~1 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~2 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~3 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~4 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~5 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~6 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~0 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~1 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~2 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~3 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~4 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~5 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~63 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~0 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~1 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~2 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~3 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~4 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~5 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~6 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~7 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~8 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~9 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~10 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~11 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~12 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~13 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~14 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~15 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~16 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~17 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~18 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~19 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~20 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~21 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~22 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~23 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~24 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~25 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~26 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~27 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~28 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~29 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~30 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~31 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~32 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~33 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~34 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~35 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~36 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~37 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~38 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~39 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~40 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~41 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~42 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~43 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~44 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~45 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~46 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~47 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~48 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~49 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~50 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~51 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~52 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~53 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~54 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~55 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~56 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~57 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~58 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~59 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~60 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~61 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~62 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_data~63 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00 addr[0]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456 addr[1]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457 addr[2]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458 addr[3]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459 addr[4]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460 addr[5]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461 addr[6]=matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=gnd b_data_in[1]=gnd b_data_in[2]=gnd b_data_in[3]=gnd b_data_in[4]=gnd b_data_in[5]=gnd b_data_in[6]=gnd b_data_in[7]=gnd b_data_in[8]=gnd b_data_in[9]=gnd b_data_in[10]=gnd b_data_in[11]=gnd b_data_in[12]=gnd b_data_in[13]=gnd b_data_in[14]=gnd b_data_in[15]=gnd b_data_in[16]=gnd b_data_in[17]=gnd b_data_in[18]=gnd b_data_in[19]=gnd b_data_in[20]=gnd b_data_in[21]=gnd b_data_in[22]=gnd b_data_in[23]=gnd b_data_in[24]=gnd b_data_in[25]=gnd b_data_in[26]=gnd b_data_in[27]=gnd b_data_in[28]=gnd b_data_in[29]=gnd b_data_in[30]=gnd b_data_in[31]=gnd b_data_in[32]=gnd b_data_in[33]=gnd b_data_in[34]=gnd b_data_in[35]=gnd b_data_in[36]=gnd b_data_in[37]=gnd b_data_in[38]=gnd b_data_in[39]=gnd b_data_in[40]=gnd b_data_in[41]=gnd b_data_in[42]=gnd b_data_in[43]=gnd b_data_in[44]=gnd b_data_in[45]=gnd b_data_in[46]=gnd b_data_in[47]=gnd b_data_in[48]=gnd b_data_in[49]=gnd b_data_in[50]=gnd b_data_in[51]=gnd b_data_in[52]=gnd b_data_in[53]=gnd b_data_in[54]=gnd b_data_in[55]=gnd b_data_in[56]=gnd b_data_in[57]=gnd b_data_in[58]=gnd b_data_in[59]=gnd b_data_in[60]=gnd b_data_in[61]=gnd b_data_in[62]=gnd b_data_in[63]=gnd a_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_data_out~63 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=gnd a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~0 b_data[1]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~1 b_data[2]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~2 b_data[3]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~3 b_data[4]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~4 b_data[5]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~5 b_data[6]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6 b_data[7]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~7 b_data[8]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8 b_data[9]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~9 b_data[10]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10 b_data[11]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11 b_data[12]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~12 b_data[13]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13 b_data[14]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14 b_data[15]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~15 b_data[16]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~16 b_data[17]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17 b_data[18]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~18 b_data[19]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19 b_data[20]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~20 b_data[21]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~21 b_data[22]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~22 b_data[23]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23 b_data[24]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~24 b_data[25]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25 b_data[26]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~26 b_data[27]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~27 b_data[28]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28 b_data[29]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~29 b_data[30]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~30 b_data[31]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~31 b_data[32]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32 b_data[33]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33 b_data[34]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34 b_data[35]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~35 b_data[36]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36 b_data[37]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~37 b_data[38]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38 b_data[39]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~39 b_data[40]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~40 b_data[41]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41 b_data[42]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~42 b_data[43]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~43 b_data[44]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~44 b_data[45]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~45 b_data[46]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46 b_data[47]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47 b_data[48]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~48 b_data[49]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49 b_data[50]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50 b_data[51]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~51 b_data[52]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52 b_data[53]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53 b_data[54]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~54 b_data[55]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~55 b_data[56]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56 b_data[57]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~57 b_data[58]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~58 b_data[59]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59 b_data[60]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~60 b_data[61]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~61 b_data[62]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62 b_data[63]=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63 a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~1 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~2 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~3 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~4 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~5 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~6 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~0 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~1 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~2 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~3 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~4 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~5 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~6 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~0 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~1 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~2 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~3 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~4 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~5 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^a_data_out~63 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~0 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~1 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~2 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~3 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~4 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~5 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~6 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~7 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~8 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~9 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~10 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~11 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~12 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~13 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~14 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~15 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~16 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~17 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~18 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~19 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~20 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~21 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~22 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~23 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~24 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~25 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~26 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~27 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~28 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~29 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~30 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~31 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~32 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~33 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~34 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~35 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~36 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~37 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~38 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~39 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~40 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~41 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~42 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~43 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~44 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~45 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~46 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~47 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~48 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~49 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~50 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~51 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~52 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~53 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~54 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~55 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~56 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~57 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~58 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~59 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~60 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~61 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~62 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_data~63 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01 addr[0]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393 addr[1]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394 addr[2]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395 addr[3]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396 addr[4]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397 addr[5]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398 addr[6]=matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~63
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_data_out~63 a_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~0 a_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~1 a_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~2 a_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~3 a_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~4 a_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~5 a_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~6 a_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~7 a_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~8 a_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~9 a_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~10 a_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~11 a_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~12 a_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~13 a_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~14 a_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~15 a_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~16 a_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~17 a_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~18 a_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~19 a_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~20 a_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~21 a_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~22 a_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~23 a_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~24 a_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~25 a_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~26 a_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~27 a_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~28 a_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~29 a_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~30 a_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~31 a_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~32 a_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~33 a_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~34 a_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~35 a_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~36 a_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~37 a_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~38 a_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~39 a_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~40 a_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~41 a_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~42 a_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~43 a_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~44 a_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~45 a_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~46 a_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~47 a_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~48 a_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~49 a_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~50 a_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~51 a_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~52 a_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~53 a_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~54 a_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~55 a_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~56 a_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~57 a_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~58 a_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~59 a_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~60 a_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~61 a_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~62 a_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~63 b_loc[0]=vcc b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=gnd a_data[1]=gnd a_data[2]=gnd a_data[3]=gnd a_data[4]=gnd a_data[5]=gnd a_data[6]=gnd a_data[7]=gnd a_data[8]=gnd a_data[9]=gnd a_data[10]=gnd a_data[11]=gnd a_data[12]=gnd a_data[13]=gnd a_data[14]=gnd a_data[15]=gnd a_data[16]=gnd a_data[17]=gnd a_data[18]=gnd a_data[19]=gnd a_data[20]=gnd a_data[21]=gnd a_data[22]=gnd a_data[23]=gnd a_data[24]=gnd a_data[25]=gnd a_data[26]=gnd a_data[27]=gnd a_data[28]=gnd a_data[29]=gnd a_data[30]=gnd a_data[31]=gnd a_data[32]=gnd a_data[33]=gnd a_data[34]=gnd a_data[35]=gnd a_data[36]=gnd a_data[37]=gnd a_data[38]=gnd a_data[39]=gnd a_data[40]=gnd a_data[41]=gnd a_data[42]=gnd a_data[43]=gnd a_data[44]=gnd a_data[45]=gnd a_data[46]=gnd a_data[47]=gnd a_data[48]=gnd a_data[49]=gnd a_data[50]=gnd a_data[51]=gnd a_data[52]=gnd a_data[53]=gnd a_data[54]=gnd a_data[55]=gnd a_data[56]=gnd a_data[57]=gnd a_data[58]=gnd a_data[59]=gnd a_data[60]=gnd a_data[61]=gnd a_data[62]=gnd a_data[63]=gnd start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~1 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~2 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~3 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~4 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~5 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~6 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~0 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~1 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~2 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~3 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~4 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~5 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_addr~6 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~0 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~1 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~2 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~3 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~4 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~5 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^a_data_out~63 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~0 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~1 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~2 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~3 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~4 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~5 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~6 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~7 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~8 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~9 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~10 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~11 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~12 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~13 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~14 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~15 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~16 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~17 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~18 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~19 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~20 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~21 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~22 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~23 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~24 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~25 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~26 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~27 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~28 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~29 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~30 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~31 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~32 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~33 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~34 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~35 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~36 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~37 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~38 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~39 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~40 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~41 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~42 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~43 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~44 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~45 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~46 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~47 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~48 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~49 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~50 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~51 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~52 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~53 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~54 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~55 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~56 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~57 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~58 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~59 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~60 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~61 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~62 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_data~63 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11 addr[0]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365 addr[1]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366 addr[2]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367 addr[3]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368 addr[4]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369 addr[5]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370 addr[6]=matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^b_addr_muxed_01_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_01_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_01_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_01_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_01_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_01_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_01_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62
.subckt matmul_4x4_systolic b_data_in[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~0 b_data_in[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~1 b_data_in[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~2 b_data_in[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~3 b_data_in[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~4 b_data_in[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~5 b_data_in[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~6 b_data_in[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~7 b_data_in[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~8 b_data_in[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~9 b_data_in[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~10 b_data_in[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~11 b_data_in[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~12 b_data_in[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~13 b_data_in[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~14 b_data_in[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~15 b_data_in[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~16 b_data_in[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~17 b_data_in[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~18 b_data_in[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~19 b_data_in[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~20 b_data_in[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~21 b_data_in[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~22 b_data_in[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~23 b_data_in[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~24 b_data_in[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~25 b_data_in[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~26 b_data_in[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~27 b_data_in[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~28 b_data_in[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~29 b_data_in[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~30 b_data_in[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~31 b_data_in[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~32 b_data_in[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~33 b_data_in[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~34 b_data_in[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~35 b_data_in[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~36 b_data_in[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~37 b_data_in[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~38 b_data_in[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~39 b_data_in[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~40 b_data_in[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~41 b_data_in[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~42 b_data_in[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~43 b_data_in[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~44 b_data_in[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~45 b_data_in[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~46 b_data_in[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~47 b_data_in[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~48 b_data_in[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~49 b_data_in[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~50 b_data_in[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~51 b_data_in[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~52 b_data_in[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~53 b_data_in[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~54 b_data_in[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~55 b_data_in[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~56 b_data_in[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~57 b_data_in[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~58 b_data_in[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~59 b_data_in[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~60 b_data_in[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~61 b_data_in[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~62 b_data_in[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_data_out~63 a_data_in[0]=gnd a_data_in[1]=gnd a_data_in[2]=gnd a_data_in[3]=gnd a_data_in[4]=gnd a_data_in[5]=gnd a_data_in[6]=gnd a_data_in[7]=gnd a_data_in[8]=gnd a_data_in[9]=gnd a_data_in[10]=gnd a_data_in[11]=gnd a_data_in[12]=gnd a_data_in[13]=gnd a_data_in[14]=gnd a_data_in[15]=gnd a_data_in[16]=gnd a_data_in[17]=gnd a_data_in[18]=gnd a_data_in[19]=gnd a_data_in[20]=gnd a_data_in[21]=gnd a_data_in[22]=gnd a_data_in[23]=gnd a_data_in[24]=gnd a_data_in[25]=gnd a_data_in[26]=gnd a_data_in[27]=gnd a_data_in[28]=gnd a_data_in[29]=gnd a_data_in[30]=gnd a_data_in[31]=gnd a_data_in[32]=gnd a_data_in[33]=gnd a_data_in[34]=gnd a_data_in[35]=gnd a_data_in[36]=gnd a_data_in[37]=gnd a_data_in[38]=gnd a_data_in[39]=gnd a_data_in[40]=gnd a_data_in[41]=gnd a_data_in[42]=gnd a_data_in[43]=gnd a_data_in[44]=gnd a_data_in[45]=gnd a_data_in[46]=gnd a_data_in[47]=gnd a_data_in[48]=gnd a_data_in[49]=gnd a_data_in[50]=gnd a_data_in[51]=gnd a_data_in[52]=gnd a_data_in[53]=gnd a_data_in[54]=gnd a_data_in[55]=gnd a_data_in[56]=gnd a_data_in[57]=gnd a_data_in[58]=gnd a_data_in[59]=gnd a_data_in[60]=gnd a_data_in[61]=gnd a_data_in[62]=gnd a_data_in[63]=gnd b_loc[0]=gnd b_loc[1]=gnd b_loc[2]=gnd b_loc[3]=gnd b_loc[4]=gnd b_loc[5]=gnd b_loc[6]=gnd b_loc[7]=gnd a_loc[0]=vcc a_loc[1]=gnd a_loc[2]=gnd a_loc[3]=gnd a_loc[4]=gnd a_loc[5]=gnd a_loc[6]=gnd a_loc[7]=gnd final_mat_mul_size[0]=gnd final_mat_mul_size[1]=gnd final_mat_mul_size[2]=gnd final_mat_mul_size[3]=vcc final_mat_mul_size[4]=gnd final_mat_mul_size[5]=gnd final_mat_mul_size[6]=gnd final_mat_mul_size[7]=gnd b_data[0]=gnd b_data[1]=gnd b_data[2]=gnd b_data[3]=gnd b_data[4]=gnd b_data[5]=gnd b_data[6]=gnd b_data[7]=gnd b_data[8]=gnd b_data[9]=gnd b_data[10]=gnd b_data[11]=gnd b_data[12]=gnd b_data[13]=gnd b_data[14]=gnd b_data[15]=gnd b_data[16]=gnd b_data[17]=gnd b_data[18]=gnd b_data[19]=gnd b_data[20]=gnd b_data[21]=gnd b_data[22]=gnd b_data[23]=gnd b_data[24]=gnd b_data[25]=gnd b_data[26]=gnd b_data[27]=gnd b_data[28]=gnd b_data[29]=gnd b_data[30]=gnd b_data[31]=gnd b_data[32]=gnd b_data[33]=gnd b_data[34]=gnd b_data[35]=gnd b_data[36]=gnd b_data[37]=gnd b_data[38]=gnd b_data[39]=gnd b_data[40]=gnd b_data[41]=gnd b_data[42]=gnd b_data[43]=gnd b_data[44]=gnd b_data[45]=gnd b_data[46]=gnd b_data[47]=gnd b_data[48]=gnd b_data[49]=gnd b_data[50]=gnd b_data[51]=gnd b_data[52]=gnd b_data[53]=gnd b_data[54]=gnd b_data[55]=gnd b_data[56]=gnd b_data[57]=gnd b_data[58]=gnd b_data[59]=gnd b_data[60]=gnd b_data[61]=gnd b_data[62]=gnd b_data[63]=gnd a_data[0]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0 a_data[1]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1 a_data[2]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2 a_data[3]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3 a_data[4]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4 a_data[5]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5 a_data[6]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6 a_data[7]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7 a_data[8]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8 a_data[9]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9 a_data[10]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10 a_data[11]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11 a_data[12]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12 a_data[13]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13 a_data[14]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14 a_data[15]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15 a_data[16]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16 a_data[17]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17 a_data[18]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18 a_data[19]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19 a_data[20]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20 a_data[21]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21 a_data[22]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22 a_data[23]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23 a_data[24]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24 a_data[25]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25 a_data[26]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26 a_data[27]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27 a_data[28]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28 a_data[29]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29 a_data[30]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30 a_data[31]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31 a_data[32]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32 a_data[33]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33 a_data[34]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34 a_data[35]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35 a_data[36]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36 a_data[37]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37 a_data[38]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38 a_data[39]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39 a_data[40]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40 a_data[41]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41 a_data[42]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42 a_data[43]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43 a_data[44]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44 a_data[45]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45 a_data[46]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46 a_data[47]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47 a_data[48]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48 a_data[49]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49 a_data[50]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50 a_data[51]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51 a_data[52]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52 a_data[53]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53 a_data[54]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54 a_data[55]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55 a_data[56]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56 a_data[57]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57 a_data[58]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58 a_data[59]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59 a_data[60]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60 a_data[61]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61 a_data[62]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62 a_data[63]=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63 start_mat_mul=matrix_multiplication^start_mat_mul reset=matrix_multiplication^reset clk=matrix_multiplication^clk c_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0 c_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~1 c_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~2 c_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~3 c_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~4 c_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~5 c_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~6 b_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~0 b_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~1 b_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~2 b_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~3 b_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~4 b_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~5 b_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_addr~6 a_addr[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~0 a_addr[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~1 a_addr[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~2 a_addr[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~3 a_addr[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~4 a_addr[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~5 a_addr[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~6 b_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~0 b_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~1 b_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~2 b_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~3 b_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~4 b_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~5 b_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~6 b_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~7 b_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~8 b_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~9 b_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~10 b_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~11 b_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~12 b_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~13 b_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~14 b_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~15 b_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~16 b_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~17 b_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~18 b_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~19 b_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~20 b_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~21 b_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~22 b_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~23 b_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~24 b_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~25 b_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~26 b_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~27 b_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~28 b_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~29 b_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~30 b_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~31 b_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~32 b_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~33 b_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~34 b_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~35 b_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~36 b_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~37 b_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~38 b_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~39 b_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~40 b_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~41 b_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~42 b_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~43 b_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~44 b_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~45 b_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~46 b_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~47 b_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~48 b_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~49 b_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~50 b_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~51 b_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~52 b_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~53 b_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~54 b_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~55 b_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~56 b_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~57 b_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~58 b_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~59 b_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~60 b_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~61 b_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~62 b_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^b_data_out~63 a_data_out[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~0 a_data_out[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~1 a_data_out[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~2 a_data_out[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~3 a_data_out[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~4 a_data_out[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~5 a_data_out[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~6 a_data_out[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~7 a_data_out[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~8 a_data_out[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~9 a_data_out[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~10 a_data_out[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~11 a_data_out[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~12 a_data_out[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~13 a_data_out[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~14 a_data_out[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~15 a_data_out[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~16 a_data_out[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~17 a_data_out[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~18 a_data_out[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~19 a_data_out[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~20 a_data_out[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~21 a_data_out[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~22 a_data_out[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~23 a_data_out[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~24 a_data_out[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~25 a_data_out[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~26 a_data_out[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~27 a_data_out[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~28 a_data_out[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~29 a_data_out[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~30 a_data_out[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~31 a_data_out[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~32 a_data_out[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~33 a_data_out[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~34 a_data_out[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~35 a_data_out[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~36 a_data_out[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~37 a_data_out[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~38 a_data_out[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~39 a_data_out[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~40 a_data_out[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~41 a_data_out[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~42 a_data_out[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~43 a_data_out[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~44 a_data_out[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~45 a_data_out[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~46 a_data_out[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~47 a_data_out[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~48 a_data_out[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~49 a_data_out[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~50 a_data_out[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~51 a_data_out[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~52 a_data_out[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~53 a_data_out[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~54 a_data_out[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~55 a_data_out[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~56 a_data_out[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~57 a_data_out[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~58 a_data_out[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~59 a_data_out[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~60 a_data_out[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~61 a_data_out[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~62 a_data_out[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_data_out~63 c_data[0]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~0 c_data[1]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~1 c_data[2]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~2 c_data[3]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~3 c_data[4]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~4 c_data[5]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~5 c_data[6]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~6 c_data[7]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~7 c_data[8]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~8 c_data[9]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~9 c_data[10]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~10 c_data[11]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~11 c_data[12]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~12 c_data[13]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~13 c_data[14]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~14 c_data[15]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~15 c_data[16]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~16 c_data[17]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~17 c_data[18]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~18 c_data[19]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~19 c_data[20]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~20 c_data[21]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~21 c_data[22]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~22 c_data[23]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~23 c_data[24]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~24 c_data[25]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~25 c_data[26]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~26 c_data[27]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~27 c_data[28]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~28 c_data[29]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~29 c_data[30]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~30 c_data[31]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~31 c_data[32]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~32 c_data[33]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~33 c_data[34]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~34 c_data[35]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~35 c_data[36]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~36 c_data[37]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~37 c_data[38]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~38 c_data[39]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~39 c_data[40]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~40 c_data[41]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~41 c_data[42]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~42 c_data[43]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~43 c_data[44]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~44 c_data[45]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~45 c_data[46]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~46 c_data[47]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~47 c_data[48]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~48 c_data[49]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~49 c_data[50]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~50 c_data[51]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~51 c_data[52]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~52 c_data[53]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~53 c_data[54]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~54 c_data[55]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~55 c_data[56]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~56 c_data[57]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~57 c_data[58]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~58 c_data[59]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~59 c_data[60]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~60 c_data[61]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~61 c_data[62]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~62 c_data[63]=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_data~63 done_mat_mul=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^done_mat_mul
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10 addr[0]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421 addr[1]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422 addr[2]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423 addr[3]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424 addr[4]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425 addr[5]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426 addr[6]=matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427 addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_c out=matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^a_addr_muxed_10_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_10_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_10_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_10_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_10_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_10_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_10_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^a_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^a_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^a_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^a_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^a_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^a_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^a_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_a out=matrix_multiplication.ram+matrix_A_00.single_port_ram+u_single_port_ram^out~62
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~63 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~63
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~0 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~0
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~1 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~1
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~2 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~2
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~3 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~3
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~4 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~4
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~5 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~5
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~6 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~6
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~7 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~7
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~8 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~8
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~9 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~9
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~10 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~10
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~11 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~11
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~12 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~12
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~13 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~13
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~14 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~14
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~15 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~15
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~16 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~16
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~17 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~17
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~18 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~18
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~19 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~19
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~20 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~20
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~21 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~21
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~22 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~22
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~23 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~23
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~24 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~24
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~25 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~26 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~26
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~27 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~27
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~28 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~28
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~29 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~29
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~30 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~30
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~31 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~31
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~32 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~32
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~33 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~33
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~34 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~34
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~35 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~35
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~36 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~36
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~37 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~37
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~38 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~38
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~39 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~39
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~40 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~40
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~41 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~41
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~42 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~42
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~43 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~43
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~44 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~44
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~45 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~45
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~46 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~46
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~47 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~47
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~48 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~48
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~49 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~49
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~50 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~50
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~51 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~51
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~52 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~52
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~53 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~53
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~54 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~54
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~55 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~55
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~56 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~56
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~57 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~57
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~58 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~58
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~59 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~59
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~60 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~60
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~61 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~61
.subckt single_port_ram clk=matrix_multiplication^clk data=matrix_multiplication^data_pi~62 addr[0]=matrix_multiplication^b_addr_muxed_00_reg~0_FF_NODE addr[1]=matrix_multiplication^b_addr_muxed_00_reg~1_FF_NODE addr[2]=matrix_multiplication^b_addr_muxed_00_reg~2_FF_NODE addr[3]=matrix_multiplication^b_addr_muxed_00_reg~3_FF_NODE addr[4]=matrix_multiplication^b_addr_muxed_00_reg~4_FF_NODE addr[5]=matrix_multiplication^b_addr_muxed_00_reg~5_FF_NODE addr[6]=matrix_multiplication^b_addr_muxed_00_reg~6_FF_NODE addr[7]=unconn addr[8]=unconn addr[9]=unconn addr[10]=unconn addr[11]=unconn addr[12]=unconn addr[13]=unconn addr[14]=unconn we=matrix_multiplication^we_b out=matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~62
.subckt CLOCK_GATING I=matrix_multiplication^clk


.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~0 \
 matrix_multiplication^data_from_out_mat~0
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~1 \
 matrix_multiplication^data_from_out_mat~1
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~2 \
 matrix_multiplication^data_from_out_mat~2
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~3 \
 matrix_multiplication^data_from_out_mat~3
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~4 \
 matrix_multiplication^data_from_out_mat~4
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~5 \
 matrix_multiplication^data_from_out_mat~5
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~6 \
 matrix_multiplication^data_from_out_mat~6
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~7 \
 matrix_multiplication^data_from_out_mat~7
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~8 \
 matrix_multiplication^data_from_out_mat~8
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~9 \
 matrix_multiplication^data_from_out_mat~9
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~10 \
 matrix_multiplication^data_from_out_mat~10
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~11 \
 matrix_multiplication^data_from_out_mat~11
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~12 \
 matrix_multiplication^data_from_out_mat~12
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~13 \
 matrix_multiplication^data_from_out_mat~13
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~14 \
 matrix_multiplication^data_from_out_mat~14
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~15 \
 matrix_multiplication^data_from_out_mat~15
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~16 \
 matrix_multiplication^data_from_out_mat~16
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~17 \
 matrix_multiplication^data_from_out_mat~17
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~18 \
 matrix_multiplication^data_from_out_mat~18
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~19 \
 matrix_multiplication^data_from_out_mat~19
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~20 \
 matrix_multiplication^data_from_out_mat~20
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~21 \
 matrix_multiplication^data_from_out_mat~21
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~22 \
 matrix_multiplication^data_from_out_mat~22
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~23 \
 matrix_multiplication^data_from_out_mat~23
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~24 \
 matrix_multiplication^data_from_out_mat~24
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~25 \
 matrix_multiplication^data_from_out_mat~25
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~26 \
 matrix_multiplication^data_from_out_mat~26
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~27 \
 matrix_multiplication^data_from_out_mat~27
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~28 \
 matrix_multiplication^data_from_out_mat~28
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~29 \
 matrix_multiplication^data_from_out_mat~29
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~30 \
 matrix_multiplication^data_from_out_mat~30
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~31 \
 matrix_multiplication^data_from_out_mat~31
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~32 \
 matrix_multiplication^data_from_out_mat~32
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~33 \
 matrix_multiplication^data_from_out_mat~33
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~34 \
 matrix_multiplication^data_from_out_mat~34
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~35 \
 matrix_multiplication^data_from_out_mat~35
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~36 \
 matrix_multiplication^data_from_out_mat~36
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~37 \
 matrix_multiplication^data_from_out_mat~37
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~38 \
 matrix_multiplication^data_from_out_mat~38
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~39 \
 matrix_multiplication^data_from_out_mat~39
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~40 \
 matrix_multiplication^data_from_out_mat~40
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~41 \
 matrix_multiplication^data_from_out_mat~41
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~42 \
 matrix_multiplication^data_from_out_mat~42
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~43 \
 matrix_multiplication^data_from_out_mat~43
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~44 \
 matrix_multiplication^data_from_out_mat~44
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~45 \
 matrix_multiplication^data_from_out_mat~45
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~46 \
 matrix_multiplication^data_from_out_mat~46
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~47 \
 matrix_multiplication^data_from_out_mat~47
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~48 \
 matrix_multiplication^data_from_out_mat~48
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~49 \
 matrix_multiplication^data_from_out_mat~49
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~50 \
 matrix_multiplication^data_from_out_mat~50
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~51 \
 matrix_multiplication^data_from_out_mat~51
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~52 \
 matrix_multiplication^data_from_out_mat~52
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~53 \
 matrix_multiplication^data_from_out_mat~53
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~54 \
 matrix_multiplication^data_from_out_mat~54
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~55 \
 matrix_multiplication^data_from_out_mat~55
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~56 \
 matrix_multiplication^data_from_out_mat~56
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~57 \
 matrix_multiplication^data_from_out_mat~57
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~58 \
 matrix_multiplication^data_from_out_mat~58
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~59 \
 matrix_multiplication^data_from_out_mat~59
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~60 \
 matrix_multiplication^data_from_out_mat~60
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~61 \
 matrix_multiplication^data_from_out_mat~61
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~62 \
 matrix_multiplication^data_from_out_mat~62
0000 0
.names matrix_multiplication.ram+matrix_C00.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_C01.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_C11.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication.ram+matrix_C10.single_port_ram+u_single_port_ram^out~63 \
 matrix_multiplication^data_from_out_mat~63
0000 0
.names matrix_multiplication^addr_pi~0 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~456
-10 1
1-1 1
.names matrix_multiplication^addr_pi~1 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~1 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~457
-10 1
1-1 1
.names matrix_multiplication^addr_pi~2 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~2 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~458
-10 1
1-1 1
.names matrix_multiplication^addr_pi~3 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~3 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~459
-10 1
1-1 1
.names matrix_multiplication^addr_pi~4 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~4 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~460
-10 1
1-1 1
.names matrix_multiplication^addr_pi~5 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~5 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~461
-10 1
1-1 1
.names matrix_multiplication^addr_pi~6 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~6 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~70^MUX_2~462
-10 1
1-1 1
.names matrix_multiplication^addr_pi~0 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~393
-10 1
1-1 1
.names matrix_multiplication^addr_pi~1 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~1 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~394
-10 1
1-1 1
.names matrix_multiplication^addr_pi~2 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~2 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~395
-10 1
1-1 1
.names matrix_multiplication^addr_pi~3 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~3 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~396
-10 1
1-1 1
.names matrix_multiplication^addr_pi~4 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~4 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~397
-10 1
1-1 1
.names matrix_multiplication^addr_pi~5 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~5 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~398
-10 1
1-1 1
.names matrix_multiplication^addr_pi~6 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~6 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~79^MUX_2~399
-10 1
1-1 1
.names matrix_multiplication^addr_pi~0 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~0 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~365
-10 1
1-1 1
.names matrix_multiplication^addr_pi~1 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~1 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~366
-10 1
1-1 1
.names matrix_multiplication^addr_pi~2 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~2 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~367
-10 1
1-1 1
.names matrix_multiplication^addr_pi~3 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~3 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~368
-10 1
1-1 1
.names matrix_multiplication^addr_pi~4 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~4 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~369
-10 1
1-1 1
.names matrix_multiplication^addr_pi~5 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~5 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~370
-10 1
1-1 1
.names matrix_multiplication^addr_pi~6 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11^c_addr~6 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~97^MUX_2~371
-10 1
1-1 1
.names matrix_multiplication^addr_pi~0 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~421
-10 1
1-1 1
.names matrix_multiplication^addr_pi~1 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~1 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~422
-10 1
1-1 1
.names matrix_multiplication^addr_pi~2 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~2 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~423
-10 1
1-1 1
.names matrix_multiplication^addr_pi~3 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~3 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~424
-10 1
1-1 1
.names matrix_multiplication^addr_pi~4 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~4 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~425
-10 1
1-1 1
.names matrix_multiplication^addr_pi~5 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~5 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~426
-10 1
1-1 1
.names matrix_multiplication^addr_pi~6 \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~6 \
 matrix_multiplication^enable_reading_from_mem \
 matrix_multiplication^MULTI_PORT_MUX~88^MUX_2~427
-10 1
1-1 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~0 \
 n1593
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^b_addr_01_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1598
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~1 \
 n1603
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^b_addr_01_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1608
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~2 \
 n1613
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^b_addr_01_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1618
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~3 \
 n1623
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^b_addr_01_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1628
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~4 \
 n1633
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^b_addr_01_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1638
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~5 \
 n1643
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^b_addr_01_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1648
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^b_addr~6 \
 n1653
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^b_addr_01_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1658
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~0 \
 n1663
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^a_addr_10_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1668
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~1 \
 n1673
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^a_addr_10_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1678
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~2 \
 n1683
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^a_addr_10_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1688
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~3 \
 n1693
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^a_addr_10_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1698
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~4 \
 n1703
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^a_addr_10_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1708
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~5 \
 n1713
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^a_addr_10_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1718
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^a_addr~6 \
 n1723
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^a_addr_10_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1728
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~0 \
 n1733
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^a_addr_00_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1738
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~1 \
 n1743
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^a_addr_00_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1748
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~2 \
 n1753
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^a_addr_00_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1758
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~3 \
 n1763
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^a_addr_00_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1768
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~4 \
 n1773
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^a_addr_00_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1778
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~5 \
 n1783
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^a_addr_00_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1788
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^a_addr~6 \
 n1793
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^a_addr_00_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1798
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~0 \
 n1803
01 1
.names matrix_multiplication^addr_pi_reg~0_FF_NODE \
 matrix_multiplication^b_addr_00_reg~0_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1808
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~1 \
 n1813
01 1
.names matrix_multiplication^addr_pi_reg~1_FF_NODE \
 matrix_multiplication^b_addr_00_reg~1_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1818
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~2 \
 n1823
01 1
.names matrix_multiplication^addr_pi_reg~2_FF_NODE \
 matrix_multiplication^b_addr_00_reg~2_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1828
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~3 \
 n1833
01 1
.names matrix_multiplication^addr_pi_reg~3_FF_NODE \
 matrix_multiplication^b_addr_00_reg~3_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1838
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~4 \
 n1843
01 1
.names matrix_multiplication^addr_pi_reg~4_FF_NODE \
 matrix_multiplication^b_addr_00_reg~4_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1848
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~5 \
 n1853
01 1
.names matrix_multiplication^addr_pi_reg~5_FF_NODE \
 matrix_multiplication^b_addr_00_reg~5_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1858
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^b_addr~6 \
 n1863
01 1
.names matrix_multiplication^addr_pi_reg~6_FF_NODE \
 matrix_multiplication^b_addr_00_reg~6_FF_NODE matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem_reg_FF_NODE n1868
-100 1
1-01 1
.names matrix_multiplication^reset \
 matrix_multiplication^enable_writing_to_mem n1873
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~0 n1878
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~1 n1883
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~2 n1888
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~3 n1893
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~4 n1898
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~5 n1903
01 1
.names matrix_multiplication^reset matrix_multiplication^addr_pi~6 n1908
01 1
.names matrix_multiplication^done_mat_mul
 0
.names gnd
 0
.names vcc
 1
.names matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00
 0
.names unconn
 0
.names matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01
 0
.names matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11
 0
.names matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10
 0
.end


.model single_port_ram
.inputs clk data addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] \
 addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] addr[13] addr[14] we
.outputs out
.blackbox
.end


.model matmul_4x4_systolic
.inputs b_data_in[0] b_data_in[1] b_data_in[2] b_data_in[3] b_data_in[4] \
 b_data_in[5] b_data_in[6] b_data_in[7] b_data_in[8] b_data_in[9] \
 b_data_in[10] b_data_in[11] b_data_in[12] b_data_in[13] b_data_in[14] \
 b_data_in[15] b_data_in[16] b_data_in[17] b_data_in[18] b_data_in[19] \
 b_data_in[20] b_data_in[21] b_data_in[22] b_data_in[23] b_data_in[24] \
 b_data_in[25] b_data_in[26] b_data_in[27] b_data_in[28] b_data_in[29] \
 b_data_in[30] b_data_in[31] b_data_in[32] b_data_in[33] b_data_in[34] \
 b_data_in[35] b_data_in[36] b_data_in[37] b_data_in[38] b_data_in[39] \
 b_data_in[40] b_data_in[41] b_data_in[42] b_data_in[43] b_data_in[44] \
 b_data_in[45] b_data_in[46] b_data_in[47] b_data_in[48] b_data_in[49] \
 b_data_in[50] b_data_in[51] b_data_in[52] b_data_in[53] b_data_in[54] \
 b_data_in[55] b_data_in[56] b_data_in[57] b_data_in[58] b_data_in[59] \
 b_data_in[60] b_data_in[61] b_data_in[62] b_data_in[63] a_data_in[0] \
 a_data_in[1] a_data_in[2] a_data_in[3] a_data_in[4] a_data_in[5] \
 a_data_in[6] a_data_in[7] a_data_in[8] a_data_in[9] a_data_in[10] \
 a_data_in[11] a_data_in[12] a_data_in[13] a_data_in[14] a_data_in[15] \
 a_data_in[16] a_data_in[17] a_data_in[18] a_data_in[19] a_data_in[20] \
 a_data_in[21] a_data_in[22] a_data_in[23] a_data_in[24] a_data_in[25] \
 a_data_in[26] a_data_in[27] a_data_in[28] a_data_in[29] a_data_in[30] \
 a_data_in[31] a_data_in[32] a_data_in[33] a_data_in[34] a_data_in[35] \
 a_data_in[36] a_data_in[37] a_data_in[38] a_data_in[39] a_data_in[40] \
 a_data_in[41] a_data_in[42] a_data_in[43] a_data_in[44] a_data_in[45] \
 a_data_in[46] a_data_in[47] a_data_in[48] a_data_in[49] a_data_in[50] \
 a_data_in[51] a_data_in[52] a_data_in[53] a_data_in[54] a_data_in[55] \
 a_data_in[56] a_data_in[57] a_data_in[58] a_data_in[59] a_data_in[60] \
 a_data_in[61] a_data_in[62] a_data_in[63] b_loc[0] b_loc[1] b_loc[2] \
 b_loc[3] b_loc[4] b_loc[5] b_loc[6] b_loc[7] a_loc[0] a_loc[1] a_loc[2] \
 a_loc[3] a_loc[4] a_loc[5] a_loc[6] a_loc[7] final_mat_mul_size[0] \
 final_mat_mul_size[1] final_mat_mul_size[2] final_mat_mul_size[3] \
 final_mat_mul_size[4] final_mat_mul_size[5] final_mat_mul_size[6] \
 final_mat_mul_size[7] b_data[0] b_data[1] b_data[2] b_data[3] b_data[4] \
 b_data[5] b_data[6] b_data[7] b_data[8] b_data[9] b_data[10] b_data[11] \
 b_data[12] b_data[13] b_data[14] b_data[15] b_data[16] b_data[17] \
 b_data[18] b_data[19] b_data[20] b_data[21] b_data[22] b_data[23] \
 b_data[24] b_data[25] b_data[26] b_data[27] b_data[28] b_data[29] \
 b_data[30] b_data[31] b_data[32] b_data[33] b_data[34] b_data[35] \
 b_data[36] b_data[37] b_data[38] b_data[39] b_data[40] b_data[41] \
 b_data[42] b_data[43] b_data[44] b_data[45] b_data[46] b_data[47] \
 b_data[48] b_data[49] b_data[50] b_data[51] b_data[52] b_data[53] \
 b_data[54] b_data[55] b_data[56] b_data[57] b_data[58] b_data[59] \
 b_data[60] b_data[61] b_data[62] b_data[63] a_data[0] a_data[1] a_data[2] \
 a_data[3] a_data[4] a_data[5] a_data[6] a_data[7] a_data[8] a_data[9] \
 a_data[10] a_data[11] a_data[12] a_data[13] a_data[14] a_data[15] \
 a_data[16] a_data[17] a_data[18] a_data[19] a_data[20] a_data[21] \
 a_data[22] a_data[23] a_data[24] a_data[25] a_data[26] a_data[27] \
 a_data[28] a_data[29] a_data[30] a_data[31] a_data[32] a_data[33] \
 a_data[34] a_data[35] a_data[36] a_data[37] a_data[38] a_data[39] \
 a_data[40] a_data[41] a_data[42] a_data[43] a_data[44] a_data[45] \
 a_data[46] a_data[47] a_data[48] a_data[49] a_data[50] a_data[51] \
 a_data[52] a_data[53] a_data[54] a_data[55] a_data[56] a_data[57] \
 a_data[58] a_data[59] a_data[60] a_data[61] a_data[62] a_data[63] \
 start_mat_mul reset clk
.outputs c_addr[0] c_addr[1] c_addr[2] c_addr[3] c_addr[4] c_addr[5] \
 c_addr[6] b_addr[0] b_addr[1] b_addr[2] b_addr[3] b_addr[4] b_addr[5] \
 b_addr[6] a_addr[0] a_addr[1] a_addr[2] a_addr[3] a_addr[4] a_addr[5] \
 a_addr[6] b_data_out[0] b_data_out[1] b_data_out[2] b_data_out[3] \
 b_data_out[4] b_data_out[5] b_data_out[6] b_data_out[7] b_data_out[8] \
 b_data_out[9] b_data_out[10] b_data_out[11] b_data_out[12] b_data_out[13] \
 b_data_out[14] b_data_out[15] b_data_out[16] b_data_out[17] b_data_out[18] \
 b_data_out[19] b_data_out[20] b_data_out[21] b_data_out[22] b_data_out[23] \
 b_data_out[24] b_data_out[25] b_data_out[26] b_data_out[27] b_data_out[28] \
 b_data_out[29] b_data_out[30] b_data_out[31] b_data_out[32] b_data_out[33] \
 b_data_out[34] b_data_out[35] b_data_out[36] b_data_out[37] b_data_out[38] \
 b_data_out[39] b_data_out[40] b_data_out[41] b_data_out[42] b_data_out[43] \
 b_data_out[44] b_data_out[45] b_data_out[46] b_data_out[47] b_data_out[48] \
 b_data_out[49] b_data_out[50] b_data_out[51] b_data_out[52] b_data_out[53] \
 b_data_out[54] b_data_out[55] b_data_out[56] b_data_out[57] b_data_out[58] \
 b_data_out[59] b_data_out[60] b_data_out[61] b_data_out[62] b_data_out[63] \
 a_data_out[0] a_data_out[1] a_data_out[2] a_data_out[3] a_data_out[4] \
 a_data_out[5] a_data_out[6] a_data_out[7] a_data_out[8] a_data_out[9] \
 a_data_out[10] a_data_out[11] a_data_out[12] a_data_out[13] a_data_out[14] \
 a_data_out[15] a_data_out[16] a_data_out[17] a_data_out[18] a_data_out[19] \
 a_data_out[20] a_data_out[21] a_data_out[22] a_data_out[23] a_data_out[24] \
 a_data_out[25] a_data_out[26] a_data_out[27] a_data_out[28] a_data_out[29] \
 a_data_out[30] a_data_out[31] a_data_out[32] a_data_out[33] a_data_out[34] \
 a_data_out[35] a_data_out[36] a_data_out[37] a_data_out[38] a_data_out[39] \
 a_data_out[40] a_data_out[41] a_data_out[42] a_data_out[43] a_data_out[44] \
 a_data_out[45] a_data_out[46] a_data_out[47] a_data_out[48] a_data_out[49] \
 a_data_out[50] a_data_out[51] a_data_out[52] a_data_out[53] a_data_out[54] \
 a_data_out[55] a_data_out[56] a_data_out[57] a_data_out[58] a_data_out[59] \
 a_data_out[60] a_data_out[61] a_data_out[62] a_data_out[63] c_data[0] \
 c_data[1] c_data[2] c_data[3] c_data[4] c_data[5] c_data[6] c_data[7] \
 c_data[8] c_data[9] c_data[10] c_data[11] c_data[12] c_data[13] c_data[14] \
 c_data[15] c_data[16] c_data[17] c_data[18] c_data[19] c_data[20] \
 c_data[21] c_data[22] c_data[23] c_data[24] c_data[25] c_data[26] \
 c_data[27] c_data[28] c_data[29] c_data[30] c_data[31] c_data[32] \
 c_data[33] c_data[34] c_data[35] c_data[36] c_data[37] c_data[38] \
 c_data[39] c_data[40] c_data[41] c_data[42] c_data[43] c_data[44] \
 c_data[45] c_data[46] c_data[47] c_data[48] c_data[49] c_data[50] \
 c_data[51] c_data[52] c_data[53] c_data[54] c_data[55] c_data[56] \
 c_data[57] c_data[58] c_data[59] c_data[60] c_data[61] c_data[62] \
 c_data[63] done_mat_mul
.blackbox
.end


.model CLOCK_GATING
.inputs I
.outputs
.blackbox
.end
