Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: KeyBoard.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "KeyBoard.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "KeyBoard"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : KeyBoard
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\lily\Desktop\ZJUverilog\Harry\ps2.v" into library work
Parsing module <ps2_keyboard>.
WARNING:HDLCompiler:751 - "C:\Users\lily\Desktop\ZJUverilog\Harry\ps2.v" Line 29: Redeclaration of ansi port overflow is not allowed
Analyzing Verilog file "C:\Users\lily\Desktop\ZJUverilog\Harry\KeyBoard.v" into library work
Parsing module <KeyBoard>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <KeyBoard>.

Elaborating module <ps2_keyboard>.
WARNING:HDLCompiler:1127 - "C:\Users\lily\Desktop\ZJUverilog\Harry\KeyBoard.v" Line 34: Assignment to overflow ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <KeyBoard>.
    Related source file is "C:\Users\lily\Desktop\ZJUverilog\Harry\KeyBoard.v".
INFO:Xst:3210 - "C:\Users\lily\Desktop\ZJUverilog\Harry\KeyBoard.v" line 34: Output port <overflow> of the instance <ps2> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <last_raw>.
    Found 8-bit register for signal <data>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <KeyBoard> synthesized.

Synthesizing Unit <ps2_keyboard>.
    Related source file is "C:\Users\lily\Desktop\ZJUverilog\Harry\ps2.v".
    Found 8x8-bit dual-port RAM <Mram_fifo> for signal <fifo>.
    Found 4-bit register for signal <count>.
    Found 3-bit register for signal <w_ptr>.
    Found 3-bit register for signal <r_ptr>.
    Found 1-bit register for signal <overflow>.
    Found 10-bit register for signal <buffer>.
    Found 3-bit register for signal <ps2_clk_sync>.
    Found 3-bit adder for signal <w_ptr[2]_GND_2_o_add_10_OUT> created at line 57.
    Found 4-bit adder for signal <count[3]_GND_2_o_add_14_OUT> created at line 62.
    Found 3-bit adder for signal <r_ptr[2]_GND_2_o_add_25_OUT> created at line 68.
    Found 3-bit comparator equal for signal <r_ptr[2]_w_ptr[2]_equal_12_o> created at line 57
    Found 3-bit comparator equal for signal <n0053> created at line 72
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <ps2_keyboard> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit dual-port RAM                                 : 1
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 2
 4-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 1
 10-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 2
 3-bit comparator equal                                : 2
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 12
 2-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ps2_keyboard>.
The following registers are absorbed into counter <w_ptr>: 1 register on signal <w_ptr>.
The following registers are absorbed into counter <r_ptr>: 1 register on signal <r_ptr>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_fifo> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w_ptr>         |          |
    |     diA            | connected to signal <buffer<8:1>>   |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <r_ptr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ps2_keyboard> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit dual-port distributed RAM                     : 1
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Counters                                             : 3
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
# Registers                                            : 30
 Flip-Flops                                            : 30
# Comparators                                          : 2
 3-bit comparator equal                                : 2
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 12
 2-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <KeyBoard> ...

Optimizing unit <ps2_keyboard> ...
WARNING:Xst:2677 - Node <ps2/overflow> of sequential type is unconnected in block <KeyBoard>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block KeyBoard, actual ratio is 0.

Final Macro Processing ...

Processing Unit <KeyBoard> :
	Found 2-bit shift register for signal <ps2/ps2_clk_sync_1>.
Unit <KeyBoard> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : KeyBoard.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 57
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 7
#      LUT3                        : 6
#      LUT4                        : 8
#      LUT5                        : 2
#      LUT6                        : 29
#      VCC                         : 1
# FlipFlops/Latches                : 38
#      FD                          : 9
#      FDE                         : 25
#      FDRE                        : 4
# RAMS                             : 3
#      RAM32M                      : 1
#      RAM32X1D                    : 2
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              38  out of  202800     0%  
 Number of Slice LUTs:                   64  out of  101400     0%  
    Number used as Logic:                55  out of  101400     0%  
    Number used as Memory:                9  out of  35000     0%  
       Number used as RAM:                8
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     65
   Number with an unused Flip Flop:      27  out of     65    41%  
   Number with an unused LUT:             1  out of     65     1%  
   Number of fully used LUT-FF pairs:    37  out of     65    56%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    400     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.007ns (Maximum Frequency: 332.557MHz)
   Minimum input arrival time before clock: 2.246ns
   Maximum output required time after clock: 2.128ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.007ns (frequency: 332.557MHz)
  Total number of paths / destination ports: 1047 / 96
-------------------------------------------------------------------------
Delay:               3.007ns (Levels of Logic = 2)
  Source:            ps2/Mram_fifo1 (RAM)
  Destination:       last_raw_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ps2/Mram_fifo1 to last_raw_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOA0     3   1.640   0.739  ps2/Mram_fifo1 (raw_data<0>)
     LUT6:I1->O           16   0.053   0.511  _n0045_inv1 (_n0045_inv1)
     LUT3:I2->O            1   0.053   0.000  last_raw_4_dpot (last_raw_4_dpot)
     FDE:D                     0.011          last_raw_4
    ----------------------------------------
    Total                      3.007ns (1.757ns logic, 1.250ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              2.246ns (Levels of Logic = 3)
  Source:            ps2_data (PAD)
  Destination:       ps2/Mram_fifo1 (RAM)
  Destination Clock: clk rising

  Data Path: ps2_data to ps2/Mram_fifo1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.000   0.805  ps2_data_IBUF (ps2_data_IBUF)
     LUT6:I0->O            1   0.053   0.413  ps2/BUS_00014_SW0 (N20)
     LUT6:I5->O            6   0.053   0.432  ps2/BUS_00014 (ps2/BUS_0001)
     RAM32M:WE                 0.490          ps2/Mram_fifo1
    ----------------------------------------
    Total                      2.246ns (0.596ns logic, 1.650ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 28 / 2
-------------------------------------------------------------------------
Offset:              2.128ns (Levels of Logic = 3)
  Source:            data_7 (FF)
  Destination:       key<1> (PAD)
  Source Clock:      clk rising

  Data Path: data_7 to key<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.739  data_7 (data_7)
     LUT5:I0->O            1   0.053   0.602  Mmux_key22 (Mmux_key21)
     LUT3:I0->O            1   0.053   0.399  Mmux_key24 (key_1_OBUF)
     OBUF:I->O                 0.000          key_1_OBUF (key<1>)
    ----------------------------------------
    Total                      2.128ns (0.388ns logic, 1.740ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.007|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.31 secs
 
--> 

Total memory usage is 4618972 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

