{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2011 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 09:03:49 2014 " "Info: Processing started: Sat Apr 12 09:03:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map quartus/altde2-70/jop " "Info: Command: quartus_map quartus/altde2-70/jop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "jop 9.1 H:/jopplus2013/quartus/altde2-70/jop_assignment_defaults.qdf " "Info: Revision \"jop\" was previously opened in Quartus II software version 9.1. Created Quartus II Default Settings File H:/jopplus2013/quartus/altde2-70/jop_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 9.1." {  } {  } 0 0 "Revision \"%1!s!\" was previously opened in Quartus II software version %2!s!. Created Quartus II Default Settings File %3!s!, which contains the default assignment setting information from Quartus II software version %2!s!." 0 0 "" 0 -1}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/altera/11.0sp1/quartus/bin/assignment_defaults.qdf " "Info: Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/altera/11.0sp1/quartus/bin/assignment_defaults.qdf" {  } {  } 0 0 "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/top/jop_config_global.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file /jopplus2013/vhdl/top/jop_config_global.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jop_config_global " "Info: Found design unit 1: jop_config_global" {  } { { "../../vhdl/top/jop_config_global.vhd" "" { Text "H:/jopplus2013/vhdl/top/jop_config_global.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jop_config_global-body " "Info: Found design unit 2: jop_config_global-body" {  } { { "../../vhdl/top/jop_config_global.vhd" "" { Text "H:/jopplus2013/vhdl/top/jop_config_global.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/top/jop_config_de2.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file /jopplus2013/vhdl/top/jop_config_de2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jop_config " "Info: Found design unit 1: jop_config" {  } { { "../../vhdl/top/jop_config_de2.vhd" "" { Text "H:/jopplus2013/vhdl/top/jop_config_de2.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jop_config-body " "Info: Found design unit 2: jop_config-body" {  } { { "../../vhdl/top/jop_config_de2.vhd" "" { Text "H:/jopplus2013/vhdl/top/jop_config_de2.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/scio/scio_min_de2-70.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/scio/scio_min_de2-70.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scio-rtl " "Info: Found design unit 1: scio-rtl" {  } { { "../../vhdl/scio/scio_min_DE2-70.vhd" "" { Text "H:/jopplus2013/vhdl/scio/scio_min_DE2-70.vhd" 132 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 scio " "Info: Found entity 1: scio" {  } { { "../../vhdl/scio/scio_min_DE2-70.vhd" "" { Text "H:/jopplus2013/vhdl/scio/scio_min_DE2-70.vhd" 62 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/memory/sc_ssram32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/memory/sc_ssram32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sc_mem_if-rtl " "Info: Found design unit 1: sc_mem_if-rtl" {  } { { "../../vhdl/memory/sc_ssram32.vhd" "" { Text "H:/jopplus2013/vhdl/memory/sc_ssram32.vhd" 79 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sc_mem_if " "Info: Found entity 1: sc_mem_if" {  } { { "../../vhdl/memory/sc_ssram32.vhd" "" { Text "H:/jopplus2013/vhdl/memory/sc_ssram32.vhd" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/top/jop_512x32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/top/jop_512x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jop-rtl " "Info: Found design unit 1: jop-rtl" {  } { { "../../vhdl/top/jop_512x32.vhd" "" { Text "H:/jopplus2013/vhdl/top/jop_512x32.vhd" 102 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jop " "Info: Found entity 1: jop" {  } { { "../../vhdl/top/jop_512x32.vhd" "" { Text "H:/jopplus2013/vhdl/top/jop_512x32.vhd" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/core/jop_types.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /jopplus2013/vhdl/core/jop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jop_types " "Info: Found design unit 1: jop_types" {  } { { "../../vhdl/core/jop_types.vhd" "" { Text "H:/jopplus2013/vhdl/core/jop_types.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/simpcon/sc_pack.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file /jopplus2013/vhdl/simpcon/sc_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sc_pack " "Info: Found design unit 1: sc_pack" {  } { { "../../vhdl/simpcon/sc_pack.vhd" "" { Text "H:/jopplus2013/vhdl/simpcon/sc_pack.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sc_pack-body " "Info: Found design unit 2: sc_pack-body" {  } { { "../../vhdl/simpcon/sc_pack.vhd" "" { Text "H:/jopplus2013/vhdl/simpcon/sc_pack.vhd" 110 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/altera/cyc2_pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/altera/cyc2_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "../../vhdl/altera/cyc2_pll.vhd" "" { Text "H:/jopplus2013/vhdl/altera/cyc2_pll.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "../../vhdl/altera/cyc2_pll.vhd" "" { Text "H:/jopplus2013/vhdl/altera/cyc2_pll.vhd" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/scio/fifo.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file /jopplus2013/vhdl/scio/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_elem-rtl " "Info: Found design unit 1: fifo_elem-rtl" {  } { { "../../vhdl/scio/fifo.vhd" "" { Text "H:/jopplus2013/vhdl/scio/fifo.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fifo-rtl " "Info: Found design unit 2: fifo-rtl" {  } { { "../../vhdl/scio/fifo.vhd" "" { Text "H:/jopplus2013/vhdl/scio/fifo.vhd" 127 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo_elem " "Info: Found entity 1: fifo_elem" {  } { { "../../vhdl/scio/fifo.vhd" "" { Text "H:/jopplus2013/vhdl/scio/fifo.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fifo " "Info: Found entity 2: fifo" {  } { { "../../vhdl/scio/fifo.vhd" "" { Text "H:/jopplus2013/vhdl/scio/fifo.vhd" 108 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/scio/sc_uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/scio/sc_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sc_uart-rtl " "Info: Found design unit 1: sc_uart-rtl" {  } { { "../../vhdl/scio/sc_uart.vhd" "" { Text "H:/jopplus2013/vhdl/scio/sc_uart.vhd" 90 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sc_uart " "Info: Found entity 1: sc_uart" {  } { { "../../vhdl/scio/sc_uart.vhd" "" { Text "H:/jopplus2013/vhdl/scio/sc_uart.vhd" 64 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/scio/sc_sys.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file /jopplus2013/vhdl/scio/sc_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intstate-rtl " "Info: Found design unit 1: intstate-rtl" {  } { { "../../vhdl/scio/sc_sys.vhd" "" { Text "H:/jopplus2013/vhdl/scio/sc_sys.vhd" 77 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sc_sys-rtl " "Info: Found design unit 2: sc_sys-rtl" {  } { { "../../vhdl/scio/sc_sys.vhd" "" { Text "H:/jopplus2013/vhdl/scio/sc_sys.vhd" 153 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 intstate " "Info: Found entity 1: intstate" {  } { { "../../vhdl/scio/sc_sys.vhd" "" { Text "H:/jopplus2013/vhdl/scio/sc_sys.vhd" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sc_sys " "Info: Found entity 2: sc_sys" {  } { { "../../vhdl/scio/sc_sys.vhd" "" { Text "H:/jopplus2013/vhdl/scio/sc_sys.vhd" 112 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/scio/led_switch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/scio/led_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_switch-rtl " "Info: Found design unit 1: led_switch-rtl" {  } { { "../../vhdl/scio/led_switch.vhd" "" { Text "H:/jopplus2013/vhdl/scio/led_switch.vhd" 68 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 led_switch " "Info: Found entity 1: led_switch" {  } { { "../../vhdl/scio/led_switch.vhd" "" { Text "H:/jopplus2013/vhdl/scio/led_switch.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/jtbl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/jtbl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtbl-rtl " "Info: Found design unit 1: jtbl-rtl" {  } { { "../../vhdl/jtbl.vhd" "" { Text "H:/jopplus2013/vhdl/jtbl.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jtbl " "Info: Found entity 1: jtbl" {  } { { "../../vhdl/jtbl.vhd" "" { Text "H:/jopplus2013/vhdl/jtbl.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/altera/arom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/altera/arom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rtl " "Info: Found design unit 1: rom-rtl" {  } { { "../../vhdl/altera/arom.vhd" "" { Text "H:/jopplus2013/vhdl/altera/arom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "../../vhdl/altera/arom.vhd" "" { Text "H:/jopplus2013/vhdl/altera/arom.vhd" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/altera/aram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/altera/aram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Info: Found design unit 1: ram-rtl" {  } { { "../../vhdl/altera/aram.vhd" "" { Text "H:/jopplus2013/vhdl/altera/aram.vhd" 61 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "../../vhdl/altera/aram.vhd" "" { Text "H:/jopplus2013/vhdl/altera/aram.vhd" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/core/bcfetch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/bcfetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcfetch-rtl " "Info: Found design unit 1: bcfetch-rtl" {  } { { "../../vhdl/core/bcfetch.vhd" "" { Text "H:/jopplus2013/vhdl/core/bcfetch.vhd" 107 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcfetch " "Info: Found entity 1: bcfetch" {  } { { "../../vhdl/core/bcfetch.vhd" "" { Text "H:/jopplus2013/vhdl/core/bcfetch.vhd" 60 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/core/core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-rtl " "Info: Found design unit 1: core-rtl" {  } { { "../../vhdl/core/core.vhd" "" { Text "H:/jopplus2013/vhdl/core/core.vhd" 113 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 core " "Info: Found entity 1: core" {  } { { "../../vhdl/core/core.vhd" "" { Text "H:/jopplus2013/vhdl/core/core.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/core/decode.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-rtl " "Info: Found design unit 1: decode-rtl" {  } { { "../../vhdl/core/decode.vhd" "" { Text "H:/jopplus2013/vhdl/core/decode.vhd" 134 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Info: Found entity 1: decode" {  } { { "../../vhdl/core/decode.vhd" "" { Text "H:/jopplus2013/vhdl/core/decode.vhd" 67 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/core/fetch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-rtl " "Info: Found design unit 1: fetch-rtl" {  } { { "../../vhdl/core/fetch.vhd" "" { Text "H:/jopplus2013/vhdl/core/fetch.vhd" 85 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Info: Found entity 1: fetch" {  } { { "../../vhdl/core/fetch.vhd" "" { Text "H:/jopplus2013/vhdl/core/fetch.vhd" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/altera/cyc_jbc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/altera/cyc_jbc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jbc-rtl " "Info: Found design unit 1: jbc-rtl" {  } { { "../../vhdl/altera/cyc_jbc.vhd" "" { Text "H:/jopplus2013/vhdl/altera/cyc_jbc.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jbc " "Info: Found entity 1: jbc" {  } { { "../../vhdl/altera/cyc_jbc.vhd" "" { Text "H:/jopplus2013/vhdl/altera/cyc_jbc.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/memory/mem_sc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/memory/mem_sc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_sc-rtl " "Info: Found design unit 1: mem_sc-rtl" {  } { { "../../vhdl/memory/mem_sc.vhd" "" { Text "H:/jopplus2013/vhdl/memory/mem_sc.vhd" 93 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mem_sc " "Info: Found entity 1: mem_sc" {  } { { "../../vhdl/memory/mem_sc.vhd" "" { Text "H:/jopplus2013/vhdl/memory/mem_sc.vhd" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/memory/sdpram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/memory/sdpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdpram-rtl " "Info: Found design unit 1: sdpram-rtl" {  } { { "../../vhdl/memory/sdpram.vhd" "" { Text "H:/jopplus2013/vhdl/memory/sdpram.vhd" 62 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdpram " "Info: Found entity 1: sdpram" {  } { { "../../vhdl/memory/sdpram.vhd" "" { Text "H:/jopplus2013/vhdl/memory/sdpram.vhd" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/core/cache.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcache-rtl " "Info: Found design unit 1: mcache-rtl" {  } { { "../../vhdl/core/cache.vhd" "" { Text "H:/jopplus2013/vhdl/core/cache.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mcache " "Info: Found entity 1: mcache" {  } { { "../../vhdl/core/cache.vhd" "" { Text "H:/jopplus2013/vhdl/core/cache.vhd" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/cache/ocache.vhd 5 2 " "Info: Found 5 design units, including 2 entities, in source file /jopplus2013/vhdl/cache/ocache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oc_types " "Info: Found design unit 1: oc_types" {  } { { "../../vhdl/cache/ocache.vhd" "" { Text "H:/jopplus2013/vhdl/cache/ocache.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 oc_tag-rtl " "Info: Found design unit 2: oc_tag-rtl" {  } { { "../../vhdl/cache/ocache.vhd" "" { Text "H:/jopplus2013/vhdl/cache/ocache.vhd" 105 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ocache-rtl " "Info: Found design unit 3: ocache-rtl" {  } { { "../../vhdl/cache/ocache.vhd" "" { Text "H:/jopplus2013/vhdl/cache/ocache.vhd" 258 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 oc_tag " "Info: Found entity 1: oc_tag" {  } { { "../../vhdl/cache/ocache.vhd" "" { Text "H:/jopplus2013/vhdl/cache/ocache.vhd" 97 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ocache " "Info: Found entity 2: ocache" {  } { { "../../vhdl/cache/ocache.vhd" "" { Text "H:/jopplus2013/vhdl/cache/ocache.vhd" 248 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/core/mul.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul-rtl " "Info: Found design unit 1: mul-rtl" {  } { { "../../vhdl/core/mul.vhd" "" { Text "H:/jopplus2013/vhdl/core/mul.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mul " "Info: Found entity 1: mul" {  } { { "../../vhdl/core/mul.vhd" "" { Text "H:/jopplus2013/vhdl/core/mul.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/core/shift.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-rtl " "Info: Found design unit 1: shift-rtl" {  } { { "../../vhdl/core/shift.vhd" "" { Text "H:/jopplus2013/vhdl/core/shift.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "../../vhdl/core/shift.vhd" "" { Text "H:/jopplus2013/vhdl/core/shift.vhd" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/core/stack.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack-rtl " "Info: Found design unit 1: stack-rtl" {  } { { "../../vhdl/core/stack.vhd" "" { Text "H:/jopplus2013/vhdl/core/stack.vhd" 101 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 stack " "Info: Found entity 1: stack" {  } { { "../../vhdl/core/stack.vhd" "" { Text "H:/jopplus2013/vhdl/core/stack.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jopplus2013/vhdl/core/jopcpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /jopplus2013/vhdl/core/jopcpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jopcpu-rtl " "Info: Found design unit 1: jopcpu-rtl" {  } { { "../../vhdl/core/jopcpu.vhd" "" { Text "H:/jopplus2013/vhdl/core/jopcpu.vhd" 101 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jopcpu " "Info: Found entity 1: jopcpu" {  } { { "../../vhdl/core/jopcpu.vhd" "" { Text "H:/jopplus2013/vhdl/core/jopcpu.vhd" 59 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "jop " "Info: Elaborating entity \"jop\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oLEDG jop_512x32.vhd(62) " "Warning (10541): VHDL Signal Declaration warning at jop_512x32.vhd(62): used implicit default value for signal \"oLEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../vhdl/top/jop_512x32.vhd" "" { Text "H:/jopplus2013/vhdl/top/jop_512x32.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_lock jop_512x32.vhd(124) " "Warning (10036): Verilog HDL or VHDL warning at jop_512x32.vhd(124): object \"pll_lock\" assigned a value but never read" {  } { { "../../vhdl/top/jop_512x32.vhd" "" { Text "H:/jopplus2013/vhdl/top/jop_512x32.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_nsc jop_512x32.vhd(158) " "Warning (10036): Verilog HDL or VHDL warning at jop_512x32.vhd(158): object \"ram_nsc\" assigned a value but never read" {  } { { "../../vhdl/top/jop_512x32.vhd" "" { Text "H:/jopplus2013/vhdl/top/jop_512x32.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "oLEDR\[17..16\] jop_512x32.vhd(61) " "Warning (10873): Using initial value X (don't care) for net \"oLEDR\[17..16\]\" at jop_512x32.vhd(61)" {  } { { "../../vhdl/top/jop_512x32.vhd" "" { Text "H:/jopplus2013/vhdl/top/jop_512x32.vhd" 61 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../../vhdl/top/jop_512x32.vhd" "pll_inst" { Text "H:/jopplus2013/vhdl/top/jop_512x32.vhd" 197 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../../vhdl/altera/cyc2_pll.vhd" "altpll_component" { Text "H:/jopplus2013/vhdl/altera/cyc2_pll.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../../vhdl/altera/cyc2_pll.vhd" "" { Text "H:/jopplus2013/vhdl/altera/cyc2_pll.vhd" 137 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Info: Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Info: Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Info: Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Info: Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 5000 " "Info: Parameter \"clk1_phase_shift\" = \"5000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll2 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../vhdl/altera/cyc2_pll.vhd" "" { Text "H:/jopplus2013/vhdl/altera/cyc2_pll.vhd" 137 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jopcpu jopcpu:cpu " "Info: Elaborating entity \"jopcpu\" for hierarchy \"jopcpu:cpu\"" {  } { { "../../vhdl/top/jop_512x32.vhd" "cpu" { Text "H:/jopplus2013/vhdl/top/jop_512x32.vhd" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sc_scratch_out jopcpu.vhd(121) " "Warning (10036): Verilog HDL or VHDL warning at jopcpu.vhd(121): object \"sc_scratch_out\" assigned a value but never read" {  } { { "../../vhdl/core/jopcpu.vhd" "" { Text "H:/jopplus2013/vhdl/core/jopcpu.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sc_mem_out.tm_broadcast jopcpu.vhd(75) " "Warning (10873): Using initial value X (don't care) for net \"sc_mem_out.tm_broadcast\" at jopcpu.vhd(75)" {  } { { "../../vhdl/core/jopcpu.vhd" "" { Text "H:/jopplus2013/vhdl/core/jopcpu.vhd" 75 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sc_io_out.tm_cache jopcpu.vhd(81) " "Warning (10873): Using initial value X (don't care) for net \"sc_io_out.tm_cache\" at jopcpu.vhd(81)" {  } { { "../../vhdl/core/jopcpu.vhd" "" { Text "H:/jopplus2013/vhdl/core/jopcpu.vhd" 81 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sc_io_out.tm_broadcast jopcpu.vhd(81) " "Warning (10873): Using initial value X (don't care) for net \"sc_io_out.tm_broadcast\" at jopcpu.vhd(81)" {  } { { "../../vhdl/core/jopcpu.vhd" "" { Text "H:/jopplus2013/vhdl/core/jopcpu.vhd" 81 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sc_scratch_in.rd_data jopcpu.vhd(122) " "Warning (10873): Using initial value X (don't care) for net \"sc_scratch_in.rd_data\" at jopcpu.vhd(122)" {  } { { "../../vhdl/core/jopcpu.vhd" "" { Text "H:/jopplus2013/vhdl/core/jopcpu.vhd" 122 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core jopcpu:cpu\|core:core " "Info: Elaborating entity \"core\" for hierarchy \"jopcpu:cpu\|core:core\"" {  } { { "../../vhdl/core/jopcpu.vhd" "core" { Text "H:/jopplus2013/vhdl/core/jopcpu.vhd" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tick_0 core.vhd(391) " "Warning (10036): Verilog HDL or VHDL warning at core.vhd(391): object \"tick_0\" assigned a value but never read" {  } { { "../../vhdl/core/core.vhd" "" { Text "H:/jopplus2013/vhdl/core/core.vhd" 391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tick_1 core.vhd(392) " "Warning (10036): Verilog HDL or VHDL warning at core.vhd(392): object \"tick_1\" assigned a value but never read" {  } { { "../../vhdl/core/core.vhd" "" { Text "H:/jopplus2013/vhdl/core/core.vhd" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total_tick0 core.vhd(394) " "Warning (10036): Verilog HDL or VHDL warning at core.vhd(394): object \"total_tick0\" assigned a value but never read" {  } { { "../../vhdl/core/core.vhd" "" { Text "H:/jopplus2013/vhdl/core/core.vhd" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tick_cnt0 core.vhd(395) " "Warning (10036): Verilog HDL or VHDL warning at core.vhd(395): object \"tick_cnt0\" assigned a value but never read" {  } { { "../../vhdl/core/core.vhd" "" { Text "H:/jopplus2013/vhdl/core/core.vhd" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcfetch jopcpu:cpu\|core:core\|bcfetch:bcf " "Info: Elaborating entity \"bcfetch\" for hierarchy \"jopcpu:cpu\|core:core\|bcfetch:bcf\"" {  } { { "../../vhdl/core/core.vhd" "bcf" { Text "H:/jopplus2013/vhdl/core/core.vhd" 400 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zfreg bcfetch.vhd(477) " "Warning (10492): VHDL Process Statement warning at bcfetch.vhd(477): signal \"zfreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../vhdl/core/bcfetch.vhd" "" { Text "H:/jopplus2013/vhdl/core/bcfetch.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl bcfetch.vhd(477) " "Warning (10492): VHDL Process Statement warning at bcfetch.vhd(477): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../vhdl/core/bcfetch.vhd" "" { Text "H:/jopplus2013/vhdl/core/bcfetch.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rejump_value bcfetch.vhd(497) " "Warning (10492): VHDL Process Statement warning at bcfetch.vhd(497): signal \"rejump_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../vhdl/core/bcfetch.vhd" "" { Text "H:/jopplus2013/vhdl/core/bcfetch.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtbl jopcpu:cpu\|core:core\|bcfetch:bcf\|jtbl:jt " "Info: Elaborating entity \"jtbl\" for hierarchy \"jopcpu:cpu\|core:core\|bcfetch:bcf\|jtbl:jt\"" {  } { { "../../vhdl/core/bcfetch.vhd" "jt" { Text "H:/jopplus2013/vhdl/core/bcfetch.vhd" 267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jbc jopcpu:cpu\|core:core\|bcfetch:bcf\|jbc:mch " "Info: Elaborating entity \"jbc\" for hierarchy \"jopcpu:cpu\|core:core\|bcfetch:bcf\|jbc:mch\"" {  } { { "../../vhdl/core/bcfetch.vhd" "mch" { Text "H:/jopplus2013/vhdl/core/bcfetch.vhd" 335 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram jopcpu:cpu\|core:core\|bcfetch:bcf\|jbc:mch\|altsyncram:alt_jbc " "Info: Elaborating entity \"altsyncram\" for hierarchy \"jopcpu:cpu\|core:core\|bcfetch:bcf\|jbc:mch\|altsyncram:alt_jbc\"" {  } { { "../../vhdl/altera/cyc_jbc.vhd" "alt_jbc" { Text "H:/jopplus2013/vhdl/altera/cyc_jbc.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "jopcpu:cpu\|core:core\|bcfetch:bcf\|jbc:mch\|altsyncram:alt_jbc " "Info: Elaborated megafunction instantiation \"jopcpu:cpu\|core:core\|bcfetch:bcf\|jbc:mch\|altsyncram:alt_jbc\"" {  } { { "../../vhdl/altera/cyc_jbc.vhd" "" { Text "H:/jopplus2013/vhdl/altera/cyc_jbc.vhd" 102 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jopcpu:cpu\|core:core\|bcfetch:bcf\|jbc:mch\|altsyncram:alt_jbc " "Info: Instantiated megafunction \"jopcpu:cpu\|core:core\|bcfetch:bcf\|jbc:mch\|altsyncram:alt_jbc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Info: Parameter \"widthad_b\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Info: Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../vhdl/altera/cyc_jbc.vhd" "" { Text "H:/jopplus2013/vhdl/altera/cyc_jbc.vhd" 102 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Info: Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "H:/jopplus2013/quartus/altde2-70/db/altsyncram_5pi1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 jopcpu:cpu\|core:core\|bcfetch:bcf\|jbc:mch\|altsyncram:alt_jbc\|altsyncram_5pi1:auto_generated " "Info: Elaborating entity \"altsyncram_5pi1\" for hierarchy \"jopcpu:cpu\|core:core\|bcfetch:bcf\|jbc:mch\|altsyncram:alt_jbc\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch jopcpu:cpu\|core:core\|fetch:fch " "Info: Elaborating entity \"fetch\" for hierarchy \"jopcpu:cpu\|core:core\|fetch:fch\"" {  } { { "../../vhdl/core/core.vhd" "fch" { Text "H:/jopplus2013/vhdl/core/core.vhd" 409 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom " "Info: Elaborating entity \"rom\" for hierarchy \"jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\"" {  } { { "../../vhdl/core/fetch.vhd" "mcrom" { Text "H:/jopplus2013/vhdl/core/fetch.vhd" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\"" {  } { { "../../vhdl/altera/arom.vhd" "cmp_rom" { Text "H:/jopplus2013/vhdl/altera/arom.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom " "Info: Elaborated megafunction instantiation \"jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\"" {  } { { "../../vhdl/altera/arom.vhd" "" { Text "H:/jopplus2013/vhdl/altera/arom.vhd" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom " "Info: Instantiated megafunction \"jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Info: Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 2048 " "Info: Parameter \"LPM_NUMWORDS\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ../../asm/generated/rom.mif " "Info: Parameter \"LPM_FILE\" = \"../../asm/generated/rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT USE_EAB=ON " "Info: Parameter \"LPM_HINT\" = \"USE_EAB=ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../vhdl/altera/arom.vhd" "" { Text "H:/jopplus2013/vhdl/altera/arom.vhd" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\|altrom:srom jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom " "Info: Elaborated megafunction instantiation \"jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\|altrom:srom\", which is child of megafunction instantiation \"jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "../../vhdl/altera/arom.vhd" "" { Text "H:/jopplus2013/vhdl/altera/arom.vhd" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\|altrom:srom\|altsyncram:rom_block jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom " "Info: Elaborated megafunction instantiation \"jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "../../vhdl/altera/arom.vhd" "" { Text "H:/jopplus2013/vhdl/altera/arom.vhd" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mh11.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mh11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mh11 " "Info: Found entity 1: altsyncram_mh11" {  } { { "db/altsyncram_mh11.tdf" "" { Text "H:/jopplus2013/quartus/altde2-70/db/altsyncram_mh11.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mh11 jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_mh11:auto_generated " "Info: Elaborating entity \"altsyncram_mh11\" for hierarchy \"jopcpu:cpu\|core:core\|fetch:fch\|rom:mcrom\|lpm_rom:cmp_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_mh11:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "164 2048 0 1 1 " "Warning: 164 out of 2048 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1884 2047 " "Warning: Addresses ranging from 1884 to 2047 are not initialized" {  } { { "H:/jopplus2013/asm/generated/rom.mif" "" { Text "H:/jopplus2013/asm/generated/rom.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "H:/jopplus2013/asm/generated/rom.mif" "" { Text "H:/jopplus2013/asm/generated/rom.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "512 2048 512 10 " "Warning: 512 out of 2048 addresses are reinitialized. The latest initialized data will replace the existing data. There are 512 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File address 0 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/rom.mif" "" { Text "H:/jopplus2013/asm/generated/rom.mif" 228 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Warning: Memory Initialization File address 1 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/rom.mif" "" { Text "H:/jopplus2013/asm/generated/rom.mif" 229 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Warning: Memory Initialization File address 2 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/rom.mif" "" { Text "H:/jopplus2013/asm/generated/rom.mif" 230 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Warning: Memory Initialization File address 3 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/rom.mif" "" { Text "H:/jopplus2013/asm/generated/rom.mif" 231 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Warning: Memory Initialization File address 4 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/rom.mif" "" { Text "H:/jopplus2013/asm/generated/rom.mif" 232 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Warning: Memory Initialization File address 5 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/rom.mif" "" { Text "H:/jopplus2013/asm/generated/rom.mif" 293 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Warning: Memory Initialization File address 6 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/rom.mif" "" { Text "H:/jopplus2013/asm/generated/rom.mif" 294 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Warning: Memory Initialization File address 7 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/rom.mif" "" { Text "H:/jopplus2013/asm/generated/rom.mif" 295 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Warning: Memory Initialization File address 8 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/rom.mif" "" { Text "H:/jopplus2013/asm/generated/rom.mif" 296 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Warning: Memory Initialization File address 9 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/rom.mif" "" { Text "H:/jopplus2013/asm/generated/rom.mif" 297 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "H:/jopplus2013/asm/generated/rom.mif" "" { Text "H:/jopplus2013/asm/generated/rom.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode jopcpu:cpu\|core:core\|decode:dec " "Info: Elaborating entity \"decode\" for hierarchy \"jopcpu:cpu\|core:core\|decode:dec\"" {  } { { "../../vhdl/core/core.vhd" "dec" { Text "H:/jopplus2013/vhdl/core/core.vhd" 413 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack jopcpu:cpu\|core:core\|stack:stk " "Info: Elaborating entity \"stack\" for hierarchy \"jopcpu:cpu\|core:core\|stack:stk\"" {  } { { "../../vhdl/core/core.vhd" "stk" { Text "H:/jopplus2013/vhdl/core/core.vhd" 429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T stack.vhd(266) " "Warning (10492): VHDL Process Statement warning at stack.vhd(266): signal \"T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../vhdl/core/stack.vhd" "" { Text "H:/jopplus2013/vhdl/core/stack.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift jopcpu:cpu\|core:core\|stack:stk\|shift:shf " "Info: Elaborating entity \"shift\" for hierarchy \"jopcpu:cpu\|core:core\|stack:stk\|shift:shf\"" {  } { { "../../vhdl/core/stack.vhd" "shf" { Text "H:/jopplus2013/vhdl/core/stack.vhd" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram jopcpu:cpu\|core:core\|stack:stk\|ram:stkram " "Info: Elaborating entity \"ram\" for hierarchy \"jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\"" {  } { { "../../vhdl/core/stack.vhd" "stkram" { Text "H:/jopplus2013/vhdl/core/stack.vhd" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram " "Info: Elaborating entity \"lpm_ram_dp\" for hierarchy \"jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\"" {  } { { "../../vhdl/altera/aram.vhd" "cmp_ram" { Text "H:/jopplus2013/vhdl/altera/aram.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram " "Info: Elaborated megafunction instantiation \"jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\"" {  } { { "../../vhdl/altera/aram.vhd" "" { Text "H:/jopplus2013/vhdl/altera/aram.vhd" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram " "Info: Instantiated megafunction \"jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DP " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_RDADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_RDADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WRADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_WRADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ../../asm/generated/ram.mif " "Info: Parameter \"LPM_FILE\" = \"../../asm/generated/ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT USE_EAB=ON " "Info: Parameter \"LPM_HINT\" = \"USE_EAB=ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../vhdl/altera/aram.vhd" "" { Text "H:/jopplus2013/vhdl/altera/aram.vhd" 103 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WCBX_ALTDPRAM_ALTSYNCRAM_CONVERSION" "" "Warning: ALTDPRAM doesn't support Cyclone II. Trying for best case memory conversions. The power up states will be different for stratix as well as read during write modes" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 81 3 0 } }  } 0 0 "Warning message" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\|altdpram:sram " "Info: Elaborating entity \"altdpram\" for hierarchy \"jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 81 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\|altdpram:sram jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram " "Info: Elaborated megafunction instantiation \"jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\|altdpram:sram\", which is child of megafunction instantiation \"jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 81 3 0 } } { "../../vhdl/altera/aram.vhd" "" { Text "H:/jopplus2013/vhdl/altera/aram.vhd" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\|altdpram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\|altdpram:sram\|altsyncram:ram_block jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram " "Info: Elaborated megafunction instantiation \"jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 203 4 0 } } { "../../vhdl/altera/aram.vhd" "" { Text "H:/jopplus2013/vhdl/altera/aram.vhd" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ts1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7ts1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ts1 " "Info: Found entity 1: altsyncram_7ts1" {  } { { "db/altsyncram_7ts1.tdf" "" { Text "H:/jopplus2013/quartus/altde2-70/db/altsyncram_7ts1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ts1 jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\|altdpram:sram\|altsyncram:ram_block\|altsyncram_7ts1:auto_generated " "Info: Elaborating entity \"altsyncram_7ts1\" for hierarchy \"jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\|altdpram:sram\|altsyncram:ram_block\|altsyncram_7ts1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jil1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jil1 " "Info: Found entity 1: altsyncram_jil1" {  } { { "db/altsyncram_jil1.tdf" "" { Text "H:/jopplus2013/quartus/altde2-70/db/altsyncram_jil1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jil1 jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\|altdpram:sram\|altsyncram:ram_block\|altsyncram_7ts1:auto_generated\|altsyncram_jil1:altsyncram1 " "Info: Elaborating entity \"altsyncram_jil1\" for hierarchy \"jopcpu:cpu\|core:core\|stack:stk\|ram:stkram\|lpm_ram_dp:cmp_ram\|altdpram:sram\|altsyncram:ram_block\|altsyncram_7ts1:auto_generated\|altsyncram_jil1:altsyncram1\"" {  } { { "db/altsyncram_7ts1.tdf" "altsyncram1" { Text "H:/jopplus2013/quartus/altde2-70/db/altsyncram_7ts1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "49 256 49 10 " "Warning: 49 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 49 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File address 0 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/ram.mif" "" { Text "H:/jopplus2013/asm/generated/ram.mif" 16 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Warning: Memory Initialization File address 1 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/ram.mif" "" { Text "H:/jopplus2013/asm/generated/ram.mif" 17 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Warning: Memory Initialization File address 2 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/ram.mif" "" { Text "H:/jopplus2013/asm/generated/ram.mif" 18 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Warning: Memory Initialization File address 3 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/ram.mif" "" { Text "H:/jopplus2013/asm/generated/ram.mif" 19 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Warning: Memory Initialization File address 4 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/ram.mif" "" { Text "H:/jopplus2013/asm/generated/ram.mif" 20 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Warning: Memory Initialization File address 5 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/ram.mif" "" { Text "H:/jopplus2013/asm/generated/ram.mif" 21 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Warning: Memory Initialization File address 6 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/ram.mif" "" { Text "H:/jopplus2013/asm/generated/ram.mif" 22 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Warning: Memory Initialization File address 7 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/ram.mif" "" { Text "H:/jopplus2013/asm/generated/ram.mif" 23 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Warning: Memory Initialization File address 8 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/ram.mif" "" { Text "H:/jopplus2013/asm/generated/ram.mif" 24 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Warning: Memory Initialization File address 9 is reinitialized" {  } { { "H:/jopplus2013/asm/generated/ram.mif" "" { Text "H:/jopplus2013/asm/generated/ram.mif" 25 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "H:/jopplus2013/asm/generated/ram.mif" "" { Text "H:/jopplus2013/asm/generated/ram.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_sc jopcpu:cpu\|mem_sc:mem " "Info: Elaborating entity \"mem_sc\" for hierarchy \"jopcpu:cpu\|mem_sc:mem\"" {  } { { "../../vhdl/core/jopcpu.vhd" "mem" { Text "H:/jopplus2013/vhdl/core/jopcpu.vhd" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_sc.vhd(388) " "Warning (10037): Verilog HDL or VHDL warning at mem_sc.vhd(388): conditional expression evaluates to a constant" {  } { { "../../vhdl/memory/mem_sc.vhd" "" { Text "H:/jopplus2013/vhdl/memory/mem_sc.vhd" 388 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mem_sc.vhd(860) " "Warning (10037): Verilog HDL or VHDL warning at mem_sc.vhd(860): conditional expression evaluates to a constant" {  } { { "../../vhdl/memory/mem_sc.vhd" "" { Text "H:/jopplus2013/vhdl/memory/mem_sc.vhd" 860 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sc_mem_out.cinval mem_sc.vhd(88) " "Warning (10873): Using initial value X (don't care) for net \"sc_mem_out.cinval\" at mem_sc.vhd(88)" {  } { { "../../vhdl/memory/mem_sc.vhd" "" { Text "H:/jopplus2013/vhdl/memory/mem_sc.vhd" 88 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sc_mem_out.tm_broadcast mem_sc.vhd(88) " "Warning (10873): Using initial value X (don't care) for net \"sc_mem_out.tm_broadcast\" at mem_sc.vhd(88)" {  } { { "../../vhdl/memory/mem_sc.vhd" "" { Text "H:/jopplus2013/vhdl/memory/mem_sc.vhd" 88 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcache jopcpu:cpu\|mem_sc:mem\|mcache:mc " "Info: Elaborating entity \"mcache\" for hierarchy \"jopcpu:cpu\|mem_sc:mem\|mcache:mc\"" {  } { { "../../vhdl/memory/mem_sc.vhd" "mc" { Text "H:/jopplus2013/vhdl/memory/mem_sc.vhd" 244 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocache jopcpu:cpu\|mem_sc:mem\|ocache:oc " "Info: Elaborating entity \"ocache\" for hierarchy \"jopcpu:cpu\|mem_sc:mem\|ocache:oc\"" {  } { { "../../vhdl/memory/mem_sc.vhd" "oc" { Text "H:/jopplus2013/vhdl/memory/mem_sc.vhd" 257 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit_reg ocache.vhd(264) " "Warning (10036): Verilog HDL or VHDL warning at ocache.vhd(264): object \"hit_reg\" assigned a value but never read" {  } { { "../../vhdl/cache/ocache.vhd" "" { Text "H:/jopplus2013/vhdl/cache/ocache.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oc_tag jopcpu:cpu\|mem_sc:mem\|ocache:oc\|oc_tag:tag " "Info: Elaborating entity \"oc_tag\" for hierarchy \"jopcpu:cpu\|mem_sc:mem\|ocache:oc\|oc_tag:tag\"" {  } { { "../../vhdl/cache/ocache.vhd" "tag" { Text "H:/jopplus2013/vhdl/cache/ocache.vhd" 289 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul jopcpu:cpu\|mul:ml " "Info: Elaborating entity \"mul\" for hierarchy \"jopcpu:cpu\|mul:ml\"" {  } { { "../../vhdl/core/jopcpu.vhd" "ml" { Text "H:/jopplus2013/vhdl/core/jopcpu.vhd" 345 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scio scio:io " "Info: Elaborating entity \"scio\" for hierarchy \"scio:io\"" {  } { { "../../vhdl/top/jop_512x32.vhd" "io" { Text "H:/jopplus2013/vhdl/top/jop_512x32.vhd" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sc_dout\[3\] scio_min_DE2-70.vhd(145) " "Warning (10873): Using initial value X (don't care) for net \"sc_dout\[3\]\" at scio_min_DE2-70.vhd(145)" {  } { { "../../vhdl/scio/scio_min_DE2-70.vhd" "" { Text "H:/jopplus2013/vhdl/scio/scio_min_DE2-70.vhd" 145 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sc_rdy_cnt\[3\] scio_min_DE2-70.vhd(148) " "Warning (10873): Using initial value X (don't care) for net \"sc_rdy_cnt\[3\]\" at scio_min_DE2-70.vhd(148)" {  } { { "../../vhdl/scio/scio_min_DE2-70.vhd" "" { Text "H:/jopplus2013/vhdl/scio/scio_min_DE2-70.vhd" 148 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_sys scio:io\|sc_sys:sys " "Info: Elaborating entity \"sc_sys\" for hierarchy \"scio:io\|sc_sys:sys\"" {  } { { "../../vhdl/scio/scio_min_DE2-70.vhd" "sys" { Text "H:/jopplus2013/vhdl/scio/scio_min_DE2-70.vhd" 247 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intstate scio:io\|sc_sys:sys\|intstate:\\gen_int:0:cis " "Info: Elaborating entity \"intstate\" for hierarchy \"scio:io\|sc_sys:sys\|intstate:\\gen_int:0:cis\"" {  } { { "../../vhdl/scio/sc_sys.vhd" "\\gen_int:0:cis" { Text "H:/jopplus2013/vhdl/scio/sc_sys.vhd" 303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_uart scio:io\|sc_uart:ua " "Info: Elaborating entity \"sc_uart\" for hierarchy \"scio:io\|sc_uart:ua\"" {  } { { "../../vhdl/scio/scio_min_DE2-70.vhd" "ua" { Text "H:/jopplus2013/vhdl/scio/scio_min_DE2-70.vhd" 279 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tf_half sc_uart.vhd(125) " "Warning (10036): Verilog HDL or VHDL warning at sc_uart.vhd(125): object \"tf_half\" assigned a value but never read" {  } { { "../../vhdl/scio/sc_uart.vhd" "" { Text "H:/jopplus2013/vhdl/scio/sc_uart.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo scio:io\|sc_uart:ua\|fifo:tf " "Info: Elaborating entity \"fifo\" for hierarchy \"scio:io\|sc_uart:ua\|fifo:tf\"" {  } { { "../../vhdl/scio/sc_uart.vhd" "tf" { Text "H:/jopplus2013/vhdl/scio/sc_uart.vhd" 265 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_elem scio:io\|sc_uart:ua\|fifo:tf\|fifo_elem:\\g1:0:f1 " "Info: Elaborating entity \"fifo_elem\" for hierarchy \"scio:io\|sc_uart:ua\|fifo:tf\|fifo_elem:\\g1:0:f1\"" {  } { { "../../vhdl/scio/fifo.vhd" "\\g1:0:f1" { Text "H:/jopplus2013/vhdl/scio/fifo.vhd" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_switch scio:io\|led_switch:lw " "Info: Elaborating entity \"led_switch\" for hierarchy \"scio:io\|led_switch:lw\"" {  } { { "../../vhdl/scio/scio_min_DE2-70.vhd" "lw" { Text "H:/jopplus2013/vhdl/scio/scio_min_DE2-70.vhd" 305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sc_rdy_cnt led_switch.vhd(53) " "Warning (10541): VHDL Signal Declaration warning at led_switch.vhd(53): used implicit default value for signal \"sc_rdy_cnt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../vhdl/scio/led_switch.vhd" "" { Text "H:/jopplus2013/vhdl/scio/led_switch.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_mem_if sc_mem_if:scm " "Info: Elaborating entity \"sc_mem_if\" for hierarchy \"sc_mem_if:scm\"" {  } { { "../../vhdl/top/jop_512x32.vhd" "scm" { Text "H:/jopplus2013/vhdl/top/jop_512x32.vhd" 258 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "sc_mem_out sc_ssram32.vhd(158) " "Warning (10812): VHDL warning at sc_ssram32.vhd(158): sensitivity list already contains sc_mem_out" {  } { { "../../vhdl/memory/sc_ssram32.vhd" "" { Text "H:/jopplus2013/vhdl/memory/sc_ssram32.vhd" 158 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "cch cm " "Error: Node instance \"cch\" instantiates undefined entity \"cm\"" {  } { { "../../vhdl/core/bcfetch.vhd" "cch" { Text "H:/jopplus2013/vhdl/core/bcfetch.vhd" 344 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dch dm " "Error: Node instance \"dch\" instantiates undefined entity \"dm\"" {  } { { "../../vhdl/core/bcfetch.vhd" "dch" { Text "H:/jopplus2013/vhdl/core/bcfetch.vhd" 354 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "gals galscomp " "Error: Node instance \"gals\" instantiates undefined entity \"galscomp\"" {  } { { "../../vhdl/core/core.vhd" "gals" { Text "H:/jopplus2013/vhdl/core/core.vhd" 438 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 53 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 53 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Error: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 12 09:04:03 2014 " "Error: Processing ended: Sat Apr 12 09:04:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Error: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Error: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
